#ifndef __SDCC_HWIO_8956_H__
#define __SDCC_HWIO_8956_H__
/*
===========================================================================
*/
/**
  @file sdcc_hwio_8956.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    MSM8956 (Eldarion) [eldarion_v1.0_p2q1r60]
 
  This file contains HWIO register definitions for the following modules:
    SDC1_SDCC5
    SDC1_SDCC5_HC
    SDC2_SDCC5
    SDC2_SDCC5_HC
    SDC3_SDCC5
    SDC3_SDCC5_HC
    TLMM_CSR
    GCC_CLK_CTL_REG

  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 

  Attribute definitions for the HWIO_*_ATTR macros are as follows:
    0x0: Command register
    0x1: Read-Only
    0x2: Write-Only
    0x3: Read/Write
*/
/*
  ===========================================================================

  Copyright (c) 2015 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.bf/3.1.2.c3/boot_images/core/storage/sdcc/src/hal/sdcc_hwio_8956.h#1 $
  $DateTime: 2015/09/01 00:30:35 $
  $Author: pwbldsvc $

  ===========================================================================
*/
#include "msmhwiobase.h"
/*----------------------------------------------------------------------------
 * MODULE: SDC1_SDCC_SDCC5
 *--------------------------------------------------------------------------*/

#define SDC1_SDCC5_REG_BASE                                                             (SDC1_SDCC5_TOP_BASE      + 0x00024000)
#define SDC1_SDCC5_REG_BASE_PHYS                                                        (SDC1_SDCC5_TOP_BASE_PHYS + 0x00024000)
#define SDC1_SDCC5_REG_BASE_OFFS                                                        0x00024000

#define HWIO_SDC1_MCI_POWER_ADDR(x)                                                     ((x) + 0x00000000)
#define HWIO_SDC1_MCI_POWER_PHYS(x)                                                     ((x) + 0x00000000)
#define HWIO_SDC1_MCI_POWER_OFFS                                                        (0x00000000)
#define HWIO_SDC1_MCI_POWER_RMSK                                                             0xfc1
#define HWIO_SDC1_MCI_POWER_POR                                                         0x00000000
#define HWIO_SDC1_MCI_POWER_ATTR                                                               0x3
#define HWIO_SDC1_MCI_POWER_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_POWER_ADDR(x), HWIO_SDC1_MCI_POWER_RMSK)
#define HWIO_SDC1_MCI_POWER_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_POWER_ADDR(x), m)
#define HWIO_SDC1_MCI_POWER_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_POWER_ADDR(x),v)
#define HWIO_SDC1_MCI_POWER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_POWER_ADDR(x),m,v,HWIO_SDC1_MCI_POWER_IN(x))
#define HWIO_SDC1_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_BMSK                                    0x800
#define HWIO_SDC1_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_SHFT                                      0xb
#define HWIO_SDC1_MCI_POWER_SW_RST_WAIT_IDLE_DIS_BMSK                                        0x400
#define HWIO_SDC1_MCI_POWER_SW_RST_WAIT_IDLE_DIS_SHFT                                          0xa
#define HWIO_SDC1_MCI_POWER_SW_RST_REQ_BMSK                                                  0x200
#define HWIO_SDC1_MCI_POWER_SW_RST_REQ_SHFT                                                    0x9
#define HWIO_SDC1_MCI_POWER_SW_RST_CONFIG_BMSK                                               0x100
#define HWIO_SDC1_MCI_POWER_SW_RST_CONFIG_SHFT                                                 0x8
#define HWIO_SDC1_MCI_POWER_SW_RST_BMSK                                                       0x80
#define HWIO_SDC1_MCI_POWER_SW_RST_SHFT                                                        0x7
#define HWIO_SDC1_MCI_POWER_OPEN_DRAIN_BMSK                                                   0x40
#define HWIO_SDC1_MCI_POWER_OPEN_DRAIN_SHFT                                                    0x6
#define HWIO_SDC1_MCI_POWER_CONTROL_BMSK                                                       0x1
#define HWIO_SDC1_MCI_POWER_CONTROL_SHFT                                                       0x0

#define HWIO_SDC1_MCI_CLK_ADDR(x)                                                       ((x) + 0x00000004)
#define HWIO_SDC1_MCI_CLK_PHYS(x)                                                       ((x) + 0x00000004)
#define HWIO_SDC1_MCI_CLK_OFFS                                                          (0x00000004)
#define HWIO_SDC1_MCI_CLK_RMSK                                                          0xffffff00
#define HWIO_SDC1_MCI_CLK_POR                                                           0x01008000
#define HWIO_SDC1_MCI_CLK_ATTR                                                                 0x3
#define HWIO_SDC1_MCI_CLK_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_CLK_ADDR(x), HWIO_SDC1_MCI_CLK_RMSK)
#define HWIO_SDC1_MCI_CLK_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_CLK_ADDR(x), m)
#define HWIO_SDC1_MCI_CLK_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_CLK_ADDR(x),v)
#define HWIO_SDC1_MCI_CLK_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_CLK_ADDR(x),m,v,HWIO_SDC1_MCI_CLK_IN(x))
#define HWIO_SDC1_MCI_CLK_PWRSAVE_DLL_BMSK                                              0x80000000
#define HWIO_SDC1_MCI_CLK_PWRSAVE_DLL_SHFT                                                    0x1f
#define HWIO_SDC1_MCI_CLK_SDIO_TRANS_BMSK                                               0x40000000
#define HWIO_SDC1_MCI_CLK_SDIO_TRANS_SHFT                                                     0x1e
#define HWIO_SDC1_MCI_CLK_HCLK_IDLE_GATING_BMSK                                         0x20000000
#define HWIO_SDC1_MCI_CLK_HCLK_IDLE_GATING_SHFT                                               0x1d
#define HWIO_SDC1_MCI_CLK_MCLK_IDLE_GATING_BMSK                                         0x10000000
#define HWIO_SDC1_MCI_CLK_MCLK_IDLE_GATING_SHFT                                               0x1c
#define HWIO_SDC1_MCI_CLK_INT_MCLK_ON_BMSK                                               0x8000000
#define HWIO_SDC1_MCI_CLK_INT_MCLK_ON_SHFT                                                    0x1b
#define HWIO_SDC1_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                           0x4000000
#define HWIO_SDC1_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                                0x1a
#define HWIO_SDC1_MCI_CLK_RX_FLOW_TIMING_BMSK                                            0x2000000
#define HWIO_SDC1_MCI_CLK_RX_FLOW_TIMING_SHFT                                                 0x19
#define HWIO_SDC1_MCI_CLK_SDC4_MCLK_SEL_BMSK                                             0x1800000
#define HWIO_SDC1_MCI_CLK_SDC4_MCLK_SEL_SHFT                                                  0x17
#define HWIO_SDC1_MCI_CLK_CLK_INV_BMSK                                                    0x400000
#define HWIO_SDC1_MCI_CLK_CLK_INV_SHFT                                                        0x16
#define HWIO_SDC1_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                          0x200000
#define HWIO_SDC1_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                              0x15
#define HWIO_SDC1_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                             0x100000
#define HWIO_SDC1_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                                 0x14
#define HWIO_SDC1_MCI_CLK_SD_DEV_SEL_BMSK                                                  0xc0000
#define HWIO_SDC1_MCI_CLK_SD_DEV_SEL_SHFT                                                     0x12
#define HWIO_SDC1_MCI_CLK_HCLKON_SW_EN_BMSK                                                0x20000
#define HWIO_SDC1_MCI_CLK_HCLKON_SW_EN_SHFT                                                   0x11
#define HWIO_SDC1_MCI_CLK_SELECT_IN_BMSK                                                   0x1c000
#define HWIO_SDC1_MCI_CLK_SELECT_IN_SHFT                                                       0xe
#define HWIO_SDC1_MCI_CLK_INVERT_OUT_BMSK                                                   0x2000
#define HWIO_SDC1_MCI_CLK_INVERT_OUT_SHFT                                                      0xd
#define HWIO_SDC1_MCI_CLK_FLOW_ENA_BMSK                                                     0x1000
#define HWIO_SDC1_MCI_CLK_FLOW_ENA_SHFT                                                        0xc
#define HWIO_SDC1_MCI_CLK_WIDEBUS_BMSK                                                       0xc00
#define HWIO_SDC1_MCI_CLK_WIDEBUS_SHFT                                                         0xa
#define HWIO_SDC1_MCI_CLK_PWRSAVE_BMSK                                                       0x200
#define HWIO_SDC1_MCI_CLK_PWRSAVE_SHFT                                                         0x9
#define HWIO_SDC1_MCI_CLK_ENABLE_BMSK                                                        0x100
#define HWIO_SDC1_MCI_CLK_ENABLE_SHFT                                                          0x8

#define HWIO_SDC1_MCI_ARGUMENT_ADDR(x)                                                  ((x) + 0x00000008)
#define HWIO_SDC1_MCI_ARGUMENT_PHYS(x)                                                  ((x) + 0x00000008)
#define HWIO_SDC1_MCI_ARGUMENT_OFFS                                                     (0x00000008)
#define HWIO_SDC1_MCI_ARGUMENT_RMSK                                                     0xffffffff
#define HWIO_SDC1_MCI_ARGUMENT_POR                                                      0x00000000
#define HWIO_SDC1_MCI_ARGUMENT_ATTR                                                            0x3
#define HWIO_SDC1_MCI_ARGUMENT_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_ARGUMENT_ADDR(x), HWIO_SDC1_MCI_ARGUMENT_RMSK)
#define HWIO_SDC1_MCI_ARGUMENT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_ARGUMENT_ADDR(x), m)
#define HWIO_SDC1_MCI_ARGUMENT_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_ARGUMENT_ADDR(x),v)
#define HWIO_SDC1_MCI_ARGUMENT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_ARGUMENT_ADDR(x),m,v,HWIO_SDC1_MCI_ARGUMENT_IN(x))
#define HWIO_SDC1_MCI_ARGUMENT_CMD_ARG_BMSK                                             0xffffffff
#define HWIO_SDC1_MCI_ARGUMENT_CMD_ARG_SHFT                                                    0x0

#define HWIO_SDC1_MCI_CMD_ADDR(x)                                                       ((x) + 0x0000000c)
#define HWIO_SDC1_MCI_CMD_PHYS(x)                                                       ((x) + 0x0000000c)
#define HWIO_SDC1_MCI_CMD_OFFS                                                          (0x0000000c)
#define HWIO_SDC1_MCI_CMD_RMSK                                                             0x3ffff
#define HWIO_SDC1_MCI_CMD_POR                                                           0x00000000
#define HWIO_SDC1_MCI_CMD_ATTR                                                                 0x3
#define HWIO_SDC1_MCI_CMD_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_CMD_ADDR(x), HWIO_SDC1_MCI_CMD_RMSK)
#define HWIO_SDC1_MCI_CMD_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_CMD_ADDR(x), m)
#define HWIO_SDC1_MCI_CMD_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_CMD_ADDR(x),v)
#define HWIO_SDC1_MCI_CMD_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_CMD_ADDR(x),m,v,HWIO_SDC1_MCI_CMD_IN(x))
#define HWIO_SDC1_MCI_CMD_AUTO_CMD21_BMSK                                                  0x20000
#define HWIO_SDC1_MCI_CMD_AUTO_CMD21_SHFT                                                     0x11
#define HWIO_SDC1_MCI_CMD_AUTO_CMD19_BMSK                                                  0x10000
#define HWIO_SDC1_MCI_CMD_AUTO_CMD19_SHFT                                                     0x10
#define HWIO_SDC1_MCI_CMD_CCS_DISABLE_BMSK                                                  0x8000
#define HWIO_SDC1_MCI_CMD_CCS_DISABLE_SHFT                                                     0xf
#define HWIO_SDC1_MCI_CMD_CCS_ENABLE_BMSK                                                   0x4000
#define HWIO_SDC1_MCI_CMD_CCS_ENABLE_SHFT                                                      0xe
#define HWIO_SDC1_MCI_CMD_MCIABORT_BMSK                                                     0x2000
#define HWIO_SDC1_MCI_CMD_MCIABORT_SHFT                                                        0xd
#define HWIO_SDC1_MCI_CMD_DAT_CMD_BMSK                                                      0x1000
#define HWIO_SDC1_MCI_CMD_DAT_CMD_SHFT                                                         0xc
#define HWIO_SDC1_MCI_CMD_PROG_ENA_BMSK                                                      0x800
#define HWIO_SDC1_MCI_CMD_PROG_ENA_SHFT                                                        0xb
#define HWIO_SDC1_MCI_CMD_ENABLE_BMSK                                                        0x400
#define HWIO_SDC1_MCI_CMD_ENABLE_SHFT                                                          0xa
#define HWIO_SDC1_MCI_CMD_PENDING_BMSK                                                       0x200
#define HWIO_SDC1_MCI_CMD_PENDING_SHFT                                                         0x9
#define HWIO_SDC1_MCI_CMD_INTERRUPT_BMSK                                                     0x100
#define HWIO_SDC1_MCI_CMD_INTERRUPT_SHFT                                                       0x8
#define HWIO_SDC1_MCI_CMD_LONGRSP_BMSK                                                        0x80
#define HWIO_SDC1_MCI_CMD_LONGRSP_SHFT                                                         0x7
#define HWIO_SDC1_MCI_CMD_RESPONSE_BMSK                                                       0x40
#define HWIO_SDC1_MCI_CMD_RESPONSE_SHFT                                                        0x6
#define HWIO_SDC1_MCI_CMD_CMD_INDEX_BMSK                                                      0x3f
#define HWIO_SDC1_MCI_CMD_CMD_INDEX_SHFT                                                       0x0

#define HWIO_SDC1_MCI_RESP_CMD_ADDR(x)                                                  ((x) + 0x00000010)
#define HWIO_SDC1_MCI_RESP_CMD_PHYS(x)                                                  ((x) + 0x00000010)
#define HWIO_SDC1_MCI_RESP_CMD_OFFS                                                     (0x00000010)
#define HWIO_SDC1_MCI_RESP_CMD_RMSK                                                           0x3f
#define HWIO_SDC1_MCI_RESP_CMD_POR                                                      0x00000000
#define HWIO_SDC1_MCI_RESP_CMD_ATTR                                                            0x1
#define HWIO_SDC1_MCI_RESP_CMD_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_RESP_CMD_ADDR(x), HWIO_SDC1_MCI_RESP_CMD_RMSK)
#define HWIO_SDC1_MCI_RESP_CMD_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_RESP_CMD_ADDR(x), m)
#define HWIO_SDC1_MCI_RESP_CMD_RESPCMD_BMSK                                                   0x3f
#define HWIO_SDC1_MCI_RESP_CMD_RESPCMD_SHFT                                                    0x0

#define HWIO_SDC1_MCI_RESPn_ADDR(base,n)                                                ((base) + 0x00000014 + 0x4 * (n))
#define HWIO_SDC1_MCI_RESPn_PHYS(base,n)                                                ((base) + 0x00000014 + 0x4 * (n))
#define HWIO_SDC1_MCI_RESPn_OFFS(base,n)                                                (0x00000014 + 0x4 * (n))
#define HWIO_SDC1_MCI_RESPn_RMSK                                                        0xffffffff
#define HWIO_SDC1_MCI_RESPn_MAXn                                                                 3
#define HWIO_SDC1_MCI_RESPn_POR                                                         0x00000000
#define HWIO_SDC1_MCI_RESPn_ATTR                                                               0x1
#define HWIO_SDC1_MCI_RESPn_INI(base,n)        \
        in_dword_masked(HWIO_SDC1_MCI_RESPn_ADDR(base,n), HWIO_SDC1_MCI_RESPn_RMSK)
#define HWIO_SDC1_MCI_RESPn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_RESPn_ADDR(base,n), mask)
#define HWIO_SDC1_MCI_RESPn_STATUS_BMSK                                                 0xffffffff
#define HWIO_SDC1_MCI_RESPn_STATUS_SHFT                                                        0x0

#define HWIO_SDC1_MCI_DATA_TIMER_ADDR(x)                                                ((x) + 0x00000024)
#define HWIO_SDC1_MCI_DATA_TIMER_PHYS(x)                                                ((x) + 0x00000024)
#define HWIO_SDC1_MCI_DATA_TIMER_OFFS                                                   (0x00000024)
#define HWIO_SDC1_MCI_DATA_TIMER_RMSK                                                   0xffffffff
#define HWIO_SDC1_MCI_DATA_TIMER_POR                                                    0x00000000
#define HWIO_SDC1_MCI_DATA_TIMER_ATTR                                                          0x3
#define HWIO_SDC1_MCI_DATA_TIMER_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_TIMER_ADDR(x), HWIO_SDC1_MCI_DATA_TIMER_RMSK)
#define HWIO_SDC1_MCI_DATA_TIMER_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_TIMER_ADDR(x), m)
#define HWIO_SDC1_MCI_DATA_TIMER_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DATA_TIMER_ADDR(x),v)
#define HWIO_SDC1_MCI_DATA_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DATA_TIMER_ADDR(x),m,v,HWIO_SDC1_MCI_DATA_TIMER_IN(x))
#define HWIO_SDC1_MCI_DATA_TIMER_DATA_TIME_BMSK                                         0xffffffff
#define HWIO_SDC1_MCI_DATA_TIMER_DATA_TIME_SHFT                                                0x0

#define HWIO_SDC1_MCI_DATA_LENGTH_ADDR(x)                                               ((x) + 0x00000028)
#define HWIO_SDC1_MCI_DATA_LENGTH_PHYS(x)                                               ((x) + 0x00000028)
#define HWIO_SDC1_MCI_DATA_LENGTH_OFFS                                                  (0x00000028)
#define HWIO_SDC1_MCI_DATA_LENGTH_RMSK                                                   0x1ffffff
#define HWIO_SDC1_MCI_DATA_LENGTH_POR                                                   0x00000000
#define HWIO_SDC1_MCI_DATA_LENGTH_ATTR                                                         0x3
#define HWIO_SDC1_MCI_DATA_LENGTH_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_LENGTH_ADDR(x), HWIO_SDC1_MCI_DATA_LENGTH_RMSK)
#define HWIO_SDC1_MCI_DATA_LENGTH_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_LENGTH_ADDR(x), m)
#define HWIO_SDC1_MCI_DATA_LENGTH_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DATA_LENGTH_ADDR(x),v)
#define HWIO_SDC1_MCI_DATA_LENGTH_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DATA_LENGTH_ADDR(x),m,v,HWIO_SDC1_MCI_DATA_LENGTH_IN(x))
#define HWIO_SDC1_MCI_DATA_LENGTH_DATALENGTH_BMSK                                        0x1ffffff
#define HWIO_SDC1_MCI_DATA_LENGTH_DATALENGTH_SHFT                                              0x0

#define HWIO_SDC1_MCI_DATA_CTL_ADDR(x)                                                  ((x) + 0x0000002c)
#define HWIO_SDC1_MCI_DATA_CTL_PHYS(x)                                                  ((x) + 0x0000002c)
#define HWIO_SDC1_MCI_DATA_CTL_OFFS                                                     (0x0000002c)
#define HWIO_SDC1_MCI_DATA_CTL_RMSK                                                       0x3fffff
#define HWIO_SDC1_MCI_DATA_CTL_POR                                                      0x00100000
#define HWIO_SDC1_MCI_DATA_CTL_ATTR                                                            0x3
#define HWIO_SDC1_MCI_DATA_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_CTL_ADDR(x), HWIO_SDC1_MCI_DATA_CTL_RMSK)
#define HWIO_SDC1_MCI_DATA_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_CTL_ADDR(x), m)
#define HWIO_SDC1_MCI_DATA_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DATA_CTL_ADDR(x),v)
#define HWIO_SDC1_MCI_DATA_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DATA_CTL_ADDR(x),m,v,HWIO_SDC1_MCI_DATA_CTL_IN(x))
#define HWIO_SDC1_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                                         0x200000
#define HWIO_SDC1_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                             0x15
#define HWIO_SDC1_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                          0x100000
#define HWIO_SDC1_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                              0x14
#define HWIO_SDC1_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                                         0x80000
#define HWIO_SDC1_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                            0x13
#define HWIO_SDC1_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                                      0x40000
#define HWIO_SDC1_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                                         0x12
#define HWIO_SDC1_MCI_DATA_CTL_DATA_PEND_BMSK                                              0x20000
#define HWIO_SDC1_MCI_DATA_CTL_DATA_PEND_SHFT                                                 0x11
#define HWIO_SDC1_MCI_DATA_CTL_BLOCKSIZE_BMSK                                              0x1fff0
#define HWIO_SDC1_MCI_DATA_CTL_BLOCKSIZE_SHFT                                                  0x4
#define HWIO_SDC1_MCI_DATA_CTL_DM_ENABLE_BMSK                                                  0x8
#define HWIO_SDC1_MCI_DATA_CTL_DM_ENABLE_SHFT                                                  0x3
#define HWIO_SDC1_MCI_DATA_CTL_MODE_BMSK                                                       0x4
#define HWIO_SDC1_MCI_DATA_CTL_MODE_SHFT                                                       0x2
#define HWIO_SDC1_MCI_DATA_CTL_DIRECTION_BMSK                                                  0x2
#define HWIO_SDC1_MCI_DATA_CTL_DIRECTION_SHFT                                                  0x1
#define HWIO_SDC1_MCI_DATA_CTL_ENABLE_BMSK                                                     0x1
#define HWIO_SDC1_MCI_DATA_CTL_ENABLE_SHFT                                                     0x0

#define HWIO_SDC1_MCI_DATA_COUNT_ADDR(x)                                                ((x) + 0x00000030)
#define HWIO_SDC1_MCI_DATA_COUNT_PHYS(x)                                                ((x) + 0x00000030)
#define HWIO_SDC1_MCI_DATA_COUNT_OFFS                                                   (0x00000030)
#define HWIO_SDC1_MCI_DATA_COUNT_RMSK                                                    0x1ffffff
#define HWIO_SDC1_MCI_DATA_COUNT_POR                                                    0x00000000
#define HWIO_SDC1_MCI_DATA_COUNT_ATTR                                                          0x1
#define HWIO_SDC1_MCI_DATA_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_COUNT_ADDR(x), HWIO_SDC1_MCI_DATA_COUNT_RMSK)
#define HWIO_SDC1_MCI_DATA_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_COUNT_ADDR(x), m)
#define HWIO_SDC1_MCI_DATA_COUNT_DATACOUNT_BMSK                                          0x1ffffff
#define HWIO_SDC1_MCI_DATA_COUNT_DATACOUNT_SHFT                                                0x0

#define HWIO_SDC1_MCI_STATUS_ADDR(x)                                                    ((x) + 0x00000034)
#define HWIO_SDC1_MCI_STATUS_PHYS(x)                                                    ((x) + 0x00000034)
#define HWIO_SDC1_MCI_STATUS_OFFS                                                       (0x00000034)
#define HWIO_SDC1_MCI_STATUS_RMSK                                                       0xffffffff
#define HWIO_SDC1_MCI_STATUS_POR                                                        0x000c0000
#define HWIO_SDC1_MCI_STATUS_ATTR                                                              0x1
#define HWIO_SDC1_MCI_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_STATUS_ADDR(x), HWIO_SDC1_MCI_STATUS_RMSK)
#define HWIO_SDC1_MCI_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_STATUS_ADDR(x), m)
#define HWIO_SDC1_MCI_STATUS_STATUS2_INT_BMSK                                           0x80000000
#define HWIO_SDC1_MCI_STATUS_STATUS2_INT_SHFT                                                 0x1f
#define HWIO_SDC1_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                                    0x40000000
#define HWIO_SDC1_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                          0x1e
#define HWIO_SDC1_MCI_STATUS_BOOT_TIMEOUT_BMSK                                          0x20000000
#define HWIO_SDC1_MCI_STATUS_BOOT_TIMEOUT_SHFT                                                0x1d
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_ERR_BMSK                                          0x10000000
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_ERR_SHFT                                                0x1c
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_REC_BMSK                                           0x8000000
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_REC_SHFT                                                0x1b
#define HWIO_SDC1_MCI_STATUS_CCS_TIMEOUT_BMSK                                            0x4000000
#define HWIO_SDC1_MCI_STATUS_CCS_TIMEOUT_SHFT                                                 0x1a
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_OPER_BMSK                                         0x2000000
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_OPER_SHFT                                              0x19
#define HWIO_SDC1_MCI_STATUS_ATA_CMD_COMPL_BMSK                                          0x1000000
#define HWIO_SDC1_MCI_STATUS_ATA_CMD_COMPL_SHFT                                               0x18
#define HWIO_SDC1_MCI_STATUS_PROG_DONE_BMSK                                               0x800000
#define HWIO_SDC1_MCI_STATUS_PROG_DONE_SHFT                                                   0x17
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_BMSK                                               0x400000
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_SHFT                                                   0x16
#define HWIO_SDC1_MCI_STATUS_RXDATA_AVLBL_BMSK                                            0x200000
#define HWIO_SDC1_MCI_STATUS_RXDATA_AVLBL_SHFT                                                0x15
#define HWIO_SDC1_MCI_STATUS_TXDATA_AVLBL_BMSK                                            0x100000
#define HWIO_SDC1_MCI_STATUS_TXDATA_AVLBL_SHFT                                                0x14
#define HWIO_SDC1_MCI_STATUS_RXFIFO_EMPTY_BMSK                                             0x80000
#define HWIO_SDC1_MCI_STATUS_RXFIFO_EMPTY_SHFT                                                0x13
#define HWIO_SDC1_MCI_STATUS_TXFIFO_EMPTY_BMSK                                             0x40000
#define HWIO_SDC1_MCI_STATUS_TXFIFO_EMPTY_SHFT                                                0x12
#define HWIO_SDC1_MCI_STATUS_RXFIFO_FULL_BMSK                                              0x20000
#define HWIO_SDC1_MCI_STATUS_RXFIFO_FULL_SHFT                                                 0x11
#define HWIO_SDC1_MCI_STATUS_TXFIFO_FULL_BMSK                                              0x10000
#define HWIO_SDC1_MCI_STATUS_TXFIFO_FULL_SHFT                                                 0x10
#define HWIO_SDC1_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                          0x8000
#define HWIO_SDC1_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                             0xf
#define HWIO_SDC1_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                          0x4000
#define HWIO_SDC1_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                             0xe
#define HWIO_SDC1_MCI_STATUS_RXACTIVE_BMSK                                                  0x2000
#define HWIO_SDC1_MCI_STATUS_RXACTIVE_SHFT                                                     0xd
#define HWIO_SDC1_MCI_STATUS_TXACTIVE_BMSK                                                  0x1000
#define HWIO_SDC1_MCI_STATUS_TXACTIVE_SHFT                                                     0xc
#define HWIO_SDC1_MCI_STATUS_CMD_ACTIVE_BMSK                                                 0x800
#define HWIO_SDC1_MCI_STATUS_CMD_ACTIVE_SHFT                                                   0xb
#define HWIO_SDC1_MCI_STATUS_DATA_BLK_END_BMSK                                               0x400
#define HWIO_SDC1_MCI_STATUS_DATA_BLK_END_SHFT                                                 0xa
#define HWIO_SDC1_MCI_STATUS_START_BIT_ERR_BMSK                                              0x200
#define HWIO_SDC1_MCI_STATUS_START_BIT_ERR_SHFT                                                0x9
#define HWIO_SDC1_MCI_STATUS_DATAEND_BMSK                                                    0x100
#define HWIO_SDC1_MCI_STATUS_DATAEND_SHFT                                                      0x8
#define HWIO_SDC1_MCI_STATUS_CMD_SENT_BMSK                                                    0x80
#define HWIO_SDC1_MCI_STATUS_CMD_SENT_SHFT                                                     0x7
#define HWIO_SDC1_MCI_STATUS_CMD_RESPONSE_END_BMSK                                            0x40
#define HWIO_SDC1_MCI_STATUS_CMD_RESPONSE_END_SHFT                                             0x6
#define HWIO_SDC1_MCI_STATUS_RX_OVERRUN_BMSK                                                  0x20
#define HWIO_SDC1_MCI_STATUS_RX_OVERRUN_SHFT                                                   0x5
#define HWIO_SDC1_MCI_STATUS_TX_UNDERRUN_BMSK                                                 0x10
#define HWIO_SDC1_MCI_STATUS_TX_UNDERRUN_SHFT                                                  0x4
#define HWIO_SDC1_MCI_STATUS_DATA_TIMEOUT_BMSK                                                 0x8
#define HWIO_SDC1_MCI_STATUS_DATA_TIMEOUT_SHFT                                                 0x3
#define HWIO_SDC1_MCI_STATUS_CMD_TIMEOUT_BMSK                                                  0x4
#define HWIO_SDC1_MCI_STATUS_CMD_TIMEOUT_SHFT                                                  0x2
#define HWIO_SDC1_MCI_STATUS_DATA_CRC_FAIL_BMSK                                                0x2
#define HWIO_SDC1_MCI_STATUS_DATA_CRC_FAIL_SHFT                                                0x1
#define HWIO_SDC1_MCI_STATUS_CMD_CRC_FAIL_BMSK                                                 0x1
#define HWIO_SDC1_MCI_STATUS_CMD_CRC_FAIL_SHFT                                                 0x0

#define HWIO_SDC1_MCI_CLEAR_ADDR(x)                                                     ((x) + 0x00000038)
#define HWIO_SDC1_MCI_CLEAR_PHYS(x)                                                     ((x) + 0x00000038)
#define HWIO_SDC1_MCI_CLEAR_OFFS                                                        (0x00000038)
#define HWIO_SDC1_MCI_CLEAR_RMSK                                                        0x7dc007ff
#define HWIO_SDC1_MCI_CLEAR_POR                                                         0x00000000
#define HWIO_SDC1_MCI_CLEAR_ATTR                                                               0x2
#define HWIO_SDC1_MCI_CLEAR_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_CLEAR_ADDR(x),v)
#define HWIO_SDC1_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                                 0x40000000
#define HWIO_SDC1_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                                       0x1e
#define HWIO_SDC1_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                                       0x20000000
#define HWIO_SDC1_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                             0x1d
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                                       0x10000000
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                             0x1c
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                                        0x8000000
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                             0x1b
#define HWIO_SDC1_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                                         0x4000000
#define HWIO_SDC1_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                              0x1a
#define HWIO_SDC1_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                                       0x1000000
#define HWIO_SDC1_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                            0x18
#define HWIO_SDC1_MCI_CLEAR_PROG_DONE_CLR_BMSK                                            0x800000
#define HWIO_SDC1_MCI_CLEAR_PROG_DONE_CLR_SHFT                                                0x17
#define HWIO_SDC1_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                            0x400000
#define HWIO_SDC1_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                                0x16
#define HWIO_SDC1_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                            0x400
#define HWIO_SDC1_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                              0xa
#define HWIO_SDC1_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                           0x200
#define HWIO_SDC1_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                             0x9
#define HWIO_SDC1_MCI_CLEAR_DATA_END_CLR_BMSK                                                0x100
#define HWIO_SDC1_MCI_CLEAR_DATA_END_CLR_SHFT                                                  0x8
#define HWIO_SDC1_MCI_CLEAR_CMD_SENT_CLR_BMSK                                                 0x80
#define HWIO_SDC1_MCI_CLEAR_CMD_SENT_CLR_SHFT                                                  0x7
#define HWIO_SDC1_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                             0x40
#define HWIO_SDC1_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                              0x6
#define HWIO_SDC1_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                               0x20
#define HWIO_SDC1_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                                0x5
#define HWIO_SDC1_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                              0x10
#define HWIO_SDC1_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                               0x4
#define HWIO_SDC1_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                              0x8
#define HWIO_SDC1_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                              0x3
#define HWIO_SDC1_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                                0x4
#define HWIO_SDC1_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                                0x2
#define HWIO_SDC1_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                             0x2
#define HWIO_SDC1_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                             0x1
#define HWIO_SDC1_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                              0x1
#define HWIO_SDC1_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                              0x0

#define HWIO_SDC1_MCI_INT_MASKn_ADDR(base,n)                                            ((base) + 0x0000003c + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKn_PHYS(base,n)                                            ((base) + 0x0000003c + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKn_OFFS(base,n)                                            (0x0000003c + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKn_RMSK                                                    0xffffffff
#define HWIO_SDC1_MCI_INT_MASKn_MAXn                                                             1
#define HWIO_SDC1_MCI_INT_MASKn_POR                                                     0x00000000
#define HWIO_SDC1_MCI_INT_MASKn_ATTR                                                           0x3
#define HWIO_SDC1_MCI_INT_MASKn_INI(base,n)        \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKn_ADDR(base,n), HWIO_SDC1_MCI_INT_MASKn_RMSK)
#define HWIO_SDC1_MCI_INT_MASKn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKn_ADDR(base,n), mask)
#define HWIO_SDC1_MCI_INT_MASKn_OUTI(base,n,val)    \
        out_dword(HWIO_SDC1_MCI_INT_MASKn_ADDR(base,n),val)
#define HWIO_SDC1_MCI_INT_MASKn_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_INT_MASKn_ADDR(base,n),mask,val,HWIO_SDC1_MCI_INT_MASKn_INI(base,n))
#define HWIO_SDC1_MCI_INT_MASKn_MASK31_BMSK                                             0x80000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK31_SHFT                                                   0x1f
#define HWIO_SDC1_MCI_INT_MASKn_MASK30_BMSK                                             0x40000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK30_SHFT                                                   0x1e
#define HWIO_SDC1_MCI_INT_MASKn_MASK29_BMSK                                             0x20000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK29_SHFT                                                   0x1d
#define HWIO_SDC1_MCI_INT_MASKn_MASK28_BMSK                                             0x10000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK28_SHFT                                                   0x1c
#define HWIO_SDC1_MCI_INT_MASKn_MASK27_BMSK                                              0x8000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK27_SHFT                                                   0x1b
#define HWIO_SDC1_MCI_INT_MASKn_MASK26_BMSK                                              0x4000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK26_SHFT                                                   0x1a
#define HWIO_SDC1_MCI_INT_MASKn_MASK25_BMSK                                              0x2000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK25_SHFT                                                   0x19
#define HWIO_SDC1_MCI_INT_MASKn_MASK24_BMSK                                              0x1000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK24_SHFT                                                   0x18
#define HWIO_SDC1_MCI_INT_MASKn_MASK23_BMSK                                               0x800000
#define HWIO_SDC1_MCI_INT_MASKn_MASK23_SHFT                                                   0x17
#define HWIO_SDC1_MCI_INT_MASKn_MASK22_BMSK                                               0x400000
#define HWIO_SDC1_MCI_INT_MASKn_MASK22_SHFT                                                   0x16
#define HWIO_SDC1_MCI_INT_MASKn_MASK21_BMSK                                               0x200000
#define HWIO_SDC1_MCI_INT_MASKn_MASK21_SHFT                                                   0x15
#define HWIO_SDC1_MCI_INT_MASKn_MASK20_BMSK                                               0x100000
#define HWIO_SDC1_MCI_INT_MASKn_MASK20_SHFT                                                   0x14
#define HWIO_SDC1_MCI_INT_MASKn_MASK19_BMSK                                                0x80000
#define HWIO_SDC1_MCI_INT_MASKn_MASK19_SHFT                                                   0x13
#define HWIO_SDC1_MCI_INT_MASKn_MASK18_BMSK                                                0x40000
#define HWIO_SDC1_MCI_INT_MASKn_MASK18_SHFT                                                   0x12
#define HWIO_SDC1_MCI_INT_MASKn_MASK17_BMSK                                                0x20000
#define HWIO_SDC1_MCI_INT_MASKn_MASK17_SHFT                                                   0x11
#define HWIO_SDC1_MCI_INT_MASKn_MASK16_BMSK                                                0x10000
#define HWIO_SDC1_MCI_INT_MASKn_MASK16_SHFT                                                   0x10
#define HWIO_SDC1_MCI_INT_MASKn_MASK15_BMSK                                                 0x8000
#define HWIO_SDC1_MCI_INT_MASKn_MASK15_SHFT                                                    0xf
#define HWIO_SDC1_MCI_INT_MASKn_MASK14_BMSK                                                 0x4000
#define HWIO_SDC1_MCI_INT_MASKn_MASK14_SHFT                                                    0xe
#define HWIO_SDC1_MCI_INT_MASKn_MASK13_BMSK                                                 0x2000
#define HWIO_SDC1_MCI_INT_MASKn_MASK13_SHFT                                                    0xd
#define HWIO_SDC1_MCI_INT_MASKn_MASK12_BMSK                                                 0x1000
#define HWIO_SDC1_MCI_INT_MASKn_MASK12_SHFT                                                    0xc
#define HWIO_SDC1_MCI_INT_MASKn_MASK11_BMSK                                                  0x800
#define HWIO_SDC1_MCI_INT_MASKn_MASK11_SHFT                                                    0xb
#define HWIO_SDC1_MCI_INT_MASKn_MASK10_BMSK                                                  0x400
#define HWIO_SDC1_MCI_INT_MASKn_MASK10_SHFT                                                    0xa
#define HWIO_SDC1_MCI_INT_MASKn_MASK9_BMSK                                                   0x200
#define HWIO_SDC1_MCI_INT_MASKn_MASK9_SHFT                                                     0x9
#define HWIO_SDC1_MCI_INT_MASKn_MASK8_BMSK                                                   0x100
#define HWIO_SDC1_MCI_INT_MASKn_MASK8_SHFT                                                     0x8
#define HWIO_SDC1_MCI_INT_MASKn_MASK7_BMSK                                                    0x80
#define HWIO_SDC1_MCI_INT_MASKn_MASK7_SHFT                                                     0x7
#define HWIO_SDC1_MCI_INT_MASKn_MASK6_BMSK                                                    0x40
#define HWIO_SDC1_MCI_INT_MASKn_MASK6_SHFT                                                     0x6
#define HWIO_SDC1_MCI_INT_MASKn_MASK5_BMSK                                                    0x20
#define HWIO_SDC1_MCI_INT_MASKn_MASK5_SHFT                                                     0x5
#define HWIO_SDC1_MCI_INT_MASKn_MASK4_BMSK                                                    0x10
#define HWIO_SDC1_MCI_INT_MASKn_MASK4_SHFT                                                     0x4
#define HWIO_SDC1_MCI_INT_MASKn_MASK3_BMSK                                                     0x8
#define HWIO_SDC1_MCI_INT_MASKn_MASK3_SHFT                                                     0x3
#define HWIO_SDC1_MCI_INT_MASKn_MASK2_BMSK                                                     0x4
#define HWIO_SDC1_MCI_INT_MASKn_MASK2_SHFT                                                     0x2
#define HWIO_SDC1_MCI_INT_MASKn_MASK1_BMSK                                                     0x2
#define HWIO_SDC1_MCI_INT_MASKn_MASK1_SHFT                                                     0x1
#define HWIO_SDC1_MCI_INT_MASKn_MASK0_BMSK                                                     0x1
#define HWIO_SDC1_MCI_INT_MASKn_MASK0_SHFT                                                     0x0

#define HWIO_SDC1_MCI_FIFO_COUNT_ADDR(x)                                                ((x) + 0x00000044)
#define HWIO_SDC1_MCI_FIFO_COUNT_PHYS(x)                                                ((x) + 0x00000044)
#define HWIO_SDC1_MCI_FIFO_COUNT_OFFS                                                   (0x00000044)
#define HWIO_SDC1_MCI_FIFO_COUNT_RMSK                                                     0xffffff
#define HWIO_SDC1_MCI_FIFO_COUNT_POR                                                    0x00000000
#define HWIO_SDC1_MCI_FIFO_COUNT_ATTR                                                          0x1
#define HWIO_SDC1_MCI_FIFO_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_COUNT_ADDR(x), HWIO_SDC1_MCI_FIFO_COUNT_RMSK)
#define HWIO_SDC1_MCI_FIFO_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_COUNT_ADDR(x), m)
#define HWIO_SDC1_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                          0xffffff
#define HWIO_SDC1_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                               0x0

#define HWIO_SDC1_MCI_BOOT_ADDR(x)                                                      ((x) + 0x00000048)
#define HWIO_SDC1_MCI_BOOT_PHYS(x)                                                      ((x) + 0x00000048)
#define HWIO_SDC1_MCI_BOOT_OFFS                                                         (0x00000048)
#define HWIO_SDC1_MCI_BOOT_RMSK                                                                0xf
#define HWIO_SDC1_MCI_BOOT_POR                                                          0x00000000
#define HWIO_SDC1_MCI_BOOT_ATTR                                                                0x3
#define HWIO_SDC1_MCI_BOOT_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ADDR(x), HWIO_SDC1_MCI_BOOT_RMSK)
#define HWIO_SDC1_MCI_BOOT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ADDR(x), m)
#define HWIO_SDC1_MCI_BOOT_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_BOOT_ADDR(x),v)
#define HWIO_SDC1_MCI_BOOT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_BOOT_ADDR(x),m,v,HWIO_SDC1_MCI_BOOT_IN(x))
#define HWIO_SDC1_MCI_BOOT_EARLY_ASSERT_CMD_LINE_BMSK                                          0x8
#define HWIO_SDC1_MCI_BOOT_EARLY_ASSERT_CMD_LINE_SHFT                                          0x3
#define HWIO_SDC1_MCI_BOOT_BOOT_ACK_EN_BMSK                                                    0x4
#define HWIO_SDC1_MCI_BOOT_BOOT_ACK_EN_SHFT                                                    0x2
#define HWIO_SDC1_MCI_BOOT_BOOT_EN_BMSK                                                        0x2
#define HWIO_SDC1_MCI_BOOT_BOOT_EN_SHFT                                                        0x1
#define HWIO_SDC1_MCI_BOOT_BOOT_MODE_BMSK                                                      0x1
#define HWIO_SDC1_MCI_BOOT_BOOT_MODE_SHFT                                                      0x0

#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR(x)                                            ((x) + 0x0000004c)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_PHYS(x)                                            ((x) + 0x0000004c)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_OFFS                                               (0x0000004c)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_RMSK                                               0xffffffff
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_POR                                                0x00000000
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_ATTR                                                      0x3
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR(x), HWIO_SDC1_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR(x), m)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR(x),v)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR(x),m,v,HWIO_SDC1_MCI_BOOT_ACK_TIMER_IN(x))
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                                0xffffffff
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                                       0x0

#define HWIO_SDC1_MCI_VERSION_ADDR(x)                                                   ((x) + 0x00000050)
#define HWIO_SDC1_MCI_VERSION_PHYS(x)                                                   ((x) + 0x00000050)
#define HWIO_SDC1_MCI_VERSION_OFFS                                                      (0x00000050)
#define HWIO_SDC1_MCI_VERSION_RMSK                                                      0xffffffff
#define HWIO_SDC1_MCI_VERSION_POR                                                       0x1000002E
#define HWIO_SDC1_MCI_VERSION_ATTR                                                             0x1
#define HWIO_SDC1_MCI_VERSION_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_VERSION_ADDR(x), HWIO_SDC1_MCI_VERSION_RMSK)
#define HWIO_SDC1_MCI_VERSION_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_VERSION_ADDR(x), m)
#define HWIO_SDC1_MCI_VERSION_MCI_VERSION_BMSK                                          0xffffffff
#define HWIO_SDC1_MCI_VERSION_MCI_VERSION_SHFT                                                 0x0

#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR(x)                                        ((x) + 0x00000054)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_PHYS(x)                                        ((x) + 0x00000054)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_OFFS                                           (0x00000054)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_RMSK                                           0xf00000ff
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_POR                                            0x00000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_ATTR                                                  0x3
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR(x), HWIO_SDC1_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR(x), m)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR(x),v)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR(x),m,v,HWIO_SDC1_MCI_EMULATION_DLY_LINE_IN(x))
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                                  0x80000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                                        0x1f
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                                 0x40000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                                       0x1e
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                                0x20000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                                      0x1d
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                                 0x10000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                                       0x1c
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                                 0xff
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                                  0x0

#define HWIO_SDC1_MCI_CCS_TIMER_ADDR(x)                                                 ((x) + 0x00000058)
#define HWIO_SDC1_MCI_CCS_TIMER_PHYS(x)                                                 ((x) + 0x00000058)
#define HWIO_SDC1_MCI_CCS_TIMER_OFFS                                                    (0x00000058)
#define HWIO_SDC1_MCI_CCS_TIMER_RMSK                                                    0xffffffff
#define HWIO_SDC1_MCI_CCS_TIMER_POR                                                     0x00000000
#define HWIO_SDC1_MCI_CCS_TIMER_ATTR                                                           0x3
#define HWIO_SDC1_MCI_CCS_TIMER_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_CCS_TIMER_ADDR(x), HWIO_SDC1_MCI_CCS_TIMER_RMSK)
#define HWIO_SDC1_MCI_CCS_TIMER_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_CCS_TIMER_ADDR(x), m)
#define HWIO_SDC1_MCI_CCS_TIMER_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_CCS_TIMER_ADDR(x),v)
#define HWIO_SDC1_MCI_CCS_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_CCS_TIMER_ADDR(x),m,v,HWIO_SDC1_MCI_CCS_TIMER_IN(x))
#define HWIO_SDC1_MCI_CCS_TIMER_CCS_TIMER_BMSK                                          0xffffffff
#define HWIO_SDC1_MCI_CCS_TIMER_CCS_TIMER_SHFT                                                 0x0

#define HWIO_SDC1_MCI_RESPONSE_MASK_ADDR(x)                                             ((x) + 0x0000005c)
#define HWIO_SDC1_MCI_RESPONSE_MASK_PHYS(x)                                             ((x) + 0x0000005c)
#define HWIO_SDC1_MCI_RESPONSE_MASK_OFFS                                                (0x0000005c)
#define HWIO_SDC1_MCI_RESPONSE_MASK_RMSK                                                0xffffffff
#define HWIO_SDC1_MCI_RESPONSE_MASK_POR                                                 0x00000000
#define HWIO_SDC1_MCI_RESPONSE_MASK_ATTR                                                       0x3
#define HWIO_SDC1_MCI_RESPONSE_MASK_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR(x), HWIO_SDC1_MCI_RESPONSE_MASK_RMSK)
#define HWIO_SDC1_MCI_RESPONSE_MASK_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR(x), m)
#define HWIO_SDC1_MCI_RESPONSE_MASK_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR(x),v)
#define HWIO_SDC1_MCI_RESPONSE_MASK_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR(x),m,v,HWIO_SDC1_MCI_RESPONSE_MASK_IN(x))
#define HWIO_SDC1_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                                  0xffffffff
#define HWIO_SDC1_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                                         0x0

#define HWIO_SDC1_MCI_DLL_CONFIG_ADDR(x)                                                ((x) + 0x00000060)
#define HWIO_SDC1_MCI_DLL_CONFIG_PHYS(x)                                                ((x) + 0x00000060)
#define HWIO_SDC1_MCI_DLL_CONFIG_OFFS                                                   (0x00000060)
#define HWIO_SDC1_MCI_DLL_CONFIG_RMSK                                                   0xfffffe01
#define HWIO_SDC1_MCI_DLL_CONFIG_POR                                                    0x60006400
#define HWIO_SDC1_MCI_DLL_CONFIG_ATTR                                                          0x3
#define HWIO_SDC1_MCI_DLL_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_ADDR(x), HWIO_SDC1_MCI_DLL_CONFIG_RMSK)
#define HWIO_SDC1_MCI_DLL_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_ADDR(x), m)
#define HWIO_SDC1_MCI_DLL_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DLL_CONFIG_ADDR(x),v)
#define HWIO_SDC1_MCI_DLL_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DLL_CONFIG_ADDR(x),m,v,HWIO_SDC1_MCI_DLL_CONFIG_IN(x))
#define HWIO_SDC1_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                     0x80000000
#define HWIO_SDC1_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                           0x1f
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_RST_BMSK                                           0x40000000
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_RST_SHFT                                                 0x1e
#define HWIO_SDC1_MCI_DLL_CONFIG_PDN_BMSK                                               0x20000000
#define HWIO_SDC1_MCI_DLL_CONFIG_PDN_SHFT                                                     0x1d
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                                       0x10000000
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                             0x1c
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                                         0x8000000
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                              0x1b
#define HWIO_SDC1_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                          0x7000000
#define HWIO_SDC1_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                               0x18
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                          0xf00000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                              0x14
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                           0x80000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                              0x13
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                            0x40000
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                               0x12
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EN_BMSK                                               0x20000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EN_SHFT                                                  0x11
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_EN_BMSK                                               0x10000
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_EN_SHFT                                                  0x10
#define HWIO_SDC1_MCI_DLL_CONFIG_SDC4_CONFIG_BMSK                                           0xffff
#define HWIO_SDC1_MCI_DLL_CONFIG_SDC4_CONFIG_SHFT                                              0x0

#define HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR(x)                                              ((x) + 0x00000064)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_PHYS(x)                                              ((x) + 0x00000064)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_OFFS                                                 (0x00000064)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_RMSK                                                 0xfffffffe
#define HWIO_SDC1_MCI_DLL_TEST_CTL_POR                                                  0x00000000
#define HWIO_SDC1_MCI_DLL_TEST_CTL_ATTR                                                        0x3
#define HWIO_SDC1_MCI_DLL_TEST_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR(x), HWIO_SDC1_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR(x), m)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR(x),v)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR(x),m,v,HWIO_SDC1_MCI_DLL_TEST_CTL_IN(x))
#define HWIO_SDC1_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                                     0xffffffff
#define HWIO_SDC1_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                                            0x0

#define HWIO_SDC1_MCI_DLL_STATUS_ADDR(x)                                                ((x) + 0x00000068)
#define HWIO_SDC1_MCI_DLL_STATUS_PHYS(x)                                                ((x) + 0x00000068)
#define HWIO_SDC1_MCI_DLL_STATUS_OFFS                                                   (0x00000068)
#define HWIO_SDC1_MCI_DLL_STATUS_RMSK                                                       0x1ffc
#define HWIO_SDC1_MCI_DLL_STATUS_POR                                                    0x00000000
#define HWIO_SDC1_MCI_DLL_STATUS_ATTR                                                          0x1
#define HWIO_SDC1_MCI_DLL_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_STATUS_ADDR(x), HWIO_SDC1_MCI_DLL_STATUS_RMSK)
#define HWIO_SDC1_MCI_DLL_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_STATUS_ADDR(x), m)
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                                     0x1000
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                                        0xc
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                                       0x800
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                                         0xb
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                                0x600
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                                  0x9
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                                     0x100
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                                       0x8
#define HWIO_SDC1_MCI_DLL_STATUS_DLL_LOCK_BMSK                                                0x80
#define HWIO_SDC1_MCI_DLL_STATUS_DLL_LOCK_SHFT                                                 0x7
#define HWIO_SDC1_MCI_DLL_STATUS_CDR_PHASE_BMSK                                               0x78
#define HWIO_SDC1_MCI_DLL_STATUS_CDR_PHASE_SHFT                                                0x3
#define HWIO_SDC1_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                          0x4
#define HWIO_SDC1_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                          0x2
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_BMSK                                   0x1
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_SHFT                                   0x0

#define HWIO_SDC1_MCI_STATUS2_ADDR(x)                                                   ((x) + 0x0000006c)
#define HWIO_SDC1_MCI_STATUS2_PHYS(x)                                                   ((x) + 0x0000006c)
#define HWIO_SDC1_MCI_STATUS2_OFFS                                                      (0x0000006c)
#define HWIO_SDC1_MCI_STATUS2_RMSK                                                           0x1ff
#define HWIO_SDC1_MCI_STATUS2_POR                                                       0x00000000
#define HWIO_SDC1_MCI_STATUS2_ATTR                                                             0x1
#define HWIO_SDC1_MCI_STATUS2_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_STATUS2_ADDR(x), HWIO_SDC1_MCI_STATUS2_RMSK)
#define HWIO_SDC1_MCI_STATUS2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_STATUS2_ADDR(x), m)
#define HWIO_SDC1_MCI_STATUS2_BAM_AXI_MASTER_ERR_BMSK                                        0x100
#define HWIO_SDC1_MCI_STATUS2_BAM_AXI_MASTER_ERR_SHFT                                          0x8
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_BMSK                                      0x80
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_SHFT                                       0x7
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_BMSK                                     0x40
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_SHFT                                      0x6
#define HWIO_SDC1_MCI_STATUS2_DATA_AXI_MASTER_ERR_BMSK                                        0x20
#define HWIO_SDC1_MCI_STATUS2_DATA_AXI_MASTER_ERR_SHFT                                         0x5
#define HWIO_SDC1_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                                         0x10
#define HWIO_SDC1_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                          0x4
#define HWIO_SDC1_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                           0x8
#define HWIO_SDC1_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                           0x3
#define HWIO_SDC1_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                            0x4
#define HWIO_SDC1_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                            0x2
#define HWIO_SDC1_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                             0x2
#define HWIO_SDC1_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                             0x1
#define HWIO_SDC1_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                          0x1
#define HWIO_SDC1_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                          0x0

#define HWIO_SDC1_MCI_GENERICS_ADDR(x)                                                  ((x) + 0x00000070)
#define HWIO_SDC1_MCI_GENERICS_PHYS(x)                                                  ((x) + 0x00000070)
#define HWIO_SDC1_MCI_GENERICS_OFFS                                                     (0x00000070)
#define HWIO_SDC1_MCI_GENERICS_RMSK                                                     0x3fffffff
#define HWIO_SDC1_MCI_GENERICS_POR                                                      0x00000000
#define HWIO_SDC1_MCI_GENERICS_ATTR                                                            0x1
#define HWIO_SDC1_MCI_GENERICS_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_GENERICS_ADDR(x), HWIO_SDC1_MCI_GENERICS_RMSK)
#define HWIO_SDC1_MCI_GENERICS_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_GENERICS_ADDR(x), m)
#define HWIO_SDC1_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK                        0x20000000
#define HWIO_SDC1_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                              0x1d
#define HWIO_SDC1_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                                     0x10000000
#define HWIO_SDC1_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                           0x1c
#define HWIO_SDC1_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                                      0x8000000
#define HWIO_SDC1_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                           0x1b
#define HWIO_SDC1_MCI_GENERICS_SD_DATA_WIDTH_BMSK                                        0x7800000
#define HWIO_SDC1_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                             0x17
#define HWIO_SDC1_MCI_GENERICS_RAM_SIZE_BMSK                                              0x7ffc00
#define HWIO_SDC1_MCI_GENERICS_RAM_SIZE_SHFT                                                   0xa
#define HWIO_SDC1_MCI_GENERICS_USE_SPS_BMSK                                                  0x200
#define HWIO_SDC1_MCI_GENERICS_USE_SPS_SHFT                                                    0x9
#define HWIO_SDC1_MCI_GENERICS_NUM_OF_DEV_BMSK                                               0x1c0
#define HWIO_SDC1_MCI_GENERICS_NUM_OF_DEV_SHFT                                                 0x6
#define HWIO_SDC1_MCI_GENERICS_MAX_PIPES_BMSK                                                 0x3e
#define HWIO_SDC1_MCI_GENERICS_MAX_PIPES_SHFT                                                  0x1
#define HWIO_SDC1_MCI_GENERICS_USE_DLL_SDC4_BMSK                                               0x1
#define HWIO_SDC1_MCI_GENERICS_USE_DLL_SDC4_SHFT                                               0x0

#define HWIO_SDC1_MCI_FIFO_STATUS_ADDR(x)                                               ((x) + 0x00000074)
#define HWIO_SDC1_MCI_FIFO_STATUS_PHYS(x)                                               ((x) + 0x00000074)
#define HWIO_SDC1_MCI_FIFO_STATUS_OFFS                                                  (0x00000074)
#define HWIO_SDC1_MCI_FIFO_STATUS_RMSK                                                     0x7ffff
#define HWIO_SDC1_MCI_FIFO_STATUS_POR                                                   0x00007800
#define HWIO_SDC1_MCI_FIFO_STATUS_ATTR                                                         0x1
#define HWIO_SDC1_MCI_FIFO_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_STATUS_ADDR(x), HWIO_SDC1_MCI_FIFO_STATUS_RMSK)
#define HWIO_SDC1_MCI_FIFO_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_STATUS_ADDR(x), m)
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                                         0x40000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                            0x12
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                                         0x20000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                            0x11
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                                         0x10000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                            0x10
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                           0x8000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                              0xf
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                          0x4000
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                             0xe
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                          0x2000
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                             0xd
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                          0x1000
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                             0xc
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                            0x800
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                              0xb
#define HWIO_SDC1_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                                       0x7ff
#define HWIO_SDC1_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                                         0x0

#define HWIO_SDC1_MCI_HC_MODE_ADDR(x)                                                   ((x) + 0x00000078)
#define HWIO_SDC1_MCI_HC_MODE_PHYS(x)                                                   ((x) + 0x00000078)
#define HWIO_SDC1_MCI_HC_MODE_OFFS                                                      (0x00000078)
#define HWIO_SDC1_MCI_HC_MODE_RMSK                                                        0x3fffff
#define HWIO_SDC1_MCI_HC_MODE_POR                                                       0x00000000
#define HWIO_SDC1_MCI_HC_MODE_ATTR                                                             0x3
#define HWIO_SDC1_MCI_HC_MODE_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_HC_MODE_ADDR(x), HWIO_SDC1_MCI_HC_MODE_RMSK)
#define HWIO_SDC1_MCI_HC_MODE_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_HC_MODE_ADDR(x), m)
#define HWIO_SDC1_MCI_HC_MODE_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_HC_MODE_ADDR(x),v)
#define HWIO_SDC1_MCI_HC_MODE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_HC_MODE_ADDR(x),m,v,HWIO_SDC1_MCI_HC_MODE_IN(x))
#define HWIO_SDC1_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_BMSK                                   0x200000
#define HWIO_SDC1_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_SHFT                                       0x15
#define HWIO_SDC1_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_BMSK                               0x100000
#define HWIO_SDC1_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_SHFT                                   0x14
#define HWIO_SDC1_MCI_HC_MODE_WRAP_ERROR_BMSK                                              0x80000
#define HWIO_SDC1_MCI_HC_MODE_WRAP_ERROR_SHFT                                                 0x13
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_BMSK                                 0x60000
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_SHFT                                    0x11
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_BMSK                                 0x10000
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_SHFT                                    0x10
#define HWIO_SDC1_MCI_HC_MODE_BAM_ERR_EN_BMSK                                               0x8000
#define HWIO_SDC1_MCI_HC_MODE_BAM_ERR_EN_SHFT                                                  0xf
#define HWIO_SDC1_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_BMSK                           0x4000
#define HWIO_SDC1_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_SHFT                              0xe
#define HWIO_SDC1_MCI_HC_MODE_FF_CLK_SW_RST_DIS_BMSK                                        0x2000
#define HWIO_SDC1_MCI_HC_MODE_FF_CLK_SW_RST_DIS_SHFT                                           0xd
#define HWIO_SDC1_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_BMSK                                   0x1000
#define HWIO_SDC1_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_SHFT                                      0xc
#define HWIO_SDC1_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_BMSK                                       0x800
#define HWIO_SDC1_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_SHFT                                         0xb
#define HWIO_SDC1_MCI_HC_MODE_ADMA_INT_DATA_BMSK                                             0x400
#define HWIO_SDC1_MCI_HC_MODE_ADMA_INT_DATA_SHFT                                               0xa
#define HWIO_SDC1_MCI_HC_MODE_BAM_CLK_EN_ACT_BMSK                                            0x200
#define HWIO_SDC1_MCI_HC_MODE_BAM_CLK_EN_ACT_SHFT                                              0x9
#define HWIO_SDC1_MCI_HC_MODE_ADMA_HPROT_DIS_BMSK                                            0x100
#define HWIO_SDC1_MCI_HC_MODE_ADMA_HPROT_DIS_SHFT                                              0x8
#define HWIO_SDC1_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_BMSK                                     0x80
#define HWIO_SDC1_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_SHFT                                      0x7
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_BMSK                                    0x40
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_SHFT                                     0x6
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_BMSK                                    0x20
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_SHFT                                     0x5
#define HWIO_SDC1_MCI_HC_MODE_IRQ_PCLK_DIS_BMSK                                               0x10
#define HWIO_SDC1_MCI_HC_MODE_IRQ_PCLK_DIS_SHFT                                                0x4
#define HWIO_SDC1_MCI_HC_MODE_SINGLE_NON32_ERROR_BMSK                                          0x8
#define HWIO_SDC1_MCI_HC_MODE_SINGLE_NON32_ERROR_SHFT                                          0x3
#define HWIO_SDC1_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                               0x4
#define HWIO_SDC1_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                               0x2
#define HWIO_SDC1_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                                        0x2
#define HWIO_SDC1_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                                        0x1
#define HWIO_SDC1_MCI_HC_MODE_HC_MODE_EN_BMSK                                                  0x1
#define HWIO_SDC1_MCI_HC_MODE_HC_MODE_EN_SHFT                                                  0x0

#define HWIO_SDC1_MCI_FIFOn_ADDR(base,n)                                                ((base) + 0x00000080 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFOn_PHYS(base,n)                                                ((base) + 0x00000080 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFOn_OFFS(base,n)                                                (0x00000080 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFOn_RMSK                                                        0xffffffff
#define HWIO_SDC1_MCI_FIFOn_MAXn                                                                15
#define HWIO_SDC1_MCI_FIFOn_POR                                                         0x00000000
#define HWIO_SDC1_MCI_FIFOn_ATTR                                                               0x3
#define HWIO_SDC1_MCI_FIFOn_INI(base,n)        \
        in_dword_masked(HWIO_SDC1_MCI_FIFOn_ADDR(base,n), HWIO_SDC1_MCI_FIFOn_RMSK)
#define HWIO_SDC1_MCI_FIFOn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_FIFOn_ADDR(base,n), mask)
#define HWIO_SDC1_MCI_FIFOn_OUTI(base,n,val)    \
        out_dword(HWIO_SDC1_MCI_FIFOn_ADDR(base,n),val)
#define HWIO_SDC1_MCI_FIFOn_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_FIFOn_ADDR(base,n),mask,val,HWIO_SDC1_MCI_FIFOn_INI(base,n))
#define HWIO_SDC1_MCI_FIFOn_DATA_BMSK                                                   0xffffffff
#define HWIO_SDC1_MCI_FIFOn_DATA_SHFT                                                          0x0

#define HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR(x)                                            ((x) + 0x000000cc)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_PHYS(x)                                            ((x) + 0x000000cc)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_OFFS                                               (0x000000cc)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_RMSK                                                    0x7ff
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_POR                                                0x00000000
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_ATTR                                                      0x3
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR(x), HWIO_SDC1_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR(x), m)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR(x),v)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR(x),m,v,HWIO_SDC1_MCI_TESTBUS_CONFIG_IN(x))
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_BMSK                               0x400
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_SHFT                                 0xa
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                                       0x200
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                                         0x9
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                                       0x100
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                                         0x8
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                                        0xf0
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                                         0x4
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                          0x8
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                          0x3
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                                  0x0
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                                   0x1
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                          0x7
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                          0x0

#define HWIO_SDC1_MCI_TEST_CTL_ADDR(x)                                                  ((x) + 0x000000d0)
#define HWIO_SDC1_MCI_TEST_CTL_PHYS(x)                                                  ((x) + 0x000000d0)
#define HWIO_SDC1_MCI_TEST_CTL_OFFS                                                     (0x000000d0)
#define HWIO_SDC1_MCI_TEST_CTL_RMSK                                                            0x9
#define HWIO_SDC1_MCI_TEST_CTL_POR                                                      0x00000000
#define HWIO_SDC1_MCI_TEST_CTL_ATTR                                                            0x3
#define HWIO_SDC1_MCI_TEST_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_CTL_ADDR(x), HWIO_SDC1_MCI_TEST_CTL_RMSK)
#define HWIO_SDC1_MCI_TEST_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_CTL_ADDR(x), m)
#define HWIO_SDC1_MCI_TEST_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_TEST_CTL_ADDR(x),v)
#define HWIO_SDC1_MCI_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_TEST_CTL_ADDR(x),m,v,HWIO_SDC1_MCI_TEST_CTL_IN(x))
#define HWIO_SDC1_MCI_TEST_CTL_REGTEST_BMSK                                                    0x8
#define HWIO_SDC1_MCI_TEST_CTL_REGTEST_SHFT                                                    0x3
#define HWIO_SDC1_MCI_TEST_CTL_ITEN_BMSK                                                       0x1
#define HWIO_SDC1_MCI_TEST_CTL_ITEN_SHFT                                                       0x0

#define HWIO_SDC1_MCI_TEST_INPUT_ADDR(x)                                                ((x) + 0x000000d4)
#define HWIO_SDC1_MCI_TEST_INPUT_PHYS(x)                                                ((x) + 0x000000d4)
#define HWIO_SDC1_MCI_TEST_INPUT_OFFS                                                   (0x000000d4)
#define HWIO_SDC1_MCI_TEST_INPUT_RMSK                                                        0x3fe
#define HWIO_SDC1_MCI_TEST_INPUT_POR                                                    0x00000000
#define HWIO_SDC1_MCI_TEST_INPUT_ATTR                                                          0x1
#define HWIO_SDC1_MCI_TEST_INPUT_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_INPUT_ADDR(x), HWIO_SDC1_MCI_TEST_INPUT_RMSK)
#define HWIO_SDC1_MCI_TEST_INPUT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_INPUT_ADDR(x), m)
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                           0x3c0
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                             0x6
#define HWIO_SDC1_MCI_TEST_INPUT_MCICMDIN_BMSK                                                0x20
#define HWIO_SDC1_MCI_TEST_INPUT_MCICMDIN_SHFT                                                 0x5
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                            0x1e
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                             0x1

#define HWIO_SDC1_MCI_TEST_OUT_ADDR(x)                                                  ((x) + 0x000000d8)
#define HWIO_SDC1_MCI_TEST_OUT_PHYS(x)                                                  ((x) + 0x000000d8)
#define HWIO_SDC1_MCI_TEST_OUT_OFFS                                                     (0x000000d8)
#define HWIO_SDC1_MCI_TEST_OUT_RMSK                                                         0xf7c3
#define HWIO_SDC1_MCI_TEST_OUT_POR                                                      0x00000000
#define HWIO_SDC1_MCI_TEST_OUT_ATTR                                                            0x3
#define HWIO_SDC1_MCI_TEST_OUT_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_OUT_ADDR(x), HWIO_SDC1_MCI_TEST_OUT_RMSK)
#define HWIO_SDC1_MCI_TEST_OUT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_OUT_ADDR(x), m)
#define HWIO_SDC1_MCI_TEST_OUT_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_TEST_OUT_ADDR(x),v)
#define HWIO_SDC1_MCI_TEST_OUT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_TEST_OUT_ADDR(x),m,v,HWIO_SDC1_MCI_TEST_OUT_IN(x))
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                           0xf000
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                              0xc
#define HWIO_SDC1_MCI_TEST_OUT_MCICMDOUT_BMSK                                                0x400
#define HWIO_SDC1_MCI_TEST_OUT_MCICMDOUT_SHFT                                                  0xa
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                            0x3c0
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                              0x6
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR1_BMSK                                                   0x2
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR1_SHFT                                                   0x1
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR0_BMSK                                                   0x1
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR0_SHFT                                                   0x0

#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ADDR(x)                                         ((x) + 0x000000dc)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_PHYS(x)                                         ((x) + 0x000000dc)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_OFFS                                            (0x000000dc)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_RMSK                                                   0xf
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_POR                                             0x00000000
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ATTR                                                   0x1
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ADDR(x), HWIO_SDC1_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ADDR(x), m)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                         0x8
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                         0x3
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                          0x4
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                          0x2
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                            0x2
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                            0x1
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                           0x1
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                           0x0

#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR(x)                                           ((x) + 0x000000e0)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_PHYS(x)                                           ((x) + 0x000000e0)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_OFFS                                              (0x000000e0)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_RMSK                                                     0xf
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_POR                                               0x00000000
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_ATTR                                                     0x3
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR(x), HWIO_SDC1_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR(x), m)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR(x),v)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR(x),m,v,HWIO_SDC1_MCI_PWRCTL_MASK_REG_IN(x))
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                              0x2
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                              0x1
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_ADDR(x)                                          ((x) + 0x000000e4)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_PHYS(x)                                          ((x) + 0x000000e4)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_OFFS                                             (0x000000e4)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_RMSK                                                    0xf
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_POR                                              0x00000000
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_ATTR                                                    0x2
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_ADDR(x),v)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                          0x8
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                          0x3
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                           0x4
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                           0x2
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                             0x2
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                             0x1
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                            0x1
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                            0x0

#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR(x)                                            ((x) + 0x000000e8)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_PHYS(x)                                            ((x) + 0x000000e8)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_OFFS                                               (0x000000e8)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_RMSK                                                    0x3ff
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_POR                                                0x00000000
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_ATTR                                                      0x3
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR(x), HWIO_SDC1_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR(x), m)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR(x),v)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR(x),m,v,HWIO_SDC1_MCI_PWRCTL_CTL_REG_IN(x))
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                               0x200
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                                 0x9
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                            0x100
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                              0x8
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                                0xc0
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                                 0x6
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                               0x20
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                0x5
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                    0x10
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                     0x4
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                   0x8
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                   0x3
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                0x4
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                0x2
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                      0x2
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                      0x1
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                   0x1
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                   0x0

#define HWIO_SDC1_MCI_CLEAR2_ADDR(x)                                                    ((x) + 0x000000ec)
#define HWIO_SDC1_MCI_CLEAR2_PHYS(x)                                                    ((x) + 0x000000ec)
#define HWIO_SDC1_MCI_CLEAR2_OFFS                                                       (0x000000ec)
#define HWIO_SDC1_MCI_CLEAR2_RMSK                                                            0x1fe
#define HWIO_SDC1_MCI_CLEAR2_POR                                                        0x00000000
#define HWIO_SDC1_MCI_CLEAR2_ATTR                                                              0x2
#define HWIO_SDC1_MCI_CLEAR2_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_CLEAR2_ADDR(x),v)
#define HWIO_SDC1_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_BMSK                                     0x100
#define HWIO_SDC1_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_SHFT                                       0x8
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_BMSK                                   0x80
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_SHFT                                    0x7
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_BMSK                                  0x40
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_SHFT                                   0x6
#define HWIO_SDC1_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_BMSK                                     0x20
#define HWIO_SDC1_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_SHFT                                      0x5
#define HWIO_SDC1_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                                      0x10
#define HWIO_SDC1_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                                       0x4
#define HWIO_SDC1_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                                        0x8
#define HWIO_SDC1_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                                        0x3
#define HWIO_SDC1_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                                         0x4
#define HWIO_SDC1_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                                         0x2
#define HWIO_SDC1_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                          0x2
#define HWIO_SDC1_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                          0x1

#define HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(base,n)                                       ((base) + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_PHYS(base,n)                                       ((base) + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_OFFS(base,n)                                       (0x000000f0 + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_RMSK                                                    0x1fe
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MAXn                                                        1
#define HWIO_SDC1_MCI_INT_MASKINT2_n_POR                                                0x00000000
#define HWIO_SDC1_MCI_INT_MASKINT2_n_ATTR                                                      0x3
#define HWIO_SDC1_MCI_INT_MASKINT2_n_INI(base,n)        \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(base,n), HWIO_SDC1_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_SDC1_MCI_INT_MASKINT2_n_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(base,n), mask)
#define HWIO_SDC1_MCI_INT_MASKINT2_n_OUTI(base,n,val)    \
        out_dword(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(base,n),val)
#define HWIO_SDC1_MCI_INT_MASKINT2_n_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(base,n),mask,val,HWIO_SDC1_MCI_INT_MASKINT2_n_INI(base,n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK8_BMSK                                              0x100
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK8_SHFT                                                0x8
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK7_BMSK                                               0x80
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK7_SHFT                                                0x7
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK6_BMSK                                               0x40
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK6_SHFT                                                0x6
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK5_BMSK                                               0x20
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK5_SHFT                                                0x5
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK4_BMSK                                               0x10
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK4_SHFT                                                0x4
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK3_BMSK                                                0x8
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK3_SHFT                                                0x3
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK2_BMSK                                                0x4
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK2_SHFT                                                0x2
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK1_BMSK                                                0x2
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK1_SHFT                                                0x1

#define HWIO_SDC1_CHAR_CFG_ADDR(x)                                                      ((x) + 0x000000fc)
#define HWIO_SDC1_CHAR_CFG_PHYS(x)                                                      ((x) + 0x000000fc)
#define HWIO_SDC1_CHAR_CFG_OFFS                                                         (0x000000fc)
#define HWIO_SDC1_CHAR_CFG_RMSK                                                             0xff11
#define HWIO_SDC1_CHAR_CFG_POR                                                          0x00000000
#define HWIO_SDC1_CHAR_CFG_ATTR                                                                0x3
#define HWIO_SDC1_CHAR_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CHAR_CFG_ADDR(x), HWIO_SDC1_CHAR_CFG_RMSK)
#define HWIO_SDC1_CHAR_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CHAR_CFG_ADDR(x), m)
#define HWIO_SDC1_CHAR_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CHAR_CFG_ADDR(x),v)
#define HWIO_SDC1_CHAR_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CHAR_CFG_ADDR(x),m,v,HWIO_SDC1_CHAR_CFG_IN(x))
#define HWIO_SDC1_CHAR_CFG_CHAR_MODE_BMSK                                                   0xf000
#define HWIO_SDC1_CHAR_CFG_CHAR_MODE_SHFT                                                      0xc
#define HWIO_SDC1_CHAR_CFG_CHAR_STATUS_BMSK                                                  0xf00
#define HWIO_SDC1_CHAR_CFG_CHAR_STATUS_SHFT                                                    0x8
#define HWIO_SDC1_CHAR_CFG_DIRECTION_BMSK                                                     0x10
#define HWIO_SDC1_CHAR_CFG_DIRECTION_SHFT                                                      0x4
#define HWIO_SDC1_CHAR_CFG_ENABLE_BMSK                                                         0x1
#define HWIO_SDC1_CHAR_CFG_ENABLE_SHFT                                                         0x0

#define HWIO_SDC1_CHAR_CMD_ADDR(x)                                                      ((x) + 0x00000100)
#define HWIO_SDC1_CHAR_CMD_PHYS(x)                                                      ((x) + 0x00000100)
#define HWIO_SDC1_CHAR_CMD_OFFS                                                         (0x00000100)
#define HWIO_SDC1_CHAR_CMD_RMSK                                                             0xffff
#define HWIO_SDC1_CHAR_CMD_POR                                                          0x00000000
#define HWIO_SDC1_CHAR_CMD_ATTR                                                                0x3
#define HWIO_SDC1_CHAR_CMD_IN(x)      \
        in_dword_masked(HWIO_SDC1_CHAR_CMD_ADDR(x), HWIO_SDC1_CHAR_CMD_RMSK)
#define HWIO_SDC1_CHAR_CMD_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CHAR_CMD_ADDR(x), m)
#define HWIO_SDC1_CHAR_CMD_OUT(x, v)      \
        out_dword(HWIO_SDC1_CHAR_CMD_ADDR(x),v)
#define HWIO_SDC1_CHAR_CMD_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CHAR_CMD_ADDR(x),m,v,HWIO_SDC1_CHAR_CMD_IN(x))
#define HWIO_SDC1_CHAR_CMD_CMDIN_ACTUAL_BMSK                                                0xff00
#define HWIO_SDC1_CHAR_CMD_CMDIN_ACTUAL_SHFT                                                   0x8
#define HWIO_SDC1_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                           0xff
#define HWIO_SDC1_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                            0x0

#define HWIO_SDC1_CHAR_DATA_n_ADDR(base,n)                                              ((base) + 0x00000104 + 0x4 * (n))
#define HWIO_SDC1_CHAR_DATA_n_PHYS(base,n)                                              ((base) + 0x00000104 + 0x4 * (n))
#define HWIO_SDC1_CHAR_DATA_n_OFFS(base,n)                                              (0x00000104 + 0x4 * (n))
#define HWIO_SDC1_CHAR_DATA_n_RMSK                                                          0xffff
#define HWIO_SDC1_CHAR_DATA_n_MAXn                                                               7
#define HWIO_SDC1_CHAR_DATA_n_POR                                                       0x00000000
#define HWIO_SDC1_CHAR_DATA_n_ATTR                                                             0x3
#define HWIO_SDC1_CHAR_DATA_n_INI(base,n)        \
        in_dword_masked(HWIO_SDC1_CHAR_DATA_n_ADDR(base,n), HWIO_SDC1_CHAR_DATA_n_RMSK)
#define HWIO_SDC1_CHAR_DATA_n_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC1_CHAR_DATA_n_ADDR(base,n), mask)
#define HWIO_SDC1_CHAR_DATA_n_OUTI(base,n,val)    \
        out_dword(HWIO_SDC1_CHAR_DATA_n_ADDR(base,n),val)
#define HWIO_SDC1_CHAR_DATA_n_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_CHAR_DATA_n_ADDR(base,n),mask,val,HWIO_SDC1_CHAR_DATA_n_INI(base,n))
#define HWIO_SDC1_CHAR_DATA_n_DIN_ACTUAL_BMSK                                               0xff00
#define HWIO_SDC1_CHAR_DATA_n_DIN_ACTUAL_SHFT                                                  0x8
#define HWIO_SDC1_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                          0xff
#define HWIO_SDC1_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                           0x0

#define HWIO_SDC1_DEBUG_REG_ADDR(x)                                                     ((x) + 0x00000124)
#define HWIO_SDC1_DEBUG_REG_PHYS(x)                                                     ((x) + 0x00000124)
#define HWIO_SDC1_DEBUG_REG_OFFS                                                        (0x00000124)
#define HWIO_SDC1_DEBUG_REG_RMSK                                                        0xffffffff
#define HWIO_SDC1_DEBUG_REG_POR                                                         0x00000000
#define HWIO_SDC1_DEBUG_REG_ATTR                                                               0x1
#define HWIO_SDC1_DEBUG_REG_IN(x)      \
        in_dword_masked(HWIO_SDC1_DEBUG_REG_ADDR(x), HWIO_SDC1_DEBUG_REG_RMSK)
#define HWIO_SDC1_DEBUG_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_DEBUG_REG_ADDR(x), m)
#define HWIO_SDC1_DEBUG_REG_TEST_BUS_BMSK                                               0xffffffff
#define HWIO_SDC1_DEBUG_REG_TEST_BUS_SHFT                                                      0x0

#define HWIO_SDC1_IP_CATALOG_ADDR(x)                                                    ((x) + 0x00000128)
#define HWIO_SDC1_IP_CATALOG_PHYS(x)                                                    ((x) + 0x00000128)
#define HWIO_SDC1_IP_CATALOG_OFFS                                                       (0x00000128)
#define HWIO_SDC1_IP_CATALOG_RMSK                                                       0xffffffff
#define HWIO_SDC1_IP_CATALOG_POR                                                        0x30040000
#define HWIO_SDC1_IP_CATALOG_ATTR                                                              0x1
#define HWIO_SDC1_IP_CATALOG_IN(x)      \
        in_dword_masked(HWIO_SDC1_IP_CATALOG_ADDR(x), HWIO_SDC1_IP_CATALOG_RMSK)
#define HWIO_SDC1_IP_CATALOG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_IP_CATALOG_ADDR(x), m)
#define HWIO_SDC1_IP_CATALOG_MAJOR_BMSK                                                 0xf0000000
#define HWIO_SDC1_IP_CATALOG_MAJOR_SHFT                                                       0x1c
#define HWIO_SDC1_IP_CATALOG_MINOR_BMSK                                                  0xfff0000
#define HWIO_SDC1_IP_CATALOG_MINOR_SHFT                                                       0x10
#define HWIO_SDC1_IP_CATALOG_STEP_BMSK                                                      0xffff
#define HWIO_SDC1_IP_CATALOG_STEP_SHFT                                                         0x0

#define HWIO_SDC1_QSB_VALUES_ADDR(x)                                                    ((x) + 0x0000012c)
#define HWIO_SDC1_QSB_VALUES_PHYS(x)                                                    ((x) + 0x0000012c)
#define HWIO_SDC1_QSB_VALUES_OFFS                                                       (0x0000012c)
#define HWIO_SDC1_QSB_VALUES_RMSK                                                           0xffff
#define HWIO_SDC1_QSB_VALUES_POR                                                        0x00007991
#define HWIO_SDC1_QSB_VALUES_ATTR                                                              0x1
#define HWIO_SDC1_QSB_VALUES_IN(x)      \
        in_dword_masked(HWIO_SDC1_QSB_VALUES_ADDR(x), HWIO_SDC1_QSB_VALUES_RMSK)
#define HWIO_SDC1_QSB_VALUES_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_QSB_VALUES_ADDR(x), m)
#define HWIO_SDC1_QSB_VALUES_NON_BUF_BAM_BLOCK_END_BMSK                                     0x8000
#define HWIO_SDC1_QSB_VALUES_NON_BUF_BAM_BLOCK_END_SHFT                                        0xf
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_BMSK                                          0x4000
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_SHFT                                             0xe
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_EN_BMSK                                       0x2000
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_EN_SHFT                                          0xd
#define HWIO_SDC1_QSB_VALUES_HPROT_VALUE_EN_BMSK                                            0x1000
#define HWIO_SDC1_QSB_VALUES_HPROT_VALUE_EN_SHFT                                               0xc
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_RDATA_BMSK                                            0xf00
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_RDATA_SHFT                                              0x8
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_WDATA_BMSK                                             0xf0
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_WDATA_SHFT                                              0x4
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_LAST_WDATA_BMSK                                         0xf
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_LAST_WDATA_SHFT                                         0x0

#define HWIO_SDC1_QSB_AXI_VALUES_ADDR(x)                                                ((x) + 0x00000130)
#define HWIO_SDC1_QSB_AXI_VALUES_PHYS(x)                                                ((x) + 0x00000130)
#define HWIO_SDC1_QSB_AXI_VALUES_OFFS                                                   (0x00000130)
#define HWIO_SDC1_QSB_AXI_VALUES_RMSK                                                   0x7fffffff
#define HWIO_SDC1_QSB_AXI_VALUES_POR                                                    0x3e2218a8
#define HWIO_SDC1_QSB_AXI_VALUES_ATTR                                                          0x3
#define HWIO_SDC1_QSB_AXI_VALUES_IN(x)      \
        in_dword_masked(HWIO_SDC1_QSB_AXI_VALUES_ADDR(x), HWIO_SDC1_QSB_AXI_VALUES_RMSK)
#define HWIO_SDC1_QSB_AXI_VALUES_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_QSB_AXI_VALUES_ADDR(x), m)
#define HWIO_SDC1_QSB_AXI_VALUES_OUT(x, v)      \
        out_dword(HWIO_SDC1_QSB_AXI_VALUES_ADDR(x),v)
#define HWIO_SDC1_QSB_AXI_VALUES_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_QSB_AXI_VALUES_ADDR(x),m,v,HWIO_SDC1_QSB_AXI_VALUES_IN(x))
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_ABURST_BMSK                                    0x20000000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_ABURST_SHFT                                          0x1d
#define HWIO_SDC1_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_BMSK                              0x1c000000
#define HWIO_SDC1_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_SHFT                                    0x1a
#define HWIO_SDC1_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_BMSK                              0x2000000
#define HWIO_SDC1_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_SHFT                                   0x19
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_BMSK                                 0x1000000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_SHFT                                      0x18
#define HWIO_SDC1_QSB_AXI_VALUES_ONE_MID_SUPPORT_BMSK                                     0x800000
#define HWIO_SDC1_QSB_AXI_VALUES_ONE_MID_SUPPORT_SHFT                                         0x17
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_BMSK                                0x700000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_SHFT                                    0x14
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_REQ_BMSK                                       0x80000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_REQ_SHFT                                          0x13
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_BMSK                                       0x40000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SHFT                                          0x12
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_BMSK                                         0x20000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_SHFT                                            0x11
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_BMSK                                 0x10000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_SHFT                                    0x10
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_BMSK                                     0x8000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_SHFT                                        0xf
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_BMSK                                      0x4000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_SHFT                                         0xe
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_BMSK                               0x2000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_SHFT                                  0xd
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_BMSK                                     0x1000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_SHFT                                        0xc
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_PROTNS_BMSK                                         0x800
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_PROTNS_SHFT                                           0xb
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_BMSK                                    0x600
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_SHFT                                      0x9
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_BMSK                                        0x1c0
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_SHFT                                          0x6
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_BMSK                                      0x20
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_SHFT                                       0x5
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_BMSK                                     0x10
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_SHFT                                      0x4
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_SHARED_BMSK                                           0x8
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_SHARED_SHFT                                           0x3
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOOWR_BMSK                                            0x4
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOOWR_SHFT                                            0x2
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOORD_BMSK                                            0x2
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOORD_SHFT                                            0x1
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_BMSK                                            0x1
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_SHFT                                            0x0

#define HWIO_SDC1_AXI_DATA_ERR_DBUG_ADDR(x)                                             ((x) + 0x00000134)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_PHYS(x)                                             ((x) + 0x00000134)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_OFFS                                                (0x00000134)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RMSK                                                0xffffffff
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_POR                                                 0x00000000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_ATTR                                                       0x1
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_IN(x)      \
        in_dword_masked(HWIO_SDC1_AXI_DATA_ERR_DBUG_ADDR(x), HWIO_SDC1_AXI_DATA_ERR_DBUG_RMSK)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_AXI_DATA_ERR_DBUG_ADDR(x), m)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_WR_BMSK                                    0x80000000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_WR_SHFT                                          0x1f
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_TID_BMSK                                   0x70000000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_TID_SHFT                                         0x1c
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_BMSK                                 0xfffe000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_SHFT                                       0xd
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_BMSK                                     0x1fff
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_SHFT                                        0x0

#define HWIO_SDC1_T4_DLY_CTRL_ADDR(x)                                                   ((x) + 0x00000138)
#define HWIO_SDC1_T4_DLY_CTRL_PHYS(x)                                                   ((x) + 0x00000138)
#define HWIO_SDC1_T4_DLY_CTRL_OFFS                                                      (0x00000138)
#define HWIO_SDC1_T4_DLY_CTRL_RMSK                                                          0xffff
#define HWIO_SDC1_T4_DLY_CTRL_POR                                                       0x0000382b
#define HWIO_SDC1_T4_DLY_CTRL_ATTR                                                             0x3
#define HWIO_SDC1_T4_DLY_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC1_T4_DLY_CTRL_ADDR(x), HWIO_SDC1_T4_DLY_CTRL_RMSK)
#define HWIO_SDC1_T4_DLY_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_T4_DLY_CTRL_ADDR(x), m)
#define HWIO_SDC1_T4_DLY_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC1_T4_DLY_CTRL_ADDR(x),v)
#define HWIO_SDC1_T4_DLY_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_T4_DLY_CTRL_ADDR(x),m,v,HWIO_SDC1_T4_DLY_CTRL_IN(x))
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                                         0xc000
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                            0xe
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                                      0x2000
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                                         0xd
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                                       0x1800
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                          0xb
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                          0x400
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                            0xa
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                          0x200
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                            0x9
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                                       0x100
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                                         0x8
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                                         0xff
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                          0x0

#define HWIO_SDC1_T4_DLY_STAT_ADDR(x)                                                   ((x) + 0x0000013c)
#define HWIO_SDC1_T4_DLY_STAT_PHYS(x)                                                   ((x) + 0x0000013c)
#define HWIO_SDC1_T4_DLY_STAT_OFFS                                                      (0x0000013c)
#define HWIO_SDC1_T4_DLY_STAT_RMSK                                                          0xffff
#define HWIO_SDC1_T4_DLY_STAT_POR                                                       0x00000000
#define HWIO_SDC1_T4_DLY_STAT_ATTR                                                             0x1
#define HWIO_SDC1_T4_DLY_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC1_T4_DLY_STAT_ADDR(x), HWIO_SDC1_T4_DLY_STAT_RMSK)
#define HWIO_SDC1_T4_DLY_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_T4_DLY_STAT_ADDR(x), m)
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                                         0xc000
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                            0xe
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                           0x2000
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                              0xd
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                                 0x1fc0
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                                    0x6
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                                   0x30
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                                    0x4
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                           0xf
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                           0x0

#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR(x)                                             ((x) + 0x00000140)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_PHYS(x)                                             ((x) + 0x00000140)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OFFS                                                (0x00000140)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_RMSK                                                 0x3ff37ff
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_POR                                                 0x00000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_ATTR                                                       0x3
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR(x), HWIO_SDC1_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_CTLR_CFG0_IN(x))
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                                 0x2000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                                      0x19
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                                0x1000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                                     0x18
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                          0xf00000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                              0x14
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                                  0x80000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                                     0x13
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                                        0x40000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                           0x12
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                                    0x20000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                                       0x11
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                                0x10000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                                   0x10
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                                        0x3000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                           0xc
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                           0x7ff
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                             0x0

#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR(x)                                             ((x) + 0x00000144)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_PHYS(x)                                             ((x) + 0x00000144)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OFFS                                                (0x00000144)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_RMSK                                                 0x7f77777
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_POR                                                 0x00000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_ATTR                                                       0x3
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR(x), HWIO_SDC1_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_CTLR_CFG1_IN(x))
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                                 0x7000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                                      0x18
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                                    0xf00000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                                        0x14
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                                    0x70000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                                       0x10
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                                     0x7000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                                        0xc
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                                       0x700
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                                         0x8
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                                        0x70
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                                         0x4
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                                      0x7
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                                      0x0

#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR(x)                                        ((x) + 0x00000148)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_PHYS(x)                                        ((x) + 0x00000148)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_OFFS                                           (0x00000148)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_RMSK                                            0x1f1ffff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_POR                                            0x00000000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ATTR                                                  0x3
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_IN(x))
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                          0x1000000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                               0x18
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                           0xf00000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                               0x14
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                                    0x10000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                                       0x10
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                                     0xffff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                                        0x0

#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR(x)                                        ((x) + 0x0000014c)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_PHYS(x)                                        ((x) + 0x0000014c)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_OFFS                                           (0x0000014c)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_RMSK                                               0x13ff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_POR                                            0x00000000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ATTR                                                  0x3
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_IN(x))
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                                  0x1000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                                     0xc
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                                   0x3ff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                                     0x0

#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR(x)                                          ((x) + 0x00000150)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_PHYS(x)                                          ((x) + 0x00000150)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_OFFS                                             (0x00000150)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_RMSK                                             0xffff3f3f
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_POR                                              0x00000000
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ATTR                                                    0x3
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                                        0xffff0000
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                              0x10
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                                  0x3f00
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                                     0x8
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                                    0x3f
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                                     0x0

#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR(x)                                        ((x) + 0x00000154)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_PHYS(x)                                        ((x) + 0x00000154)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_OFFS                                           (0x00000154)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_RMSK                                               0x1f3f
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_POR                                            0x00000000
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ATTR                                                  0x3
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                             0x1f00
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                                0x8
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                                  0x3f
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                                   0x0

#define HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR(x)                                              ((x) + 0x00000158)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_PHYS(x)                                              ((x) + 0x00000158)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_OFFS                                                 (0x00000158)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_RMSK                                                     0xffff
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_POR                                                  0x00000000
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_ATTR                                                        0x3
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_RSVD_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                          0xffff
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                             0x0

#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR(x)                                            ((x) + 0x0000015c)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_PHYS(x)                                            ((x) + 0x0000015c)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_OFFS                                               (0x0000015c)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_RMSK                                                 0x19f1bf
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_POR                                                0x00000000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_ATTR                                                      0x3
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_OFFSET_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                             0x100000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                                 0x14
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                              0x80000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                                 0x13
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                                   0x1f000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                                       0xc
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                                   0x100
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                                     0x8
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                                    0x80
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                                     0x7
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                                         0x3f
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                          0x0

#define HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR(x)                                             ((x) + 0x00000160)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_PHYS(x)                                             ((x) + 0x00000160)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_OFFS                                                (0x00000160)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_RMSK                                                0x1fff0fff
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_POR                                                 0x00000000
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_ATTR                                                       0x3
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_DELAY_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                               0x10000000
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                                     0x1c
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                                    0xfff0000
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                                         0x10
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                           0xfff
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                             0x0

#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR(x)                                           ((x) + 0x00000164)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_PHYS(x)                                           ((x) + 0x00000164)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_OFFS                                              (0x00000164)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_RMSK                                                     0xf
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_POR                                               0x00000000
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ATTR                                                     0x3
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_SW_MODE_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                                         0x8
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                                         0x3
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                                         0x4
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                                         0x2
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                           0x2
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                           0x1
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                             0x1
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                             0x0

#define HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR(x)                                              ((x) + 0x00000168)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_PHYS(x)                                              ((x) + 0x00000168)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_OFFS                                                 (0x00000168)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_RMSK                                                        0xf
#define HWIO_SDC1_CSR_CDC_TEST_CFG_POR                                                  0x00000000
#define HWIO_SDC1_CSR_CDC_TEST_CFG_ATTR                                                        0x3
#define HWIO_SDC1_CSR_CDC_TEST_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_TEST_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                                       0x8
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                                       0x3
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                                        0x4
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                                        0x2
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                            0x2
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                            0x1
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                                        0x1
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                                        0x0

#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR(x)                                           ((x) + 0x0000016c)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_PHYS(x)                                           ((x) + 0x0000016c)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_OFFS                                              (0x0000016c)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_RMSK                                                 0x10f0f
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_POR                                               0x00000000
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ATTR                                                     0x3
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                                     0x10000
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                                        0x10
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                                0x800
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                                  0xb
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                                 0x400
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                                   0xa
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                                0x200
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                                  0x9
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                                 0x100
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                                   0x8
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                             0x8
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                             0x3
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                                 0x4
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                                 0x2
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                                 0x2
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                                 0x1
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                                         0x1
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                                         0x0

#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR(x)                                         ((x) + 0x00000170)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_PHYS(x)                                         ((x) + 0x00000170)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_OFFS                                            (0x00000170)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_RMSK                                               0x3f7ff
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_POR                                             0x00000000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ATTR                                                   0x3
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                          0x20000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                             0x11
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                          0x10000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                             0x10
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                               0xf000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                                  0xc
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                                 0x7ff
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                                   0x0

#define HWIO_SDC1_CSR_CDC_STATUS0_ADDR(x)                                               ((x) + 0x00000174)
#define HWIO_SDC1_CSR_CDC_STATUS0_PHYS(x)                                               ((x) + 0x00000174)
#define HWIO_SDC1_CSR_CDC_STATUS0_OFFS                                                  (0x00000174)
#define HWIO_SDC1_CSR_CDC_STATUS0_RMSK                                                   0x7ffffff
#define HWIO_SDC1_CSR_CDC_STATUS0_POR                                                   0x0000000c
#define HWIO_SDC1_CSR_CDC_STATUS0_ATTR                                                         0x1
#define HWIO_SDC1_CSR_CDC_STATUS0_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS0_ADDR(x), HWIO_SDC1_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS0_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                                    0x7000000
#define HWIO_SDC1_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                                         0x18
#define HWIO_SDC1_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                                  0xff0000
#define HWIO_SDC1_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                                      0x10
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                            0xfff0
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                               0x4
#define HWIO_SDC1_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                             0x8
#define HWIO_SDC1_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                             0x3
#define HWIO_SDC1_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                            0x4
#define HWIO_SDC1_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                            0x2
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_DONE_BMSK                                                0x2
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_DONE_SHFT                                                0x1
#define HWIO_SDC1_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                                        0x1
#define HWIO_SDC1_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                                        0x0

#define HWIO_SDC1_CSR_CDC_STATUS1_ADDR(x)                                               ((x) + 0x00000178)
#define HWIO_SDC1_CSR_CDC_STATUS1_PHYS(x)                                               ((x) + 0x00000178)
#define HWIO_SDC1_CSR_CDC_STATUS1_OFFS                                                  (0x00000178)
#define HWIO_SDC1_CSR_CDC_STATUS1_RMSK                                                   0xfff0fff
#define HWIO_SDC1_CSR_CDC_STATUS1_POR                                                   0x00000000
#define HWIO_SDC1_CSR_CDC_STATUS1_ATTR                                                         0x1
#define HWIO_SDC1_CSR_CDC_STATUS1_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS1_ADDR(x), HWIO_SDC1_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS1_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                                  0xfff0000
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                                       0x10
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                                       0xfff
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                                         0x0

#define HWIO_SDC1_CSR_CDC_STATUS2_ADDR(x)                                               ((x) + 0x0000017c)
#define HWIO_SDC1_CSR_CDC_STATUS2_PHYS(x)                                               ((x) + 0x0000017c)
#define HWIO_SDC1_CSR_CDC_STATUS2_OFFS                                                  (0x0000017c)
#define HWIO_SDC1_CSR_CDC_STATUS2_RMSK                                                  0x1f3f1f3f
#define HWIO_SDC1_CSR_CDC_STATUS2_POR                                                   0x10331033
#define HWIO_SDC1_CSR_CDC_STATUS2_ATTR                                                         0x1
#define HWIO_SDC1_CSR_CDC_STATUS2_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS2_ADDR(x), HWIO_SDC1_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS2_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                                     0x1f000000
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                           0x18
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                                      0x3f0000
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                          0x10
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                                         0x1f00
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                            0x8
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                          0x3f
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                           0x0

#define HWIO_SDC1_CSR_CDC_STATUS3_ADDR(x)                                               ((x) + 0x00000180)
#define HWIO_SDC1_CSR_CDC_STATUS3_PHYS(x)                                               ((x) + 0x00000180)
#define HWIO_SDC1_CSR_CDC_STATUS3_OFFS                                                  (0x00000180)
#define HWIO_SDC1_CSR_CDC_STATUS3_RMSK                                                  0xffffffff
#define HWIO_SDC1_CSR_CDC_STATUS3_POR                                                   0x00000000
#define HWIO_SDC1_CSR_CDC_STATUS3_ATTR                                                         0x1
#define HWIO_SDC1_CSR_CDC_STATUS3_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS3_ADDR(x), HWIO_SDC1_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS3_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS3_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                                  0xff000000
#define HWIO_SDC1_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                                        0x18
#define HWIO_SDC1_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                                        0xfff000
#define HWIO_SDC1_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                             0xc
#define HWIO_SDC1_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                                     0xfff
#define HWIO_SDC1_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                                       0x0

#define HWIO_SDC1_CSR_CDC_STATUS4_ADDR(x)                                               ((x) + 0x00000184)
#define HWIO_SDC1_CSR_CDC_STATUS4_PHYS(x)                                               ((x) + 0x00000184)
#define HWIO_SDC1_CSR_CDC_STATUS4_OFFS                                                  (0x00000184)
#define HWIO_SDC1_CSR_CDC_STATUS4_RMSK                                                        0xff
#define HWIO_SDC1_CSR_CDC_STATUS4_POR                                                   0x000000ff
#define HWIO_SDC1_CSR_CDC_STATUS4_ATTR                                                         0x1
#define HWIO_SDC1_CSR_CDC_STATUS4_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS4_ADDR(x), HWIO_SDC1_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS4_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS4_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                                     0xf0
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                                      0x4
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                                      0xf
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                                      0x0

#define HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR(x)                                               ((x) + 0x00000188)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_PHYS(x)                                               ((x) + 0x00000188)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_OFFS                                                  (0x00000188)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_RMSK                                                         0x7
#define HWIO_SDC1_CSR_CDC_GEN_CFG_POR                                                   0x00000000
#define HWIO_SDC1_CSR_CDC_GEN_CFG_ATTR                                                         0x3
#define HWIO_SDC1_CSR_CDC_GEN_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR(x), HWIO_SDC1_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR(x), m)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR(x),v)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR(x),m,v,HWIO_SDC1_CSR_CDC_GEN_CFG_IN(x))
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                             0x4
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                             0x2
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                                        0x2
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                                        0x1
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                                   0x1
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                                   0x0

#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR(x)                                           ((x) + 0x0000018c)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_PHYS(x)                                           ((x) + 0x0000018c)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_OFFS                                              (0x0000018c)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_RMSK                                               0x3ffffff
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_POR                                               0x00f08000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ATTR                                                     0x3
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR(x), HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR(x), m)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR(x),v)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR(x),m,v,HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_IN(x))
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK                        0x2000000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                             0x19
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK                        0x1000000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                             0x18
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK                      0xff0000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                          0x10
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                               0xffff
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                                  0x0

#define HWIO_SDC1_DDR200_STAT_ADDR(x)                                                   ((x) + 0x00000190)
#define HWIO_SDC1_DDR200_STAT_PHYS(x)                                                   ((x) + 0x00000190)
#define HWIO_SDC1_DDR200_STAT_OFFS                                                      (0x00000190)
#define HWIO_SDC1_DDR200_STAT_RMSK                                                             0x1
#define HWIO_SDC1_DDR200_STAT_POR                                                       0x00000000
#define HWIO_SDC1_DDR200_STAT_ATTR                                                             0x1
#define HWIO_SDC1_DDR200_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC1_DDR200_STAT_ADDR(x), HWIO_SDC1_DDR200_STAT_RMSK)
#define HWIO_SDC1_DDR200_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_DDR200_STAT_ADDR(x), m)
#define HWIO_SDC1_DDR200_STAT_CDC_CAL_VALID_BMSK                                               0x1
#define HWIO_SDC1_DDR200_STAT_CDC_CAL_VALID_SHFT                                               0x0

#define HWIO_SDC1_DDR200_CFG_ADDR(x)                                                    ((x) + 0x00000194)
#define HWIO_SDC1_DDR200_CFG_PHYS(x)                                                    ((x) + 0x00000194)
#define HWIO_SDC1_DDR200_CFG_OFFS                                                       (0x00000194)
#define HWIO_SDC1_DDR200_CFG_RMSK                                                            0x7ff
#define HWIO_SDC1_DDR200_CFG_POR                                                        0x00000000
#define HWIO_SDC1_DDR200_CFG_ATTR                                                              0x3
#define HWIO_SDC1_DDR200_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_DDR200_CFG_ADDR(x), HWIO_SDC1_DDR200_CFG_RMSK)
#define HWIO_SDC1_DDR200_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_DDR200_CFG_ADDR(x), m)
#define HWIO_SDC1_DDR200_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_DDR200_CFG_ADDR(x),v)
#define HWIO_SDC1_DDR200_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_DDR200_CFG_ADDR(x),m,v,HWIO_SDC1_DDR200_CFG_IN(x))
#define HWIO_SDC1_DDR200_CFG_FF_CLK_DIS_BMSK                                                 0x400
#define HWIO_SDC1_DDR200_CFG_FF_CLK_DIS_SHFT                                                   0xa
#define HWIO_SDC1_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                            0x200
#define HWIO_SDC1_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                              0x9
#define HWIO_SDC1_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                            0x180
#define HWIO_SDC1_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                              0x7
#define HWIO_SDC1_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                           0x40
#define HWIO_SDC1_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                            0x6
#define HWIO_SDC1_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                                   0x20
#define HWIO_SDC1_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                                    0x5
#define HWIO_SDC1_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                                       0x10
#define HWIO_SDC1_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                                        0x4
#define HWIO_SDC1_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                          0x8
#define HWIO_SDC1_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                          0x3
#define HWIO_SDC1_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                               0x4
#define HWIO_SDC1_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                               0x2
#define HWIO_SDC1_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                                0x2
#define HWIO_SDC1_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                                0x1
#define HWIO_SDC1_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                               0x1
#define HWIO_SDC1_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                               0x0

#define HWIO_SDC1_TIME_COUNT_CTRL_ADDR(x)                                               ((x) + 0x00000198)
#define HWIO_SDC1_TIME_COUNT_CTRL_PHYS(x)                                               ((x) + 0x00000198)
#define HWIO_SDC1_TIME_COUNT_CTRL_OFFS                                                  (0x00000198)
#define HWIO_SDC1_TIME_COUNT_CTRL_RMSK                                                         0x3
#define HWIO_SDC1_TIME_COUNT_CTRL_POR                                                   0x00000000
#define HWIO_SDC1_TIME_COUNT_CTRL_ATTR                                                         0x3
#define HWIO_SDC1_TIME_COUNT_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC1_TIME_COUNT_CTRL_ADDR(x), HWIO_SDC1_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC1_TIME_COUNT_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_TIME_COUNT_CTRL_ADDR(x), m)
#define HWIO_SDC1_TIME_COUNT_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC1_TIME_COUNT_CTRL_ADDR(x),v)
#define HWIO_SDC1_TIME_COUNT_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_TIME_COUNT_CTRL_ADDR(x),m,v,HWIO_SDC1_TIME_COUNT_CTRL_IN(x))
#define HWIO_SDC1_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                              0x2
#define HWIO_SDC1_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                              0x1
#define HWIO_SDC1_TIME_COUNT_CTRL_ENABLE_BMSK                                                  0x1
#define HWIO_SDC1_TIME_COUNT_CTRL_ENABLE_SHFT                                                  0x0

#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ADDR(x)                                          ((x) + 0x0000019c)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_PHYS(x)                                          ((x) + 0x0000019c)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_OFFS                                             (0x0000019c)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_RMSK                                             0xffffffff
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_POR                                              0x00000000
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ATTR                                                    0x1
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ADDR(x), HWIO_SDC1_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                              0xffffffff
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                                     0x0

#define HWIO_SDC1_BUSY_TIME_COUNT_ADDR(x)                                               ((x) + 0x000001a0)
#define HWIO_SDC1_BUSY_TIME_COUNT_PHYS(x)                                               ((x) + 0x000001a0)
#define HWIO_SDC1_BUSY_TIME_COUNT_OFFS                                                  (0x000001a0)
#define HWIO_SDC1_BUSY_TIME_COUNT_RMSK                                                  0xffffffff
#define HWIO_SDC1_BUSY_TIME_COUNT_POR                                                   0x00000000
#define HWIO_SDC1_BUSY_TIME_COUNT_ATTR                                                         0x1
#define HWIO_SDC1_BUSY_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_BUSY_TIME_COUNT_ADDR(x), HWIO_SDC1_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC1_BUSY_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_BUSY_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_BUSY_TIME_COUNT_BUSY_TIME_BMSK                                        0xffffffff
#define HWIO_SDC1_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                               0x0

#define HWIO_SDC1_DATA_TIME_COUNT_ADDR(x)                                               ((x) + 0x000001a4)
#define HWIO_SDC1_DATA_TIME_COUNT_PHYS(x)                                               ((x) + 0x000001a4)
#define HWIO_SDC1_DATA_TIME_COUNT_OFFS                                                  (0x000001a4)
#define HWIO_SDC1_DATA_TIME_COUNT_RMSK                                                  0xffffffff
#define HWIO_SDC1_DATA_TIME_COUNT_POR                                                   0x00000000
#define HWIO_SDC1_DATA_TIME_COUNT_ATTR                                                         0x1
#define HWIO_SDC1_DATA_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_DATA_TIME_COUNT_ADDR(x), HWIO_SDC1_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC1_DATA_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_DATA_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_DATA_TIME_COUNT_DATA_TIME_CNT_BMSK                                    0xffffffff
#define HWIO_SDC1_DATA_TIME_COUNT_DATA_TIME_CNT_SHFT                                           0x0

#define HWIO_SDC1_CMD_TIME_COUNT_ADDR(x)                                                ((x) + 0x000001a8)
#define HWIO_SDC1_CMD_TIME_COUNT_PHYS(x)                                                ((x) + 0x000001a8)
#define HWIO_SDC1_CMD_TIME_COUNT_OFFS                                                   (0x000001a8)
#define HWIO_SDC1_CMD_TIME_COUNT_RMSK                                                   0xffffffff
#define HWIO_SDC1_CMD_TIME_COUNT_POR                                                    0x00000000
#define HWIO_SDC1_CMD_TIME_COUNT_ATTR                                                          0x1
#define HWIO_SDC1_CMD_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_CMD_TIME_COUNT_ADDR(x), HWIO_SDC1_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC1_CMD_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_CMD_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_CMD_TIME_COUNT_CMD_TIME_BMSK                                          0xffffffff
#define HWIO_SDC1_CMD_TIME_COUNT_CMD_TIME_SHFT                                                 0x0

#define HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR(x)                                              ((x) + 0x000001ac)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_PHYS(x)                                              ((x) + 0x000001ac)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_OFFS                                                 (0x000001ac)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_RMSK                                                        0xf
#define HWIO_SDC1_MCI_DLL_CONFIG_2_POR                                                  0x00000000
#define HWIO_SDC1_MCI_DLL_CONFIG_2_ATTR                                                        0x3
#define HWIO_SDC1_MCI_DLL_CONFIG_2_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR(x), HWIO_SDC1_MCI_DLL_CONFIG_2_RMSK)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR(x), m)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR(x),v)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR(x),m,v,HWIO_SDC1_MCI_DLL_CONFIG_2_IN(x))
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DLL_CLOCK_DISABLE_BMSK                       0x200000
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DLL_CLOCK_DISABLE_SHFT                           0x15
#define HWIO_SDC1_MCI_DLL_CONFIG_2_LOW_FREQ_MODE_BMSK                            0x80000
#define HWIO_SDC1_MCI_DLL_CONFIG_2_LOW_FREQ_MODE_SHFT                               0x13
#define HWIO_SDC1_MCI_DLL_CONFIG_2_FLL_CYCLE_CNT_BMSK                            0x40000
#define HWIO_SDC1_MCI_DLL_CONFIG_2_FLL_CYCLE_CNT_SHFT                               0x12
#define HWIO_SDC1_MCI_DLL_CONFIG_2_MCLK_FREQ_CALC_BMSK                           0x3fc00
#define HWIO_SDC1_MCI_DLL_CONFIG_2_MCLK_FREQ_CALC_SHFT                               0xa
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                                   0xc
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                                   0x2
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                                    0x2
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                                    0x1
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                             0x1
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                             0x0

#define HWIO_SDC1_MCI_DDR_CONFIG_ADDR(x)                                                ((x) + 0x000001b0)
#define HWIO_SDC1_MCI_DDR_CONFIG_PHYS(x)                                                ((x) + 0x000001b0)
#define HWIO_SDC1_MCI_DDR_CONFIG_OFFS                                                   (0x000001b0)
#define HWIO_SDC1_MCI_DDR_CONFIG_RMSK                                                   0xffffffff
#define HWIO_SDC1_MCI_DDR_CONFIG_POR                                                    0x80040853
#define HWIO_SDC1_MCI_DDR_CONFIG_ATTR                                                          0x3
#define HWIO_SDC1_MCI_DDR_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC1_MCI_DDR_CONFIG_ADDR(x), HWIO_SDC1_MCI_DDR_CONFIG_RMSK)
#define HWIO_SDC1_MCI_DDR_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_MCI_DDR_CONFIG_ADDR(x), m)
#define HWIO_SDC1_MCI_DDR_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC1_MCI_DDR_CONFIG_ADDR(x),v)
#define HWIO_SDC1_MCI_DDR_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DDR_CONFIG_ADDR(x),m,v,HWIO_SDC1_MCI_DDR_CONFIG_IN(x))
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_DLY_EN_BMSK                                        0x80000000
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_DLY_EN_SHFT                                              0x1f
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                               0x40000000
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                                     0x1e
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                             0x38000000
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                                   0x1b
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                                   0x7e00000
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                                        0x15
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                                0x1ff000
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                                     0xc
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                                        0xe00
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                          0x9
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                           0x1ff
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                             0x0

#define HWIO_SDC1_DML_SW_RESET_ADDR(x)                                           ((x) + 0x000001b4)
#define HWIO_SDC1_DML_SW_RESET_PHYS(x)                                           ((x) + 0x000001b4)
#define HWIO_SDC1_DML_SW_RESET_OFFS                                           (0x000001b4)
#define HWIO_SDC1_DML_SW_RESET_RMSK                                           0xffffffff
#define HWIO_SDC1_DML_SW_RESET_POR                                            0x00000000
#define HWIO_SDC1_DML_SW_RESET_ATTR                                                  0x2
#define HWIO_SDC1_DML_SW_RESET_OUT(x, v)      \
        out_dword(HWIO_SDC1_DML_SW_RESET_ADDR(x),v)
#define HWIO_SDC1_DML_SW_RESET_DML_SW_RESET_WO_BMSK                           0xffffffff
#define HWIO_SDC1_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                  0x0

#define HWIO_SDC1_MCI_FIFO_ALTn_ADDR(base,n)                                            ((base) + 0x00000400 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFO_ALTn_PHYS(base,n)                                            ((base) + 0x00000400 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFO_ALTn_OFFS(base,n)                                            (0x00000400 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFO_ALTn_RMSK                                                    0xffffffff
#define HWIO_SDC1_MCI_FIFO_ALTn_MAXn                                                           255
#define HWIO_SDC1_MCI_FIFO_ALTn_POR                                                     0x00000000
#define HWIO_SDC1_MCI_FIFO_ALTn_ATTR                                                           0x3
#define HWIO_SDC1_MCI_FIFO_ALTn_INI(base,n)        \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(base,n), HWIO_SDC1_MCI_FIFO_ALTn_RMSK)
#define HWIO_SDC1_MCI_FIFO_ALTn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(base,n), mask)
#define HWIO_SDC1_MCI_FIFO_ALTn_OUTI(base,n,val)    \
        out_dword(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(base,n),val)
#define HWIO_SDC1_MCI_FIFO_ALTn_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(base,n),mask,val,HWIO_SDC1_MCI_FIFO_ALTn_INI(base,n))
#define HWIO_SDC1_MCI_FIFO_ALTn_DATA_BMSK                                               0xffffffff
#define HWIO_SDC1_MCI_FIFO_ALTn_DATA_SHFT                                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC1_SDCC_SDCC5_HC
 *--------------------------------------------------------------------------*/

#define SDC1_SDCC5_HC_REG_BASE                                                                                    (SDC1_SDCC5_TOP_BASE      + 0x00024900)
#define SDC1_SDCC5_HC_REG_BASE_PHYS                                                                               (SDC1_SDCC5_TOP_BASE_PHYS + 0x00024900)
#define SDC1_SDCC5_HC_REG_BASE_OFFS                                                                               0x00024900

#define HWIO_SDC1_HC_REG_0_2_ADDR(x)                                                                              ((x) + 0x00000000)
#define HWIO_SDC1_HC_REG_0_2_PHYS(x)                                                                              ((x) + 0x00000000)
#define HWIO_SDC1_HC_REG_0_2_OFFS                                                                                 (0x00000000)
#define HWIO_SDC1_HC_REG_0_2_RMSK                                                                                 0xffffffff
#define HWIO_SDC1_HC_REG_0_2_POR                                                                                  0x00000000
#define HWIO_SDC1_HC_REG_0_2_ATTR                                                                                        0x3
#define HWIO_SDC1_HC_REG_0_2_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_0_2_ADDR(x), HWIO_SDC1_HC_REG_0_2_RMSK)
#define HWIO_SDC1_HC_REG_0_2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_0_2_ADDR(x), m)
#define HWIO_SDC1_HC_REG_0_2_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_0_2_ADDR(x),v)
#define HWIO_SDC1_HC_REG_0_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_0_2_ADDR(x),m,v,HWIO_SDC1_HC_REG_0_2_IN(x))
#define HWIO_SDC1_HC_REG_0_2_ARG_2_BMSK                                                                           0xffffffff
#define HWIO_SDC1_HC_REG_0_2_ARG_2_SHFT                                                                                  0x0

#define HWIO_SDC1_HC_REG_4_6_ADDR(x)                                                                              ((x) + 0x00000004)
#define HWIO_SDC1_HC_REG_4_6_PHYS(x)                                                                              ((x) + 0x00000004)
#define HWIO_SDC1_HC_REG_4_6_OFFS                                                                                 (0x00000004)
#define HWIO_SDC1_HC_REG_4_6_RMSK                                                                                 0xffff7fff
#define HWIO_SDC1_HC_REG_4_6_POR                                                                                  0x00000000
#define HWIO_SDC1_HC_REG_4_6_ATTR                                                                                        0x3
#define HWIO_SDC1_HC_REG_4_6_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_4_6_ADDR(x), HWIO_SDC1_HC_REG_4_6_RMSK)
#define HWIO_SDC1_HC_REG_4_6_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_4_6_ADDR(x), m)
#define HWIO_SDC1_HC_REG_4_6_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_4_6_ADDR(x),v)
#define HWIO_SDC1_HC_REG_4_6_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_4_6_ADDR(x),m,v,HWIO_SDC1_HC_REG_4_6_IN(x))
#define HWIO_SDC1_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                                           0xffff0000
#define HWIO_SDC1_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                                                 0x10
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                                               0x7000
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                                                  0xc
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                                                       0xfff
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                                         0x0

#define HWIO_SDC1_HC_REG_8_A_ADDR(x)                                                                              ((x) + 0x00000008)
#define HWIO_SDC1_HC_REG_8_A_PHYS(x)                                                                              ((x) + 0x00000008)
#define HWIO_SDC1_HC_REG_8_A_OFFS                                                                                 (0x00000008)
#define HWIO_SDC1_HC_REG_8_A_RMSK                                                                                 0xffffffff
#define HWIO_SDC1_HC_REG_8_A_POR                                                                                  0x00000000
#define HWIO_SDC1_HC_REG_8_A_ATTR                                                                                        0x3
#define HWIO_SDC1_HC_REG_8_A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_8_A_ADDR(x), HWIO_SDC1_HC_REG_8_A_RMSK)
#define HWIO_SDC1_HC_REG_8_A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_8_A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_8_A_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_8_A_ADDR(x),v)
#define HWIO_SDC1_HC_REG_8_A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_8_A_ADDR(x),m,v,HWIO_SDC1_HC_REG_8_A_IN(x))
#define HWIO_SDC1_HC_REG_8_A_CMD_ARG_1_BMSK                                                                       0xffffffff
#define HWIO_SDC1_HC_REG_8_A_CMD_ARG_1_SHFT                                                                              0x0

#define HWIO_SDC1_HC_REG_C_E_ADDR(x)                                                                              ((x) + 0x0000000c)
#define HWIO_SDC1_HC_REG_C_E_PHYS(x)                                                                              ((x) + 0x0000000c)
#define HWIO_SDC1_HC_REG_C_E_OFFS                                                                                 (0x0000000c)
#define HWIO_SDC1_HC_REG_C_E_RMSK                                                                                 0x3ffb003f
#define HWIO_SDC1_HC_REG_C_E_POR                                                                                  0x00000000
#define HWIO_SDC1_HC_REG_C_E_ATTR                                                                                        0x3
#define HWIO_SDC1_HC_REG_C_E_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_C_E_ADDR(x), HWIO_SDC1_HC_REG_C_E_RMSK)
#define HWIO_SDC1_HC_REG_C_E_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_C_E_ADDR(x), m)
#define HWIO_SDC1_HC_REG_C_E_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_C_E_ADDR(x),v)
#define HWIO_SDC1_HC_REG_C_E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_C_E_ADDR(x),m,v,HWIO_SDC1_HC_REG_C_E_IN(x))
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_BMSK                                                                        0x3f000000
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_SHFT                                                                              0x18
#define HWIO_SDC1_HC_REG_C_E_CMD_TYPE_BMSK                                                                          0xc00000
#define HWIO_SDC1_HC_REG_C_E_CMD_TYPE_SHFT                                                                              0x16
#define HWIO_SDC1_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                                              0x200000
#define HWIO_SDC1_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                                                  0x15
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                                                 0x100000
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                                                     0x14
#define HWIO_SDC1_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                                                   0x80000
#define HWIO_SDC1_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                                                      0x13
#define HWIO_SDC1_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                                                  0x30000
#define HWIO_SDC1_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                                                     0x10
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                                                       0x20
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                                        0x5
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                                         0x10
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                                          0x4
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                                                 0xc
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                                                 0x2
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                                                  0x2
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                                                  0x1
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                                                      0x1
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                                                      0x0

#define HWIO_SDC1_HC_REG_10_12_ADDR(x)                                                                            ((x) + 0x00000010)
#define HWIO_SDC1_HC_REG_10_12_PHYS(x)                                                                            ((x) + 0x00000010)
#define HWIO_SDC1_HC_REG_10_12_OFFS                                                                               (0x00000010)
#define HWIO_SDC1_HC_REG_10_12_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_10_12_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_10_12_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_10_12_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_10_12_ADDR(x), HWIO_SDC1_HC_REG_10_12_RMSK)
#define HWIO_SDC1_HC_REG_10_12_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_10_12_ADDR(x), m)
#define HWIO_SDC1_HC_REG_10_12_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC1_HC_REG_10_12_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC1_HC_REG_14_16_ADDR(x)                                                                            ((x) + 0x00000014)
#define HWIO_SDC1_HC_REG_14_16_PHYS(x)                                                                            ((x) + 0x00000014)
#define HWIO_SDC1_HC_REG_14_16_OFFS                                                                               (0x00000014)
#define HWIO_SDC1_HC_REG_14_16_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_14_16_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_14_16_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_14_16_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_14_16_ADDR(x), HWIO_SDC1_HC_REG_14_16_RMSK)
#define HWIO_SDC1_HC_REG_14_16_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_14_16_ADDR(x), m)
#define HWIO_SDC1_HC_REG_14_16_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC1_HC_REG_14_16_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC1_HC_REG_18_1A_ADDR(x)                                                                            ((x) + 0x00000018)
#define HWIO_SDC1_HC_REG_18_1A_PHYS(x)                                                                            ((x) + 0x00000018)
#define HWIO_SDC1_HC_REG_18_1A_OFFS                                                                               (0x00000018)
#define HWIO_SDC1_HC_REG_18_1A_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_18_1A_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_18_1A_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_18_1A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_18_1A_ADDR(x), HWIO_SDC1_HC_REG_18_1A_RMSK)
#define HWIO_SDC1_HC_REG_18_1A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_18_1A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_18_1A_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC1_HC_REG_18_1A_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC1_HC_REG_1C_1E_ADDR(x)                                                                            ((x) + 0x0000001c)
#define HWIO_SDC1_HC_REG_1C_1E_PHYS(x)                                                                            ((x) + 0x0000001c)
#define HWIO_SDC1_HC_REG_1C_1E_OFFS                                                                               (0x0000001c)
#define HWIO_SDC1_HC_REG_1C_1E_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_1C_1E_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_1C_1E_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_1C_1E_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_1C_1E_ADDR(x), HWIO_SDC1_HC_REG_1C_1E_RMSK)
#define HWIO_SDC1_HC_REG_1C_1E_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_1C_1E_ADDR(x), m)
#define HWIO_SDC1_HC_REG_1C_1E_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC1_HC_REG_1C_1E_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC1_HC_REG_20_22_ADDR(x)                                                                            ((x) + 0x00000020)
#define HWIO_SDC1_HC_REG_20_22_PHYS(x)                                                                            ((x) + 0x00000020)
#define HWIO_SDC1_HC_REG_20_22_OFFS                                                                               (0x00000020)
#define HWIO_SDC1_HC_REG_20_22_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_20_22_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_20_22_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_20_22_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_20_22_ADDR(x), HWIO_SDC1_HC_REG_20_22_RMSK)
#define HWIO_SDC1_HC_REG_20_22_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_20_22_ADDR(x), m)
#define HWIO_SDC1_HC_REG_20_22_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_20_22_ADDR(x),v)
#define HWIO_SDC1_HC_REG_20_22_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_20_22_ADDR(x),m,v,HWIO_SDC1_HC_REG_20_22_IN(x))
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                                               0xff000000
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                                                     0x18
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                                                 0xff0000
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                                                     0x10
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                                                   0xff00
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                                                      0x8
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                                                     0xff
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                                                      0x0

#define HWIO_SDC1_HC_REG_24_26_ADDR(x)                                                                            ((x) + 0x00000024)
#define HWIO_SDC1_HC_REG_24_26_PHYS(x)                                                                            ((x) + 0x00000024)
#define HWIO_SDC1_HC_REG_24_26_OFFS                                                                               (0x00000024)
#define HWIO_SDC1_HC_REG_24_26_RMSK                                                                                0x3ff0f0f
#define HWIO_SDC1_HC_REG_24_26_POR                                                                                0x00080000
#define HWIO_SDC1_HC_REG_24_26_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_24_26_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_24_26_ADDR(x), HWIO_SDC1_HC_REG_24_26_RMSK)
#define HWIO_SDC1_HC_REG_24_26_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_24_26_ADDR(x), m)
#define HWIO_SDC1_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                                                     0x2000000
#define HWIO_SDC1_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                                          0x19
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                                            0x1000000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                                                 0x18
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                                         0xf00000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                                             0x14
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                                        0x80000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                                           0x13
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                                              0x40000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                                                 0x12
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                                                  0x20000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                                                     0x11
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                                                      0x10000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                                         0x10
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                                            0x800
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                                              0xb
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                                            0x400
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                                              0xa
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                                         0x200
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                                           0x9
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                                         0x100
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                                           0x8
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                                           0x8
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                                           0x3
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                                           0x4
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                                           0x2
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                                        0x2
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                                        0x1
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                                        0x1
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                                        0x0

#define HWIO_SDC1_HC_REG_28_2A_ADDR(x)                                                                            ((x) + 0x00000028)
#define HWIO_SDC1_HC_REG_28_2A_PHYS(x)                                                                            ((x) + 0x00000028)
#define HWIO_SDC1_HC_REG_28_2A_OFFS                                                                               (0x00000028)
#define HWIO_SDC1_HC_REG_28_2A_RMSK                                                                                0x70f0fff
#define HWIO_SDC1_HC_REG_28_2A_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_28_2A_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_28_2A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_28_2A_ADDR(x), HWIO_SDC1_HC_REG_28_2A_RMSK)
#define HWIO_SDC1_HC_REG_28_2A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_28_2A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_28_2A_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_28_2A_ADDR(x),v)
#define HWIO_SDC1_HC_REG_28_2A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_28_2A_ADDR(x),m,v,HWIO_SDC1_HC_REG_28_2A_IN(x))
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                                               0x4000000
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                                                    0x1a
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                                             0x2000000
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                                                  0x19
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                                                   0x1000000
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                                        0x18
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                                                  0x80000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                                                     0x13
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                                              0x40000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                                                 0x12
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                                         0x20000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                                            0x11
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                                         0x10000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                                            0x10
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                                         0xe00
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                                           0x9
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                                                 0x100
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                                                   0x8
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                                                     0x80
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                                                      0x7
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                                                     0x40
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                                                      0x6
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                                                  0x20
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                                                   0x5
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                                                    0x18
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                                                     0x3
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                                                       0x4
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                                                       0x2
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                                            0x2
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                                            0x1
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                                                     0x1
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                                                     0x0

#define HWIO_SDC1_HC_REG_2C_2E_ADDR(x)                                                                            ((x) + 0x0000002c)
#define HWIO_SDC1_HC_REG_2C_2E_PHYS(x)                                                                            ((x) + 0x0000002c)
#define HWIO_SDC1_HC_REG_2C_2E_OFFS                                                                               (0x0000002c)
#define HWIO_SDC1_HC_REG_2C_2E_RMSK                                                                                0x70fffe7
#define HWIO_SDC1_HC_REG_2C_2E_POR                                                                                0x00000001
#define HWIO_SDC1_HC_REG_2C_2E_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_2C_2E_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_2C_2E_ADDR(x), HWIO_SDC1_HC_REG_2C_2E_RMSK)
#define HWIO_SDC1_HC_REG_2C_2E_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_2C_2E_ADDR(x), m)
#define HWIO_SDC1_HC_REG_2C_2E_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_2C_2E_ADDR(x),v)
#define HWIO_SDC1_HC_REG_2C_2E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_2C_2E_ADDR(x),m,v,HWIO_SDC1_HC_REG_2C_2E_IN(x))
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                                                0x4000000
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                                                     0x1a
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                                                0x2000000
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                                                     0x19
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                                                 0x1000000
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                                                      0x18
#define HWIO_SDC1_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                                             0xf0000
#define HWIO_SDC1_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                                                0x10
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                                            0xff00
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                                               0x8
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                                          0xc0
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                                           0x6
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                                                     0x20
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                                                      0x5
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                                                     0x4
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                                                     0x2
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                                          0x2
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                                          0x1
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                                              0x1
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                                              0x0

#define HWIO_SDC1_HC_REG_30_32_ADDR(x)                                                                            ((x) + 0x00000030)
#define HWIO_SDC1_HC_REG_30_32_PHYS(x)                                                                            ((x) + 0x00000030)
#define HWIO_SDC1_HC_REG_30_32_OFFS                                                                               (0x00000030)
#define HWIO_SDC1_HC_REG_30_32_RMSK                                                                               0x87ffdfff
#define HWIO_SDC1_HC_REG_30_32_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_30_32_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_30_32_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_30_32_ADDR(x), HWIO_SDC1_HC_REG_30_32_RMSK)
#define HWIO_SDC1_HC_REG_30_32_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_30_32_ADDR(x), m)
#define HWIO_SDC1_HC_REG_30_32_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_30_32_ADDR(x),v)
#define HWIO_SDC1_HC_REG_30_32_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_30_32_ADDR(x),m,v,HWIO_SDC1_HC_REG_30_32_IN(x))
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_BMSK                                                   0x80000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_SHFT                                                         0x1f
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                                         0x4000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                                              0x1a
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                                           0x2000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                                                0x19
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                                                       0x1000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                                            0x18
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                                                   0x800000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                                                       0x17
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                                                    0x400000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                                        0x16
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                                        0x200000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                                            0x15
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                                                    0x100000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                                        0x14
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                                         0x80000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                                            0x13
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                                                      0x40000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                                         0x12
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                                          0x20000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                                             0x11
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                                                      0x10000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                                         0x10
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                                            0x8000
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                                               0xf
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CMD_QUEUE_BMSK                                                          0x4000
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CMD_QUEUE_SHFT                                                             0xe
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                                                     0x1000
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                                        0xc
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                                               0x800
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                                                 0xb
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                                               0x400
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                                                 0xa
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                                               0x200
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                                                 0x9
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                                            0x100
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                                              0x8
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                                         0x80
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                                          0x7
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                                                       0x40
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                                        0x6
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                                         0x20
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                                          0x5
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                                         0x10
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                                          0x4
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                                               0x8
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                                               0x3
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                                         0x4
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                                         0x2
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                                        0x2
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                                        0x1
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                                          0x1
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                                          0x0

#define HWIO_SDC1_HC_REG_34_36_ADDR(x)                                                                            ((x) + 0x00000034)
#define HWIO_SDC1_HC_REG_34_36_PHYS(x)                                                                            ((x) + 0x00000034)
#define HWIO_SDC1_HC_REG_34_36_OFFS                                                                               (0x00000034)
#define HWIO_SDC1_HC_REG_34_36_RMSK                                                                               0x87ff5fff
#define HWIO_SDC1_HC_REG_34_36_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_34_36_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_34_36_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_34_36_ADDR(x), HWIO_SDC1_HC_REG_34_36_RMSK)
#define HWIO_SDC1_HC_REG_34_36_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_34_36_ADDR(x), m)
#define HWIO_SDC1_HC_REG_34_36_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_34_36_ADDR(x),v)
#define HWIO_SDC1_HC_REG_34_36_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_34_36_ADDR(x),m,v,HWIO_SDC1_HC_REG_34_36_IN(x))
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                                            0x80000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                                                  0x1f
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                                                      0x4000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                                           0x1a
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                                        0x2000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                                             0x19
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                                                    0x1000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                                         0x18
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                                                0x800000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                                                    0x17
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                                                 0x400000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                                                     0x16
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                                                     0x200000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                                         0x15
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                                                     0x100000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                                         0x14
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                                                      0x80000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                                         0x13
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                                                   0x40000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                                                      0x12
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                                                       0x20000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                                          0x11
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                                                       0x10000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                                          0x10
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_QUEUE_BMSK                                                       0x4000
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_QUEUE_SHFT                                                          0xe
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                                                  0x1000
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                                                     0xc
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                                            0x800
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                                              0xb
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                                            0x400
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                                              0xa
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                                            0x200
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                                              0x9
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                                         0x100
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                                           0x8
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                                                      0x80
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                                                       0x7
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                                                    0x40
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                                                     0x6
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                                                      0x20
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                                                       0x5
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                                                      0x10
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                                                       0x4
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                                            0x8
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                                            0x3
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                                                      0x4
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                                                      0x2
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                                                     0x2
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                                                     0x1
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                                                       0x1
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                                                       0x0

#define HWIO_SDC1_HC_REG_38_3A_ADDR(x)                                                                            ((x) + 0x00000038)
#define HWIO_SDC1_HC_REG_38_3A_PHYS(x)                                                                            ((x) + 0x00000038)
#define HWIO_SDC1_HC_REG_38_3A_OFFS                                                                               (0x00000038)
#define HWIO_SDC1_HC_REG_38_3A_RMSK                                                                               0x87ffdfff
#define HWIO_SDC1_HC_REG_38_3A_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_38_3A_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_38_3A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_38_3A_ADDR(x), HWIO_SDC1_HC_REG_38_3A_RMSK)
#define HWIO_SDC1_HC_REG_38_3A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_38_3A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_38_3A_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_38_3A_ADDR(x),v)
#define HWIO_SDC1_HC_REG_38_3A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_38_3A_ADDR(x),m,v,HWIO_SDC1_HC_REG_38_3A_IN(x))
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                                         0x80000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                                               0x1f
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                                                   0x4000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                                        0x1a
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                                                     0x2000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                                          0x19
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                                                 0x1000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                                                      0x18
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                                             0x800000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                                                 0x17
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                                              0x400000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                                                  0x16
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                                                  0x200000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                                                      0x15
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                                                  0x100000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                                                      0x14
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                                                   0x80000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                                                      0x13
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                                                0x40000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                                                   0x12
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                                                    0x20000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                                                       0x11
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                                                    0x10000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                                                       0x10
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                                                      0x8000
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                                         0xf
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_QUEUE_BMSK                                                    0x4000
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_QUEUE_SHFT                                                       0xe
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                                               0x1000
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                                                  0xc
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                                         0x800
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                                           0xb
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                                         0x400
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                                           0xa
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                                         0x200
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                                           0x9
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                                                      0x100
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                                        0x8
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                                                   0x80
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                                                    0x7
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                                                 0x40
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                                                  0x6
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                                                   0x20
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                                                    0x5
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                                                   0x10
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                                                    0x4
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                                         0x8
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                                         0x3
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                                                   0x4
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                                                   0x2
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                                                  0x2
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                                                  0x1
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                                                    0x1
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                                                    0x0

#define HWIO_SDC1_HC_REG_3C_3E_ADDR(x)                                                                            ((x) + 0x0000003c)
#define HWIO_SDC1_HC_REG_3C_3E_PHYS(x)                                                                            ((x) + 0x0000003c)
#define HWIO_SDC1_HC_REG_3C_3E_OFFS                                                                               (0x0000003c)
#define HWIO_SDC1_HC_REG_3C_3E_RMSK                                                                               0xc0ff009f
#define HWIO_SDC1_HC_REG_3C_3E_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_3C_3E_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_3C_3E_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_3C_3E_ADDR(x), HWIO_SDC1_HC_REG_3C_3E_RMSK)
#define HWIO_SDC1_HC_REG_3C_3E_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_3C_3E_ADDR(x), m)
#define HWIO_SDC1_HC_REG_3C_3E_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_3C_3E_ADDR(x),v)
#define HWIO_SDC1_HC_REG_3C_3E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_3C_3E_ADDR(x),m,v,HWIO_SDC1_HC_REG_3C_3E_IN(x))
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                                                      0x80000000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                                            0x1f
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                                         0x40000000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                                               0x1e
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                                          0x800000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                                              0x17
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                                            0x400000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                                                0x16
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                                                    0x300000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                                        0x14
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                                        0x80000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                                           0x13
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                                            0x70000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                                               0x10
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                                                   0x80
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                                                    0x7
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                                                   0x10
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                                                    0x4
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                                                 0x8
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                                                 0x3
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                                                     0x4
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                                                     0x2
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                                                     0x2
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                                                     0x1
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                                                  0x1
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                                                  0x0

#define HWIO_SDC1_HC_REG_40_42_ADDR(x)                                                                            ((x) + 0x00000040)
#define HWIO_SDC1_HC_REG_40_42_PHYS(x)                                                                            ((x) + 0x00000040)
#define HWIO_SDC1_HC_REG_40_42_OFFS                                                                               (0x00000040)
#define HWIO_SDC1_HC_REG_40_42_RMSK                                                                               0xf7efffbf
#define HWIO_SDC1_HC_REG_40_42_POR                                                                                0x3029c8b2
#define HWIO_SDC1_HC_REG_40_42_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_40_42_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_40_42_ADDR(x), HWIO_SDC1_HC_REG_40_42_RMSK)
#define HWIO_SDC1_HC_REG_40_42_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_40_42_ADDR(x), m)
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                                        0xc0000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                                              0x1e
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                                                0x20000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                                                      0x1d
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                                           0x10000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                                                 0x1c
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                                              0x4000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                                                   0x1a
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                                              0x2000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                                                   0x19
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                                              0x1000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                                                   0x18
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                                             0x800000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                                                 0x17
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                                                       0x400000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                                           0x16
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                                         0x200000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                                             0x15
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                                                       0x80000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                                          0x13
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                                                       0x40000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                                          0x12
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                                                      0x30000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                                         0x10
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                                                      0xff00
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                                         0x8
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                                                       0x80
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                                        0x7
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                                                       0x3f
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                                        0x0

#define HWIO_SDC1_HC_REG_44_46_ADDR(x)                                                                            ((x) + 0x00000044)
#define HWIO_SDC1_HC_REG_44_46_PHYS(x)                                                                            ((x) + 0x00000044)
#define HWIO_SDC1_HC_REG_44_46_OFFS                                                                               (0x00000044)
#define HWIO_SDC1_HC_REG_44_46_RMSK                                                                                 0xffef77
#define HWIO_SDC1_HC_REG_44_46_POR                                                                                0x00008007
#define HWIO_SDC1_HC_REG_44_46_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_44_46_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_44_46_ADDR(x), HWIO_SDC1_HC_REG_44_46_RMSK)
#define HWIO_SDC1_HC_REG_44_46_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_44_46_ADDR(x), m)
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                                                     0xff0000
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                                         0x10
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                                        0xc000
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                                           0xe
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                                                 0x2000
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                                                    0xd
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                                                0xf00
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                                                  0x8
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                                                  0x40
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                                                   0x6
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                                                  0x20
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                                                   0x5
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                                                  0x10
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                                                   0x4
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                                          0x4
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                                          0x2
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                                         0x2
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                                         0x1
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                                          0x1
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                                          0x0

#define HWIO_SDC1_HC_REG_48_4A_ADDR(x)                                                                            ((x) + 0x00000048)
#define HWIO_SDC1_HC_REG_48_4A_PHYS(x)                                                                            ((x) + 0x00000048)
#define HWIO_SDC1_HC_REG_48_4A_OFFS                                                                               (0x00000048)
#define HWIO_SDC1_HC_REG_48_4A_RMSK                                                                                 0xffffff
#define HWIO_SDC1_HC_REG_48_4A_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_48_4A_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_48_4A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_48_4A_ADDR(x), HWIO_SDC1_HC_REG_48_4A_RMSK)
#define HWIO_SDC1_HC_REG_48_4A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_48_4A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                                                0xff0000
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                                                    0x10
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                                                  0xff00
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                                                     0x8
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                                                    0xff
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                                                     0x0

#define HWIO_SDC1_HC_REG_50_52_ADDR(x)                                                                            ((x) + 0x00000050)
#define HWIO_SDC1_HC_REG_50_52_PHYS(x)                                                                            ((x) + 0x00000050)
#define HWIO_SDC1_HC_REG_50_52_OFFS                                                                               (0x00000050)
#define HWIO_SDC1_HC_REG_50_52_RMSK                                                                               0xf3ff009f
#define HWIO_SDC1_HC_REG_50_52_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_50_52_ATTR                                                                                      0x2
#define HWIO_SDC1_HC_REG_50_52_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_50_52_ADDR(x),v)
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK                                   0xf0000000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                                         0x1c
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                                                       0x2000000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                                            0x19
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                                                   0x1000000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                                        0x18
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                                               0x800000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                                                   0x17
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                                                0x400000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                                                    0x16
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                                                    0x200000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                                        0x15
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                                                0x100000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                                                    0x14
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                                                     0x80000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                                        0x13
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                                                  0x40000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                                                     0x12
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                                                      0x20000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                                         0x11
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                                                  0x10000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                                                     0x10
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                                        0x80
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                                         0x7
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                                                   0x10
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                                                    0x4
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                                                 0x8
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                                                 0x3
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                                                     0x4
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                                                     0x2
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                                                 0x2
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                                                 0x1
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                                                  0x1
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                                                  0x0

#define HWIO_SDC1_HC_REG_54_56_ADDR(x)                                                                            ((x) + 0x00000054)
#define HWIO_SDC1_HC_REG_54_56_PHYS(x)                                                                            ((x) + 0x00000054)
#define HWIO_SDC1_HC_REG_54_56_OFFS                                                                               (0x00000054)
#define HWIO_SDC1_HC_REG_54_56_RMSK                                                                                      0x7
#define HWIO_SDC1_HC_REG_54_56_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_54_56_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_54_56_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_54_56_ADDR(x), HWIO_SDC1_HC_REG_54_56_RMSK)
#define HWIO_SDC1_HC_REG_54_56_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_54_56_ADDR(x), m)
#define HWIO_SDC1_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                                             0x4
#define HWIO_SDC1_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                                             0x2
#define HWIO_SDC1_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                                                       0x3
#define HWIO_SDC1_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                                                       0x0

#define HWIO_SDC1_HC_REG_58_5A_ADDR(x)                                                                            ((x) + 0x00000058)
#define HWIO_SDC1_HC_REG_58_5A_PHYS(x)                                                                            ((x) + 0x00000058)
#define HWIO_SDC1_HC_REG_58_5A_OFFS                                                                               (0x00000058)
#define HWIO_SDC1_HC_REG_58_5A_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_58_5A_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_58_5A_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_58_5A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_58_5A_ADDR(x), HWIO_SDC1_HC_REG_58_5A_RMSK)
#define HWIO_SDC1_HC_REG_58_5A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_58_5A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_58_5A_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_58_5A_ADDR(x),v)
#define HWIO_SDC1_HC_REG_58_5A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_58_5A_ADDR(x),m,v,HWIO_SDC1_HC_REG_58_5A_IN(x))
#define HWIO_SDC1_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                                              0xffffffff
#define HWIO_SDC1_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                                                     0x0

#define HWIO_SDC1_HC_REG_5C_5E_ADDR(x)                                                                            ((x) + 0x0000005c)
#define HWIO_SDC1_HC_REG_5C_5E_PHYS(x)                                                                            ((x) + 0x0000005c)
#define HWIO_SDC1_HC_REG_5C_5E_OFFS                                                                               (0x0000005c)
#define HWIO_SDC1_HC_REG_5C_5E_RMSK                                                                               0xffffffff
#define HWIO_SDC1_HC_REG_5C_5E_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_5C_5E_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_5C_5E_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_5C_5E_ADDR(x), HWIO_SDC1_HC_REG_5C_5E_RMSK)
#define HWIO_SDC1_HC_REG_5C_5E_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_5C_5E_ADDR(x), m)
#define HWIO_SDC1_HC_REG_5C_5E_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_5C_5E_ADDR(x),v)
#define HWIO_SDC1_HC_REG_5C_5E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_5C_5E_ADDR(x),m,v,HWIO_SDC1_HC_REG_5C_5E_IN(x))
#define HWIO_SDC1_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                                           0xffffffff
#define HWIO_SDC1_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                                                  0x0

#define HWIO_SDC1_HC_REG_60_62_ADDR(x)                                                                            ((x) + 0x00000060)
#define HWIO_SDC1_HC_REG_60_62_PHYS(x)                                                                            ((x) + 0x00000060)
#define HWIO_SDC1_HC_REG_60_62_OFFS                                                                               (0x00000060)
#define HWIO_SDC1_HC_REG_60_62_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC1_HC_REG_60_62_POR                                                                                0x00040000
#define HWIO_SDC1_HC_REG_60_62_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_60_62_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_60_62_ADDR(x), HWIO_SDC1_HC_REG_60_62_RMSK)
#define HWIO_SDC1_HC_REG_60_62_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_60_62_ADDR(x), m)
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                                             0xc0000000
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                                                   0x1e
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                                                      0x4000000
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                                           0x1a
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                                                   0x3ff0000
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                                        0x10
#define HWIO_SDC1_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                                          0xc000
#define HWIO_SDC1_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                                             0xe
#define HWIO_SDC1_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                                                   0x400
#define HWIO_SDC1_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                                                     0xa
#define HWIO_SDC1_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                                                0x3ff
#define HWIO_SDC1_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                                                  0x0

#define HWIO_SDC1_HC_REG_64_66_ADDR(x)                                                                            ((x) + 0x00000064)
#define HWIO_SDC1_HC_REG_64_66_PHYS(x)                                                                            ((x) + 0x00000064)
#define HWIO_SDC1_HC_REG_64_66_OFFS                                                                               (0x00000064)
#define HWIO_SDC1_HC_REG_64_66_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC1_HC_REG_64_66_POR                                                                                0x00040002
#define HWIO_SDC1_HC_REG_64_66_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_64_66_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_64_66_ADDR(x), HWIO_SDC1_HC_REG_64_66_RMSK)
#define HWIO_SDC1_HC_REG_64_66_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_64_66_ADDR(x), m)
#define HWIO_SDC1_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                                                     0xc0000000
#define HWIO_SDC1_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                                           0x1e
#define HWIO_SDC1_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                                              0x4000000
#define HWIO_SDC1_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                                                   0x1a
#define HWIO_SDC1_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                                           0x3ff0000
#define HWIO_SDC1_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                                                0x10
#define HWIO_SDC1_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                                            0xc000
#define HWIO_SDC1_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                                               0xe
#define HWIO_SDC1_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                                                     0x400
#define HWIO_SDC1_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                                                       0xa
#define HWIO_SDC1_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                                                  0x3ff
#define HWIO_SDC1_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                                                    0x0

#define HWIO_SDC1_HC_REG_68_6A_ADDR(x)                                                                            ((x) + 0x00000068)
#define HWIO_SDC1_HC_REG_68_6A_PHYS(x)                                                                            ((x) + 0x00000068)
#define HWIO_SDC1_HC_REG_68_6A_OFFS                                                                               (0x00000068)
#define HWIO_SDC1_HC_REG_68_6A_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC1_HC_REG_68_6A_POR                                                                                0x00010002
#define HWIO_SDC1_HC_REG_68_6A_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_68_6A_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_68_6A_ADDR(x), HWIO_SDC1_HC_REG_68_6A_RMSK)
#define HWIO_SDC1_HC_REG_68_6A_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_68_6A_ADDR(x), m)
#define HWIO_SDC1_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                                                     0xc0000000
#define HWIO_SDC1_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                                           0x1e
#define HWIO_SDC1_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                                              0x4000000
#define HWIO_SDC1_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                                                   0x1a
#define HWIO_SDC1_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                                           0x3ff0000
#define HWIO_SDC1_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                                                0x10
#define HWIO_SDC1_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                                         0xc000
#define HWIO_SDC1_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                                            0xe
#define HWIO_SDC1_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                                                  0x400
#define HWIO_SDC1_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                                                    0xa
#define HWIO_SDC1_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                                               0x3ff
#define HWIO_SDC1_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                                                 0x0

#define HWIO_SDC1_HC_REG_6C_6E_ADDR(x)                                                                            ((x) + 0x0000006c)
#define HWIO_SDC1_HC_REG_6C_6E_PHYS(x)                                                                            ((x) + 0x0000006c)
#define HWIO_SDC1_HC_REG_6C_6E_OFFS                                                                               (0x0000006c)
#define HWIO_SDC1_HC_REG_6C_6E_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC1_HC_REG_6C_6E_POR                                                                                0x00020000
#define HWIO_SDC1_HC_REG_6C_6E_ATTR                                                                                      0x1
#define HWIO_SDC1_HC_REG_6C_6E_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_6C_6E_ADDR(x), HWIO_SDC1_HC_REG_6C_6E_RMSK)
#define HWIO_SDC1_HC_REG_6C_6E_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_6C_6E_ADDR(x), m)
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                                                     0xc0000000
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                                           0x1e
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                                              0x4000000
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                                                   0x1a
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                                           0x3ff0000
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                                                0x10
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                                        0xc000
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                                           0xe
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                                                 0x400
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                                                   0xa
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                                              0x3ff
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                                                0x0

#define HWIO_SDC1_HC_REG_E0_E2_ADDR(x)                                                                            ((x) + 0x000000e0)
#define HWIO_SDC1_HC_REG_E0_E2_PHYS(x)                                                                            ((x) + 0x000000e0)
#define HWIO_SDC1_HC_REG_E0_E2_OFFS                                                                               (0x000000e0)
#define HWIO_SDC1_HC_REG_E0_E2_RMSK                                                                               0x7f777f37
#define HWIO_SDC1_HC_REG_E0_E2_POR                                                                                0x00000000
#define HWIO_SDC1_HC_REG_E0_E2_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_E0_E2_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_E0_E2_ADDR(x), HWIO_SDC1_HC_REG_E0_E2_RMSK)
#define HWIO_SDC1_HC_REG_E0_E2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_E0_E2_ADDR(x), m)
#define HWIO_SDC1_HC_REG_E0_E2_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_E0_E2_ADDR(x),v)
#define HWIO_SDC1_HC_REG_E0_E2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_E0_E2_ADDR(x),m,v,HWIO_SDC1_HC_REG_E0_E2_IN(x))
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                                                   0x7f000000
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                                         0x18
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_BMSK                                                          0x700000
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_SHFT                                                              0x14
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                                                       0x70000
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                                          0x10
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                                                   0x7f00
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                                                      0x8
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                                                   0x30
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                                                    0x4
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                                          0x7
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                                          0x0

#define HWIO_SDC1_HC_REG_FC_FE_ADDR(x)                                                                            ((x) + 0x000000fc)
#define HWIO_SDC1_HC_REG_FC_FE_PHYS(x)                                                                            ((x) + 0x000000fc)
#define HWIO_SDC1_HC_REG_FC_FE_OFFS                                                                               (0x000000fc)
#define HWIO_SDC1_HC_REG_FC_FE_RMSK                                                                               0xffff00ff
#define HWIO_SDC1_HC_REG_FC_FE_POR                                                                                0x00020000
#define HWIO_SDC1_HC_REG_FC_FE_ATTR                                                                                      0x3
#define HWIO_SDC1_HC_REG_FC_FE_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_FC_FE_ADDR(x), HWIO_SDC1_HC_REG_FC_FE_RMSK)
#define HWIO_SDC1_HC_REG_FC_FE_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_FC_FE_ADDR(x), m)
#define HWIO_SDC1_HC_REG_FC_FE_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_FC_FE_ADDR(x),v)
#define HWIO_SDC1_HC_REG_FC_FE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_FC_FE_ADDR(x),m,v,HWIO_SDC1_HC_REG_FC_FE_IN(x))
#define HWIO_SDC1_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                                         0xff000000
#define HWIO_SDC1_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                                               0x18
#define HWIO_SDC1_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                                             0xff0000
#define HWIO_SDC1_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                                                 0x10
#define HWIO_SDC1_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                                            0xff
#define HWIO_SDC1_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                                             0x0

#define HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR(x)                                                                       ((x) + 0x00000100)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_PHYS(x)                                                                       ((x) + 0x00000100)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_OFFS                                                                          (0x00000100)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_RMSK                                                                          0xffffffff
#define HWIO_SDC1_HC_REG_DLL_CONFIG_POR                                                                           0x60006400
#define HWIO_SDC1_HC_REG_DLL_CONFIG_ATTR                                                                                 0x3
#define HWIO_SDC1_HC_REG_DLL_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR(x), HWIO_SDC1_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR(x), m)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR(x),v)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR(x),m,v,HWIO_SDC1_HC_REG_DLL_CONFIG_IN(x))
#define HWIO_SDC1_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                                            0x80000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                                                  0x1f
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                                                  0x40000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                                        0x1e
#define HWIO_SDC1_HC_REG_DLL_CONFIG_PDN_BMSK                                                                      0x20000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_PDN_SHFT                                                                            0x1d
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                                              0x10000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                                                    0x1c
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                                                0x8000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                                                     0x1b
#define HWIO_SDC1_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                                                 0x7000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                                                      0x18
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                                                 0xf00000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                                                     0x14
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                                                  0x80000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                                                     0x13
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                                                   0x40000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                                                      0x12
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                                                      0x20000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                                         0x11
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                                                      0x10000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                                         0x10
#define HWIO_SDC1_HC_REG_DLL_CONFIG_SDC4_CONFIG_BMSK                                                                  0xffff
#define HWIO_SDC1_HC_REG_DLL_CONFIG_SDC4_CONFIG_SHFT                                                                     0x0

#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR(x)                                                                     ((x) + 0x00000104)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_PHYS(x)                                                                     ((x) + 0x00000104)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_OFFS                                                                        (0x00000104)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_RMSK                                                                        0xffffffff
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_POR                                                                         0x00000000
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_ATTR                                                                               0x3
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR(x), HWIO_SDC1_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR(x), m)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR(x),v)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR(x),m,v,HWIO_SDC1_HC_REG_DLL_TEST_CTL_IN(x))
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                                            0xffffffff
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                                                   0x0

#define HWIO_SDC1_HC_REG_DLL_STATUS_ADDR(x)                                                                       ((x) + 0x00000108)
#define HWIO_SDC1_HC_REG_DLL_STATUS_PHYS(x)                                                                       ((x) + 0x00000108)
#define HWIO_SDC1_HC_REG_DLL_STATUS_OFFS                                                                          (0x00000108)
#define HWIO_SDC1_HC_REG_DLL_STATUS_RMSK                                                                              0x1ffd
#define HWIO_SDC1_HC_REG_DLL_STATUS_POR                                                                           0x00000000
#define HWIO_SDC1_HC_REG_DLL_STATUS_ATTR                                                                                 0x1
#define HWIO_SDC1_HC_REG_DLL_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_STATUS_ADDR(x), HWIO_SDC1_HC_REG_DLL_STATUS_RMSK)
#define HWIO_SDC1_HC_REG_DLL_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_STATUS_ADDR(x), m)
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                                                            0x1000
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                                                               0xc
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                                                              0x800
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                                                                0xb
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                                                       0x600
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                                                         0x9
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                                                            0x100
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                                                              0x8
#define HWIO_SDC1_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                                                       0x80
#define HWIO_SDC1_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                                        0x7
#define HWIO_SDC1_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                                                      0x78
#define HWIO_SDC1_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                                                       0x3
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                                                 0x4
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                                                 0x2
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_BMSK                                                                    0x1
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_SHFT                                                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR(x)                                                                 ((x) + 0x0000010c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_PHYS(x)                                                                 ((x) + 0x0000010c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_OFFS                                                                    (0x0000010c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_RMSK                                                                    0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_POR                                                                     0x00000a1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ATTR                                                                           0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                                                0xffc00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                                                      0x16
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_BMSK                                                         0x380000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_SHFT                                                             0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_BMSK                                                       0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_SHFT                                                          0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_BMSK                                                    0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_SHFT                                                       0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                                                  0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                                                     0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                                                0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                                                   0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                                        0x4000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                                           0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                                                       0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                                          0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                                          0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                                             0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                                        0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                                          0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                                                    0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                                                      0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                                           0x300
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                                             0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                                         0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                                          0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                                         0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                                          0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                                         0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                                          0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                                            0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                                            0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                                                   0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                                                   0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                                                   0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                                                   0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                                                   0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x)                                                                ((x) + 0x00000110)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_PHYS(x)                                                                ((x) + 0x00000110)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_OFFS                                                                   (0x00000110)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_RMSK                                                                   0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_POR                                                                    0xf88218a8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ATTR                                                                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_BMSK                                                    0x80000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_SHFT                                                          0x1f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_BMSK                                              0x70000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_SHFT                                                    0x1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_BMSK                                              0x8000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_SHFT                                                   0x1b
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_BMSK                                                 0x4000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_SHFT                                                      0x1a
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_BMSK                                                    0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_SHFT                                                         0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_BMSK                                               0x1c00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_SHFT                                                    0x16
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_BMSK                                                       0x200000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_SHFT                                                           0x15
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_BMSK                                             0x100000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_SHFT                                                 0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_BMSK                                                       0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_SHFT                                                          0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_BMSK                                                       0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SHFT                                                          0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_BMSK                                                         0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_SHFT                                                            0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_BMSK                                                 0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_SHFT                                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_BMSK                                                     0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_SHFT                                                        0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_BMSK                                                      0x4000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_SHFT                                                         0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_BMSK                                               0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_SHFT                                                  0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_BMSK                                                     0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_SHFT                                                        0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_BMSK                                                         0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_SHFT                                                           0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_BMSK                                                    0x600
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_SHFT                                                      0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_BMSK                                                        0x1c0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_SHFT                                                          0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_BMSK                                                      0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_SHFT                                                       0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_BMSK                                                     0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_SHFT                                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_BMSK                                                           0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_SHFT                                                           0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_BMSK                                                            0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_SHFT                                                            0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_BMSK                                                            0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_SHFT                                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_BMSK                                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_SHFT                                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x)                                                       ((x) + 0x00000114)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS(x)                                                       ((x) + 0x00000114)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                                          (0x00000114)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                                          0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_POR                                                           0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ATTR                                                                 0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_WR_BMSK                                              0xc0000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_WR_SHFT                                                    0x1e
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_BMSK                                             0x38000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_SHFT                                                   0x1b
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_21_BMSK                                           0x7ffe000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_21_SHFT                                                 0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_BMSK                                               0x1fff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_SHFT                                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x)                                                       ((x) + 0x00000118)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS(x)                                                       ((x) + 0x00000118)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                                          (0x00000118)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                                            0x3fffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_POR                                                           0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ATTR                                                                 0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                                             0x300000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                                                 0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                                              0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                                                 0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                                              0x70000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                                                 0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                                               0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                                                  0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                                                0x7000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                                                   0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                                                 0xf00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                                                   0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                                             0xff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x)                                                        ((x) + 0x0000011c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_PHYS(x)                                                        ((x) + 0x0000011c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_OFFS                                                           (0x0000011c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK                                                           0xf7efffbf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_POR                                                            0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ATTR                                                                  0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_BMSK                                 0xc0000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_SHFT                                       0x1e
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                         0x20000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                               0x1d
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                    0x10000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                          0x1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                       0x4000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                            0x1a
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                       0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                            0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                       0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                            0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                      0x800000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                          0x17
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_BMSK                                0x400000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_SHFT                                    0x16
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_BMSK                                  0x200000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_SHFT                                      0x15
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_BMSK                                0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_SHFT                                   0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_BMSK                                0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_SHFT                                   0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_BMSK                               0x30000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                  0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                               0xff00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                  0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                                0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                 0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                                0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                 0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x)                                                        ((x) + 0x00000120)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_PHYS(x)                                                        ((x) + 0x00000120)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_OFFS                                                           (0x00000120)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK                                                           0xffffefff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_POR                                                            0x02008007
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ATTR                                                                  0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_BMSK                                              0xff000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_SHFT                                                    0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_BMSK                              0xff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_SHFT                                  0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_BMSK                                 0xc000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_SHFT                                    0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                          0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                             0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                         0xf00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                           0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CMDQ_SUPPORT_BMSK                          0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CMDQ_SUPPORT_SHFT                           0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                           0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                            0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                           0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                            0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                           0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                            0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_HS400_SUPPORT_BMSK                          0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_HS400_SUPPORT_SHFT                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_BMSK                                   0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_SHFT                                   0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_BMSK                                  0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_SHFT                                  0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_BMSK                                   0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_SHFT                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x)                                                          ((x) + 0x00000124)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_PHYS(x)                                                          ((x) + 0x00000124)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OFFS                                                             (0x00000124)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK                                                                 0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_POR                                                              0x0000382b
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ATTR                                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                                                0xc000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                                   0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                                             0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                                                0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                                              0x1800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                                 0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                                 0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                                   0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                                 0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                                   0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                                              0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                                                0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                                                0xff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                                 0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x)                                                          ((x) + 0x00000128)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_PHYS(x)                                                          ((x) + 0x00000128)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_OFFS                                                             (0x00000128)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK                                                                 0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_POR                                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ATTR                                                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                                                0xc000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                                   0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                                  0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                                     0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                                        0x1fc0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                                           0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                                          0x30
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                                  0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x)                                                    ((x) + 0x00000130)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_PHYS(x)                                                    ((x) + 0x00000130)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OFFS                                                       (0x00000130)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK                                                        0x3ff37ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_POR                                                        0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ATTR                                                              0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                                        0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                                             0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                                       0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                                            0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                                 0xf00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                                     0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                                         0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                                            0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                                               0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                                  0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                                           0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                                              0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                                       0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                                               0x3000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                                  0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                                  0x7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x)                                                    ((x) + 0x00000134)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_PHYS(x)                                                    ((x) + 0x00000134)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OFFS                                                       (0x00000134)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK                                                        0x7f77777
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_POR                                                        0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ATTR                                                              0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                                        0x7000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                                             0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                                           0xf00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                                               0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                                           0x70000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                                              0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                                            0x7000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                                               0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                                              0x700
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                                                0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                                               0x70
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                                                0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                                             0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                                             0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x)                                               ((x) + 0x00000138)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_PHYS(x)                                               ((x) + 0x00000138)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OFFS                                                  (0x00000138)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK                                                   0x1f1ffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_POR                                                   0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ATTR                                                         0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                                 0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                                      0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                                  0xf00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                                      0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                                           0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                                              0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                                            0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                                               0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x)                                               ((x) + 0x0000013c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_PHYS(x)                                               ((x) + 0x0000013c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OFFS                                                  (0x0000013c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK                                                      0x13ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_POR                                                   0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ATTR                                                         0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                                         0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                                            0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                                          0x3ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x)                                                 ((x) + 0x00000140)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_PHYS(x)                                                 ((x) + 0x00000140)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OFFS                                                    (0x00000140)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK                                                    0xffff3f3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_POR                                                     0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ATTR                                                           0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                                               0xffff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                                     0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                                         0x3f00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                                            0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                                           0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x)                                               ((x) + 0x00000144)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_PHYS(x)                                               ((x) + 0x00000144)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OFFS                                                  (0x00000144)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK                                                      0x1f3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_POR                                                   0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ATTR                                                         0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                                    0x1f00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                                       0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                                         0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x)                                                     ((x) + 0x00000148)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_PHYS(x)                                                     ((x) + 0x00000148)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OFFS                                                        (0x00000148)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK                                                            0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_POR                                                         0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ATTR                                                               0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                                 0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x)                                                   ((x) + 0x0000014c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_PHYS(x)                                                   ((x) + 0x0000014c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OFFS                                                      (0x0000014c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK                                                        0x19f1bf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_POR                                                       0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ATTR                                                             0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                                    0x100000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                                        0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                                     0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                                        0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                                          0x1f000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                                              0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                                          0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                                            0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                                           0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                                            0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                                                0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                                 0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x)                                                    ((x) + 0x00000150)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_PHYS(x)                                                    ((x) + 0x00000150)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OFFS                                                       (0x00000150)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK                                                       0x1fff0fff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_POR                                                        0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ATTR                                                              0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                                      0x10000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                                            0x1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                                           0xfff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                                                0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                                  0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x)                                                  ((x) + 0x00000154)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_PHYS(x)                                                  ((x) + 0x00000154)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OFFS                                                     (0x00000154)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK                                                            0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_POR                                                      0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ATTR                                                            0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                                                0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                                                0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                                                0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                                                0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                                  0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                                  0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x)                                                     ((x) + 0x00000158)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_PHYS(x)                                                     ((x) + 0x00000158)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OFFS                                                        (0x00000158)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK                                                               0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_POR                                                         0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ATTR                                                               0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                                              0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                                              0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                                               0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                                               0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                                   0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                                   0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                                               0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x)                                                  ((x) + 0x0000015c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_PHYS(x)                                                  ((x) + 0x0000015c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OFFS                                                     (0x0000015c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK                                                        0x10f0f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_POR                                                      0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ATTR                                                            0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                                            0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                                               0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                                       0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                                         0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                                        0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                                          0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                                       0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                                         0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                                        0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                                          0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                                    0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                                        0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                                        0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                                        0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                                        0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                                                0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x)                                                ((x) + 0x00000160)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_PHYS(x)                                                ((x) + 0x00000160)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OFFS                                                   (0x00000160)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK                                                      0x3f7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_POR                                                    0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ATTR                                                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                                 0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                                    0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                                 0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                                      0xf000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                                         0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                                        0x7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x)                                                      ((x) + 0x00000164)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_PHYS(x)                                                      ((x) + 0x00000164)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OFFS                                                         (0x00000164)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK                                                          0x7ffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_POR                                                          0x0000000c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                                           0x7000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                                                0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                                         0xff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                                             0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                                   0xfff0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                                    0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                                   0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                                   0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_BMSK                                                       0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_SHFT                                                       0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                                               0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x)                                                      ((x) + 0x00000168)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_PHYS(x)                                                      ((x) + 0x00000168)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_OFFS                                                         (0x00000168)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK                                                          0xfff0fff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                                         0xfff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                                              0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                                              0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                                                0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x)                                                      ((x) + 0x0000016c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_PHYS(x)                                                      ((x) + 0x0000016c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_OFFS                                                         (0x0000016c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK                                                         0x1f3f1f3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_POR                                                          0x10331033
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                                            0x1f000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                                  0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                                             0x3f0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                                 0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                                                0x1f00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                                   0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                                 0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x)                                                      ((x) + 0x00000170)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_PHYS(x)                                                      ((x) + 0x00000170)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_OFFS                                                         (0x00000170)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK                                                         0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                                         0xff000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                                               0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                                               0xfff000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                                    0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                                            0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x)                                                      ((x) + 0x00000174)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_PHYS(x)                                                      ((x) + 0x00000174)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_OFFS                                                         (0x00000174)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK                                                               0xff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_POR                                                          0x000000ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                                            0xf0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                                             0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                                             0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                                             0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x)                                                      ((x) + 0x00000178)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_PHYS(x)                                                      ((x) + 0x00000178)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OFFS                                                         (0x00000178)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK                                                                0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ATTR                                                                0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                                    0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                                    0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                                               0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                                          0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x)                                                  ((x) + 0x0000017c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_PHYS(x)                                                  ((x) + 0x0000017c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OFFS                                                     (0x0000017c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK                                                      0x3ffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_POR                                                      0x00f08000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ATTR                                                            0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK                               0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                                    0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK                               0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                                    0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK                             0xff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                                 0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                                      0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                                         0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x)                                                          ((x) + 0x00000180)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_PHYS(x)                                                          ((x) + 0x00000180)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_OFFS                                                             (0x00000180)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK                                                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_POR                                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ATTR                                                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_BMSK                                                      0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_SHFT                                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x)                                                           ((x) + 0x00000184)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_PHYS(x)                                                           ((x) + 0x00000184)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_OFFS                                                              (0x00000184)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK                                                                   0x7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_POR                                                               0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ATTR                                                                     0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_BMSK                                                        0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_SHFT                                                          0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                                   0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                                     0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                                   0x180
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                                     0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                                  0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                                   0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                                          0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                                           0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                                              0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                                               0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                                 0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                                 0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                                      0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                                       0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                                       0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                                      0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x)                                                      ((x) + 0x00000188)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_PHYS(x)                                                      ((x) + 0x00000188)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OFFS                                                         (0x00000188)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK                                                                0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ATTR                                                                0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                                     0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                                     0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_BMSK                                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_SHFT                                                         0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x)                                                 ((x) + 0x0000018c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_PHYS(x)                                                 ((x) + 0x0000018c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_OFFS                                                    (0x0000018c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK                                                    0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_POR                                                     0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ATTR                                                           0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x)                                                      ((x) + 0x00000190)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_PHYS(x)                                                      ((x) + 0x00000190)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_OFFS                                                         (0x00000190)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK                                                         0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_BMSK                                               0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x)                                                      ((x) + 0x00000194)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_PHYS(x)                                                      ((x) + 0x00000194)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_OFFS                                                         (0x00000194)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK                                                         0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ATTR                                                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_BMSK                                               0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_SHFT                                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x)                                                       ((x) + 0x00000198)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_PHYS(x)                                                       ((x) + 0x00000198)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_OFFS                                                          (0x00000198)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK                                                          0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_POR                                                           0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ATTR                                                                 0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_BMSK                                                 0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_SHFT                                                        0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x)                                                          ((x) + 0x0000019c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_PHYS(x)                                                          ((x) + 0x0000019c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_OFFS                                                             (0x0000019c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK                                                                    0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_POR                                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ATTR                                                          0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_BMSK                                                    0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_SHFT                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_BMSK                                                     0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_SHFT                                                     0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_BMSK                                                       0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_SHFT                                                       0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_BMSK                                                      0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_SHFT                                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x)                                             (SDC1_SDCC_SDCC5_HC_REG_BASE      + 0x000001a0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_PHYS(x)                                             (SDC1_SDCC_SDCC5_HC_REG_BASE_PHYS + 0x000001a0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_OFFS                                             (SDC1_SDCC_SDCC5_HC_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK                                                    0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_POR                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ATTR                                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                          0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                           0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_BMSK                                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_SHFT                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x)                                                      ((x) + 0x000001a4)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_PHYS(x)                                                      ((x) + 0x000001a4)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OFFS                                                         (0x000001a4)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK                                                                0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_POR                                                          0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ATTR                                                                0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                                      0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                                      0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                                       0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                                       0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_BMSK                                                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_SHFT                                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_BMSK                                                        0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_SHFT                                                        0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR(x)                                                     ((x) + 0x000001a8)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_PHYS(x)                                                     ((x) + 0x000001a8)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OFFS                                                        (0x000001a8)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_RMSK                                                               0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_POR                                                         0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ATTR                                                               0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                                     0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                                     0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                                      0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                                        0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                                        0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                                       0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                                       0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x)                                                       ((x) + 0x000001ac)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_PHYS(x)                                                       ((x) + 0x000001ac)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OFFS                                                          (0x000001ac)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK                                                               0x3ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_POR                                                           0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ATTR                                                                 0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                                          0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                                            0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                                       0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                                         0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                                           0xc0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                                            0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                          0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                           0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                               0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                                0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                              0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                              0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                           0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                                 0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                                 0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                              0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x)                                                                ((x) + 0x000001b0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_PHYS(x)                                                                ((x) + 0x000001b0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_OFFS                                                                   (0x000001b0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_RMSK                                                                         0x1f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_POR                                                                    0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ATTR                                                                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HX_RX_DATA_PEND_BMSK                                           0x100000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HX_RX_DATA_PEND_SHFT                                               0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HS400_BLK_END_RST_DISABLE_BMSK                                  0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HS400_BLK_END_RST_DISABLE_SHFT                                     0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_CNT_BMSK                                 0x70000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_CNT_SHFT                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_CNT_BMSK                                  0xe000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_CNT_SHFT                                     0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_DIS_BMSK                                  0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_DIS_SHFT                                     0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_DIS_BMSK                                   0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_DIS_SHFT                                     0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HC_FIFO_ALT_ENABLE_BMSK                                           0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HC_FIFO_ALT_ENABLE_SHFT                                             0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_WIDEBUS_MASK_DISABLE_BMSK                                         0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_WIDEBUS_MASK_DISABLE_SHFT                                           0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_TXFLOWCONTROL_WITH_NO_TX_BMSK                                     0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_TXFLOWCONTROL_WITH_NO_TX_SHFT                                       0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_MCLK_DURING_SW_RST_REQ_DIS_BMSK                                    0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_MCLK_DURING_SW_RST_REQ_DIS_SHFT                                     0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_BMSK                                    0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_SHFT                                     0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_BMSK                                          0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_SHFT                                           0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_BMSK                                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_SHFT                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_BMSK                                                              0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_SHFT                                                              0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_BMSK                                                               0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_SHFT                                                               0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_BMSK                                                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_SHFT                                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_BMSK                                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_SHFT                                                         0x0

#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR(x)                                                                     ((x) + 0x000001b4)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_PHYS(x)                                                                     ((x) + 0x000001b4)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_OFFS                                                                        (0x000001b4)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_RMSK                                                                               0xf
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_POR                                                                         0x00000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_ATTR                                                                               0x3
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR(x), HWIO_SDC1_HC_REG_DLL_CONFIG_2_RMSK)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR(x), m)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR(x),v)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR(x),m,v,HWIO_SDC1_HC_REG_DLL_CONFIG_2_IN(x))
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DLL_CLOCK_DISABLE_BMSK                                              0x200000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DLL_CLOCK_DISABLE_SHFT                                                  0x15
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_LOW_FREQ_MODE_BMSK                                                   0x80000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_LOW_FREQ_MODE_SHFT                                                      0x13
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_FLL_CYCLE_CNT_BMSK                                                   0x40000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_FLL_CYCLE_CNT_SHFT                                                      0x12
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_MCLK_FREQ_CALC_BMSK                                                  0x3fc00
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_MCLK_FREQ_CALC_SHFT                                                      0xa
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                                                          0xc
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                                                          0x2
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                                                           0x2
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                                                           0x1
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                                                    0x1
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                                                    0x0

#define HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR(x)                                                                       ((x) + 0x000001b8)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PHYS(x)                                                                       ((x) + 0x000001b8)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_OFFS                                                                          (0x000001b8)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_RMSK                                                                          0xffffffff
#define HWIO_SDC1_HC_REG_DDR_CONFIG_POR                                                                           0x80040853
#define HWIO_SDC1_HC_REG_DDR_CONFIG_ATTR                                                                                 0x3
#define HWIO_SDC1_HC_REG_DDR_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR(x), HWIO_SDC1_HC_REG_DDR_CONFIG_RMSK)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR(x), m)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR(x),v)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR(x),m,v,HWIO_SDC1_HC_REG_DDR_CONFIG_IN(x))
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_DLY_EN_BMSK                                                               0x80000000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_DLY_EN_SHFT                                                                     0x1f
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                                                      0x40000000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                                                            0x1e
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                                                    0x38000000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                                                          0x1b
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                                                          0x7e00000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                                                               0x15
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                                                       0x1ff000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                                                            0xc
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                                                               0xe00
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                                                 0x9
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                                                  0x1ff
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x)                                                         ((x) + 0x000001bc)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_PHYS(x)                                                         ((x) + 0x000001bc)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_OFFS                                                            (0x000001bc)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_RMSK                                                              0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_POR                                                          0x00000022
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ATTR                                                                0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_INM(x, m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_OUT(x,v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_OUTM(x, m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_BMSK                                                0xc00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_SHFT                                                  0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_BMSK                                                0x300
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_SHFT                                                  0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_BMSK                                                0xf0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_SHFT                                                 0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_BMSK                                                 0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_SHFT                                                 0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x,n)                                           ((x)+ 0x000001c0 + 0x4 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_PHYS(x,n)                                           ((x) + 0x000001c0 + 0x4 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OFFS(x,n)                                           (0x000001c0 + 0x4 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_RMSK                                              0x80000001
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_MAXn                                                      31
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_POR                                               0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ATTR                                                     0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INI(x,n)        \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x,n), HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x,n), mask)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OUTI(x,n,val)    \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x,n),val)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x,n),mask,val,HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INI(x,n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_EN_BMSK                                  0x80000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_EN_SHFT                                        0x1f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_SEL_BMSK                                        0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_SEL_SHFT                                        0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x)                                                    ((x) + 0x00000240)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_PHYS(x)                                                    ((x) + 0x00000240)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_OFFS                                                       (0x00000240)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_RMSK                                                    0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_POR                                                     0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_ATTR                                                           0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_IN(x)          \
        in_dword_masked(HWIO_SDC1_SDCC_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x), HWIO_SDC1_SDCC_HC_VENDOR_SPECIFIC_AXI_AW_MON_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC1_SDCC_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_HC_AXI_AW_CNTR_BMSK                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AW_MON_HC_AXI_AW_CNTR_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x)                                                     ((x) + 0x00000244)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_PHYS(x)                                                     ((x)+ 0x00000244)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_OFFS                                                     (0x00000244)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_RMSK                                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_POR                                                      0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_ATTR                                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC1_SDCC_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_HC_AXI_W_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_W_MON_HC_AXI_W_CNTR_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x)                                                     ((x) + 0x00000248)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_PHYS(x)                                                     ((x)+ 0x00000248)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_OFFS                                                        (0x00000248)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_RMSK                                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_POR                                                      0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_ATTR                                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_HC_AXI_B_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_B_MON_HC_AXI_B_CNTR_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x)                                                    ((x) + 0x0000024c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_PHYS(x)                                                    ((x) + 0x0000024c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_OFFS                                                    (0x0000024c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_RMSK                                                    0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_POR                                                     0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_ATTR                                                           0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_HC_AXI_AR_CNTR_BMSK                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_AR_MON_HC_AXI_AR_CNTR_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x)                                                     ((x) + 0x00000250)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_PHYS(x)                                                     ((x) + 0x00000250)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_OFFS                                                        (0x00000250)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_RMSK                                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_POR                                                      0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_ATTR                                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_HC_AXI_R_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_AXI_R_MON_HC_AXI_R_CNTR_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x)                                                      ((x) + 0x00000300)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_PHYS(x)                                                      ((x) + 0x00000300)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_OFFS                                                         (0x00000300)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_RMSK                                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_POR                                                       0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ATTR                                                             0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x), HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x), m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x),v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x),m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_IN(x))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ICE_SW_RST_EN_BMSK                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_ICE_SW_RST_EN_SHFT                                               0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n)                                          ((x)+ 0x00000304 + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_PHYS(x,n)                                          ((x)+ 0x00000304 + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OFFS(x,n)                                          (0x00000304 + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_RMSK                                             0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_MAXn                                                     31
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_POR                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ATTR                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n), HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n), mask)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n),val)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n),mask,val,HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INI(x,n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_CDU_BASE_NUM_LSB_BMSK                            0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_CDU_BASE_NUM_LSB_SHFT                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n)                                          ((x) + 0x00000308 + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_PHYS(x,n)                                          ((x) + 0x00000308 + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OFFS(x,n)                                          (0x00000308 + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_RMSK                                             0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_MAXn                                                     31
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_POR                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ATTR                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n), HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n), mask)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n),val)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n),mask,val,HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INI(x,n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_CDU_BASE_NUM_MSB_BMSK                            0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_CDU_BASE_NUM_MSB_SHFT                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n)                                          ((x)+ 0x0000030c + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_PHYS(x,n)                                          ((x) + 0x0000030c + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OFFS(x,n)                                          (0x0000030c + 0x10 * (n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_RMSK                                                  0x1ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_MAXn                                                     31
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_POR                                              0x00000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ATTR                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n), HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n), mask)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n),val)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n),mask,val,HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INI(x,n))
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CDU_SIZE_BMSK                                         0x1c0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CDU_SIZE_SHFT                                           0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CNFG_CNTXT_INDX_BMSK                                   0x3e
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CNFG_CNTXT_INDX_SHFT                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_BYPASS_BMSK                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_BYPASS_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC2_SDCC5
 *--------------------------------------------------------------------------*/

#define SDC2_SDCC5_REG_BASE                                                             (SDC2_SDCC5_TOP_BASE      + 0x00024000)
#define SDC2_SDCC5_REG_BASE_PHYS                                                        (SDC2_SDCC5_TOP_BASE_PHYS + 0x00024000)
#define SDC2_SDCC5_REG_BASE_OFFS                                                        0x00024000

#define HWIO_SDC2_MCI_POWER_ADDR(x)                                                     ((x) + 0x00000000)
#define HWIO_SDC2_MCI_POWER_PHYS(x)                                                     ((x) + 0x00000000)
#define HWIO_SDC2_MCI_POWER_OFFS                                                        (0x00000000)
#define HWIO_SDC2_MCI_POWER_RMSK                                                             0xfc1
#define HWIO_SDC2_MCI_POWER_POR                                                         0x00000000
#define HWIO_SDC2_MCI_POWER_ATTR                                                               0x3
#define HWIO_SDC2_MCI_POWER_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_POWER_ADDR(x), HWIO_SDC2_MCI_POWER_RMSK)
#define HWIO_SDC2_MCI_POWER_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_POWER_ADDR(x), m)
#define HWIO_SDC2_MCI_POWER_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_POWER_ADDR(x),v)
#define HWIO_SDC2_MCI_POWER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_POWER_ADDR(x),m,v,HWIO_SDC2_MCI_POWER_IN(x))
#define HWIO_SDC2_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_BMSK                                    0x800
#define HWIO_SDC2_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_SHFT                                      0xb
#define HWIO_SDC2_MCI_POWER_SW_RST_WAIT_IDLE_DIS_BMSK                                        0x400
#define HWIO_SDC2_MCI_POWER_SW_RST_WAIT_IDLE_DIS_SHFT                                          0xa
#define HWIO_SDC2_MCI_POWER_SW_RST_REQ_BMSK                                                  0x200
#define HWIO_SDC2_MCI_POWER_SW_RST_REQ_SHFT                                                    0x9
#define HWIO_SDC2_MCI_POWER_SW_RST_CONFIG_BMSK                                               0x100
#define HWIO_SDC2_MCI_POWER_SW_RST_CONFIG_SHFT                                                 0x8
#define HWIO_SDC2_MCI_POWER_SW_RST_BMSK                                                       0x80
#define HWIO_SDC2_MCI_POWER_SW_RST_SHFT                                                        0x7
#define HWIO_SDC2_MCI_POWER_OPEN_DRAIN_BMSK                                                   0x40
#define HWIO_SDC2_MCI_POWER_OPEN_DRAIN_SHFT                                                    0x6
#define HWIO_SDC2_MCI_POWER_CONTROL_BMSK                                                       0x1
#define HWIO_SDC2_MCI_POWER_CONTROL_SHFT                                                       0x0

#define HWIO_SDC2_MCI_CLK_ADDR(x)                                                       ((x) + 0x00000004)
#define HWIO_SDC2_MCI_CLK_PHYS(x)                                                       ((x) + 0x00000004)
#define HWIO_SDC2_MCI_CLK_OFFS                                                          (0x00000004)
#define HWIO_SDC2_MCI_CLK_RMSK                                                          0xffffff00
#define HWIO_SDC2_MCI_CLK_POR                                                           0x01008000
#define HWIO_SDC2_MCI_CLK_ATTR                                                                 0x3
#define HWIO_SDC2_MCI_CLK_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_CLK_ADDR(x), HWIO_SDC2_MCI_CLK_RMSK)
#define HWIO_SDC2_MCI_CLK_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_CLK_ADDR(x), m)
#define HWIO_SDC2_MCI_CLK_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_CLK_ADDR(x),v)
#define HWIO_SDC2_MCI_CLK_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_CLK_ADDR(x),m,v,HWIO_SDC2_MCI_CLK_IN(x))
#define HWIO_SDC2_MCI_CLK_PWRSAVE_DLL_BMSK                                              0x80000000
#define HWIO_SDC2_MCI_CLK_PWRSAVE_DLL_SHFT                                                    0x1f
#define HWIO_SDC2_MCI_CLK_SDIO_TRANS_BMSK                                               0x40000000
#define HWIO_SDC2_MCI_CLK_SDIO_TRANS_SHFT                                                     0x1e
#define HWIO_SDC2_MCI_CLK_HCLK_IDLE_GATING_BMSK                                         0x20000000
#define HWIO_SDC2_MCI_CLK_HCLK_IDLE_GATING_SHFT                                               0x1d
#define HWIO_SDC2_MCI_CLK_MCLK_IDLE_GATING_BMSK                                         0x10000000
#define HWIO_SDC2_MCI_CLK_MCLK_IDLE_GATING_SHFT                                               0x1c
#define HWIO_SDC2_MCI_CLK_INT_MCLK_ON_BMSK                                               0x8000000
#define HWIO_SDC2_MCI_CLK_INT_MCLK_ON_SHFT                                                    0x1b
#define HWIO_SDC2_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                           0x4000000
#define HWIO_SDC2_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                                0x1a
#define HWIO_SDC2_MCI_CLK_RX_FLOW_TIMING_BMSK                                            0x2000000
#define HWIO_SDC2_MCI_CLK_RX_FLOW_TIMING_SHFT                                                 0x19
#define HWIO_SDC2_MCI_CLK_SDC4_MCLK_SEL_BMSK                                             0x1800000
#define HWIO_SDC2_MCI_CLK_SDC4_MCLK_SEL_SHFT                                                  0x17
#define HWIO_SDC2_MCI_CLK_CLK_INV_BMSK                                                    0x400000
#define HWIO_SDC2_MCI_CLK_CLK_INV_SHFT                                                        0x16
#define HWIO_SDC2_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                          0x200000
#define HWIO_SDC2_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                              0x15
#define HWIO_SDC2_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                             0x100000
#define HWIO_SDC2_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                                 0x14
#define HWIO_SDC2_MCI_CLK_SD_DEV_SEL_BMSK                                                  0xc0000
#define HWIO_SDC2_MCI_CLK_SD_DEV_SEL_SHFT                                                     0x12
#define HWIO_SDC2_MCI_CLK_HCLKON_SW_EN_BMSK                                                0x20000
#define HWIO_SDC2_MCI_CLK_HCLKON_SW_EN_SHFT                                                   0x11
#define HWIO_SDC2_MCI_CLK_SELECT_IN_BMSK                                                   0x1c000
#define HWIO_SDC2_MCI_CLK_SELECT_IN_SHFT                                                       0xe
#define HWIO_SDC2_MCI_CLK_INVERT_OUT_BMSK                                                   0x2000
#define HWIO_SDC2_MCI_CLK_INVERT_OUT_SHFT                                                      0xd
#define HWIO_SDC2_MCI_CLK_FLOW_ENA_BMSK                                                     0x1000
#define HWIO_SDC2_MCI_CLK_FLOW_ENA_SHFT                                                        0xc
#define HWIO_SDC2_MCI_CLK_WIDEBUS_BMSK                                                       0xc00
#define HWIO_SDC2_MCI_CLK_WIDEBUS_SHFT                                                         0xa
#define HWIO_SDC2_MCI_CLK_PWRSAVE_BMSK                                                       0x200
#define HWIO_SDC2_MCI_CLK_PWRSAVE_SHFT                                                         0x9
#define HWIO_SDC2_MCI_CLK_ENABLE_BMSK                                                        0x100
#define HWIO_SDC2_MCI_CLK_ENABLE_SHFT                                                          0x8

#define HWIO_SDC2_MCI_ARGUMENT_ADDR(x)                                                  ((x) + 0x00000008)
#define HWIO_SDC2_MCI_ARGUMENT_PHYS(x)                                                  ((x) + 0x00000008)
#define HWIO_SDC2_MCI_ARGUMENT_OFFS                                                     (0x00000008)
#define HWIO_SDC2_MCI_ARGUMENT_RMSK                                                     0xffffffff
#define HWIO_SDC2_MCI_ARGUMENT_POR                                                      0x00000000
#define HWIO_SDC2_MCI_ARGUMENT_ATTR                                                            0x3
#define HWIO_SDC2_MCI_ARGUMENT_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_ARGUMENT_ADDR(x), HWIO_SDC2_MCI_ARGUMENT_RMSK)
#define HWIO_SDC2_MCI_ARGUMENT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_ARGUMENT_ADDR(x), m)
#define HWIO_SDC2_MCI_ARGUMENT_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_ARGUMENT_ADDR(x),v)
#define HWIO_SDC2_MCI_ARGUMENT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_ARGUMENT_ADDR(x),m,v,HWIO_SDC2_MCI_ARGUMENT_IN(x))
#define HWIO_SDC2_MCI_ARGUMENT_CMD_ARG_BMSK                                             0xffffffff
#define HWIO_SDC2_MCI_ARGUMENT_CMD_ARG_SHFT                                                    0x0

#define HWIO_SDC2_MCI_CMD_ADDR(x)                                                       ((x) + 0x0000000c)
#define HWIO_SDC2_MCI_CMD_PHYS(x)                                                       ((x) + 0x0000000c)
#define HWIO_SDC2_MCI_CMD_OFFS                                                          (0x0000000c)
#define HWIO_SDC2_MCI_CMD_RMSK                                                             0x3ffff
#define HWIO_SDC2_MCI_CMD_POR                                                           0x00000000
#define HWIO_SDC2_MCI_CMD_ATTR                                                                 0x3
#define HWIO_SDC2_MCI_CMD_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_CMD_ADDR(x), HWIO_SDC2_MCI_CMD_RMSK)
#define HWIO_SDC2_MCI_CMD_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_CMD_ADDR(x), m)
#define HWIO_SDC2_MCI_CMD_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_CMD_ADDR(x),v)
#define HWIO_SDC2_MCI_CMD_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_CMD_ADDR(x),m,v,HWIO_SDC2_MCI_CMD_IN(x))
#define HWIO_SDC2_MCI_CMD_AUTO_CMD21_BMSK                                                  0x20000
#define HWIO_SDC2_MCI_CMD_AUTO_CMD21_SHFT                                                     0x11
#define HWIO_SDC2_MCI_CMD_AUTO_CMD19_BMSK                                                  0x10000
#define HWIO_SDC2_MCI_CMD_AUTO_CMD19_SHFT                                                     0x10
#define HWIO_SDC2_MCI_CMD_CCS_DISABLE_BMSK                                                  0x8000
#define HWIO_SDC2_MCI_CMD_CCS_DISABLE_SHFT                                                     0xf
#define HWIO_SDC2_MCI_CMD_CCS_ENABLE_BMSK                                                   0x4000
#define HWIO_SDC2_MCI_CMD_CCS_ENABLE_SHFT                                                      0xe
#define HWIO_SDC2_MCI_CMD_MCIABORT_BMSK                                                     0x2000
#define HWIO_SDC2_MCI_CMD_MCIABORT_SHFT                                                        0xd
#define HWIO_SDC2_MCI_CMD_DAT_CMD_BMSK                                                      0x1000
#define HWIO_SDC2_MCI_CMD_DAT_CMD_SHFT                                                         0xc
#define HWIO_SDC2_MCI_CMD_PROG_ENA_BMSK                                                      0x800
#define HWIO_SDC2_MCI_CMD_PROG_ENA_SHFT                                                        0xb
#define HWIO_SDC2_MCI_CMD_ENABLE_BMSK                                                        0x400
#define HWIO_SDC2_MCI_CMD_ENABLE_SHFT                                                          0xa
#define HWIO_SDC2_MCI_CMD_PENDING_BMSK                                                       0x200
#define HWIO_SDC2_MCI_CMD_PENDING_SHFT                                                         0x9
#define HWIO_SDC2_MCI_CMD_INTERRUPT_BMSK                                                     0x100
#define HWIO_SDC2_MCI_CMD_INTERRUPT_SHFT                                                       0x8
#define HWIO_SDC2_MCI_CMD_LONGRSP_BMSK                                                        0x80
#define HWIO_SDC2_MCI_CMD_LONGRSP_SHFT                                                         0x7
#define HWIO_SDC2_MCI_CMD_RESPONSE_BMSK                                                       0x40
#define HWIO_SDC2_MCI_CMD_RESPONSE_SHFT                                                        0x6
#define HWIO_SDC2_MCI_CMD_CMD_INDEX_BMSK                                                      0x3f
#define HWIO_SDC2_MCI_CMD_CMD_INDEX_SHFT                                                       0x0

#define HWIO_SDC2_MCI_RESP_CMD_ADDR(x)                                                  ((x) + 0x00000010)
#define HWIO_SDC2_MCI_RESP_CMD_PHYS(x)                                                  ((x) + 0x00000010)
#define HWIO_SDC2_MCI_RESP_CMD_OFFS                                                     (0x00000010)
#define HWIO_SDC2_MCI_RESP_CMD_RMSK                                                           0x3f
#define HWIO_SDC2_MCI_RESP_CMD_POR                                                      0x00000000
#define HWIO_SDC2_MCI_RESP_CMD_ATTR                                                            0x1
#define HWIO_SDC2_MCI_RESP_CMD_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_RESP_CMD_ADDR(x), HWIO_SDC2_MCI_RESP_CMD_RMSK)
#define HWIO_SDC2_MCI_RESP_CMD_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_RESP_CMD_ADDR(x), m)
#define HWIO_SDC2_MCI_RESP_CMD_RESPCMD_BMSK                                                   0x3f
#define HWIO_SDC2_MCI_RESP_CMD_RESPCMD_SHFT                                                    0x0

#define HWIO_SDC2_MCI_RESPn_ADDR(base,n)                                                ((base) + 0x00000014 + 0x4 * (n))
#define HWIO_SDC2_MCI_RESPn_PHYS(base,n)                                                ((base) + 0x00000014 + 0x4 * (n))
#define HWIO_SDC2_MCI_RESPn_OFFS(base,n)                                                (0x00000014 + 0x4 * (n))
#define HWIO_SDC2_MCI_RESPn_RMSK                                                        0xffffffff
#define HWIO_SDC2_MCI_RESPn_MAXn                                                                 3
#define HWIO_SDC2_MCI_RESPn_POR                                                         0x00000000
#define HWIO_SDC2_MCI_RESPn_ATTR                                                               0x1
#define HWIO_SDC2_MCI_RESPn_INI(base,n)        \
        in_dword_masked(HWIO_SDC2_MCI_RESPn_ADDR(base,n), HWIO_SDC2_MCI_RESPn_RMSK)
#define HWIO_SDC2_MCI_RESPn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC2_MCI_RESPn_ADDR(base,n), mask)
#define HWIO_SDC2_MCI_RESPn_STATUS_BMSK                                                 0xffffffff
#define HWIO_SDC2_MCI_RESPn_STATUS_SHFT                                                        0x0

#define HWIO_SDC2_MCI_DATA_TIMER_ADDR(x)                                                ((x) + 0x00000024)
#define HWIO_SDC2_MCI_DATA_TIMER_PHYS(x)                                                ((x) + 0x00000024)
#define HWIO_SDC2_MCI_DATA_TIMER_OFFS                                                   (0x00000024)
#define HWIO_SDC2_MCI_DATA_TIMER_RMSK                                                   0xffffffff
#define HWIO_SDC2_MCI_DATA_TIMER_POR                                                    0x00000000
#define HWIO_SDC2_MCI_DATA_TIMER_ATTR                                                          0x3
#define HWIO_SDC2_MCI_DATA_TIMER_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_TIMER_ADDR(x), HWIO_SDC2_MCI_DATA_TIMER_RMSK)
#define HWIO_SDC2_MCI_DATA_TIMER_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_TIMER_ADDR(x), m)
#define HWIO_SDC2_MCI_DATA_TIMER_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DATA_TIMER_ADDR(x),v)
#define HWIO_SDC2_MCI_DATA_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DATA_TIMER_ADDR(x),m,v,HWIO_SDC2_MCI_DATA_TIMER_IN(x))
#define HWIO_SDC2_MCI_DATA_TIMER_DATA_TIME_BMSK                                         0xffffffff
#define HWIO_SDC2_MCI_DATA_TIMER_DATA_TIME_SHFT                                                0x0

#define HWIO_SDC2_MCI_DATA_LENGTH_ADDR(x)                                               ((x) + 0x00000028)
#define HWIO_SDC2_MCI_DATA_LENGTH_PHYS(x)                                               ((x) + 0x00000028)
#define HWIO_SDC2_MCI_DATA_LENGTH_OFFS                                                  (0x00000028)
#define HWIO_SDC2_MCI_DATA_LENGTH_RMSK                                                   0x1ffffff
#define HWIO_SDC2_MCI_DATA_LENGTH_POR                                                   0x00000000
#define HWIO_SDC2_MCI_DATA_LENGTH_ATTR                                                         0x3
#define HWIO_SDC2_MCI_DATA_LENGTH_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_LENGTH_ADDR(x), HWIO_SDC2_MCI_DATA_LENGTH_RMSK)
#define HWIO_SDC2_MCI_DATA_LENGTH_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_LENGTH_ADDR(x), m)
#define HWIO_SDC2_MCI_DATA_LENGTH_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DATA_LENGTH_ADDR(x),v)
#define HWIO_SDC2_MCI_DATA_LENGTH_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DATA_LENGTH_ADDR(x),m,v,HWIO_SDC2_MCI_DATA_LENGTH_IN(x))
#define HWIO_SDC2_MCI_DATA_LENGTH_DATALENGTH_BMSK                                        0x1ffffff
#define HWIO_SDC2_MCI_DATA_LENGTH_DATALENGTH_SHFT                                              0x0

#define HWIO_SDC2_MCI_DATA_CTL_ADDR(x)                                                  ((x) + 0x0000002c)
#define HWIO_SDC2_MCI_DATA_CTL_PHYS(x)                                                  ((x) + 0x0000002c)
#define HWIO_SDC2_MCI_DATA_CTL_OFFS                                                     (0x0000002c)
#define HWIO_SDC2_MCI_DATA_CTL_RMSK                                                       0x3fffff
#define HWIO_SDC2_MCI_DATA_CTL_POR                                                      0x00100000
#define HWIO_SDC2_MCI_DATA_CTL_ATTR                                                            0x3
#define HWIO_SDC2_MCI_DATA_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_CTL_ADDR(x), HWIO_SDC2_MCI_DATA_CTL_RMSK)
#define HWIO_SDC2_MCI_DATA_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_CTL_ADDR(x), m)
#define HWIO_SDC2_MCI_DATA_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DATA_CTL_ADDR(x),v)
#define HWIO_SDC2_MCI_DATA_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DATA_CTL_ADDR(x),m,v,HWIO_SDC2_MCI_DATA_CTL_IN(x))
#define HWIO_SDC2_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                                         0x200000
#define HWIO_SDC2_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                             0x15
#define HWIO_SDC2_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                          0x100000
#define HWIO_SDC2_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                              0x14
#define HWIO_SDC2_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                                         0x80000
#define HWIO_SDC2_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                            0x13
#define HWIO_SDC2_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                                      0x40000
#define HWIO_SDC2_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                                         0x12
#define HWIO_SDC2_MCI_DATA_CTL_DATA_PEND_BMSK                                              0x20000
#define HWIO_SDC2_MCI_DATA_CTL_DATA_PEND_SHFT                                                 0x11
#define HWIO_SDC2_MCI_DATA_CTL_BLOCKSIZE_BMSK                                              0x1fff0
#define HWIO_SDC2_MCI_DATA_CTL_BLOCKSIZE_SHFT                                                  0x4
#define HWIO_SDC2_MCI_DATA_CTL_DM_ENABLE_BMSK                                                  0x8
#define HWIO_SDC2_MCI_DATA_CTL_DM_ENABLE_SHFT                                                  0x3
#define HWIO_SDC2_MCI_DATA_CTL_MODE_BMSK                                                       0x4
#define HWIO_SDC2_MCI_DATA_CTL_MODE_SHFT                                                       0x2
#define HWIO_SDC2_MCI_DATA_CTL_DIRECTION_BMSK                                                  0x2
#define HWIO_SDC2_MCI_DATA_CTL_DIRECTION_SHFT                                                  0x1
#define HWIO_SDC2_MCI_DATA_CTL_ENABLE_BMSK                                                     0x1
#define HWIO_SDC2_MCI_DATA_CTL_ENABLE_SHFT                                                     0x0

#define HWIO_SDC2_MCI_DATA_COUNT_ADDR(x)                                                ((x) + 0x00000030)
#define HWIO_SDC2_MCI_DATA_COUNT_PHYS(x)                                                ((x) + 0x00000030)
#define HWIO_SDC2_MCI_DATA_COUNT_OFFS                                                   (0x00000030)
#define HWIO_SDC2_MCI_DATA_COUNT_RMSK                                                    0x1ffffff
#define HWIO_SDC2_MCI_DATA_COUNT_POR                                                    0x00000000
#define HWIO_SDC2_MCI_DATA_COUNT_ATTR                                                          0x1
#define HWIO_SDC2_MCI_DATA_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_COUNT_ADDR(x), HWIO_SDC2_MCI_DATA_COUNT_RMSK)
#define HWIO_SDC2_MCI_DATA_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DATA_COUNT_ADDR(x), m)
#define HWIO_SDC2_MCI_DATA_COUNT_DATACOUNT_BMSK                                          0x1ffffff
#define HWIO_SDC2_MCI_DATA_COUNT_DATACOUNT_SHFT                                                0x0

#define HWIO_SDC2_MCI_STATUS_ADDR(x)                                                    ((x) + 0x00000034)
#define HWIO_SDC2_MCI_STATUS_PHYS(x)                                                    ((x) + 0x00000034)
#define HWIO_SDC2_MCI_STATUS_OFFS                                                       (0x00000034)
#define HWIO_SDC2_MCI_STATUS_RMSK                                                       0xffffffff
#define HWIO_SDC2_MCI_STATUS_POR                                                        0x000c0000
#define HWIO_SDC2_MCI_STATUS_ATTR                                                              0x1
#define HWIO_SDC2_MCI_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_STATUS_ADDR(x), HWIO_SDC2_MCI_STATUS_RMSK)
#define HWIO_SDC2_MCI_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_STATUS_ADDR(x), m)
#define HWIO_SDC2_MCI_STATUS_STATUS2_INT_BMSK                                           0x80000000
#define HWIO_SDC2_MCI_STATUS_STATUS2_INT_SHFT                                                 0x1f
#define HWIO_SDC2_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                                    0x40000000
#define HWIO_SDC2_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                          0x1e
#define HWIO_SDC2_MCI_STATUS_BOOT_TIMEOUT_BMSK                                          0x20000000
#define HWIO_SDC2_MCI_STATUS_BOOT_TIMEOUT_SHFT                                                0x1d
#define HWIO_SDC2_MCI_STATUS_BOOT_ACK_ERR_BMSK                                          0x10000000
#define HWIO_SDC2_MCI_STATUS_BOOT_ACK_ERR_SHFT                                                0x1c
#define HWIO_SDC2_MCI_STATUS_BOOT_ACK_REC_BMSK                                           0x8000000
#define HWIO_SDC2_MCI_STATUS_BOOT_ACK_REC_SHFT                                                0x1b
#define HWIO_SDC2_MCI_STATUS_CCS_TIMEOUT_BMSK                                            0x4000000
#define HWIO_SDC2_MCI_STATUS_CCS_TIMEOUT_SHFT                                                 0x1a
#define HWIO_SDC2_MCI_STATUS_SDIO_INTR_OPER_BMSK                                         0x2000000
#define HWIO_SDC2_MCI_STATUS_SDIO_INTR_OPER_SHFT                                              0x19
#define HWIO_SDC2_MCI_STATUS_ATA_CMD_COMPL_BMSK                                          0x1000000
#define HWIO_SDC2_MCI_STATUS_ATA_CMD_COMPL_SHFT                                               0x18
#define HWIO_SDC2_MCI_STATUS_PROG_DONE_BMSK                                               0x800000
#define HWIO_SDC2_MCI_STATUS_PROG_DONE_SHFT                                                   0x17
#define HWIO_SDC2_MCI_STATUS_SDIO_INTR_BMSK                                               0x400000
#define HWIO_SDC2_MCI_STATUS_SDIO_INTR_SHFT                                                   0x16
#define HWIO_SDC2_MCI_STATUS_RXDATA_AVLBL_BMSK                                            0x200000
#define HWIO_SDC2_MCI_STATUS_RXDATA_AVLBL_SHFT                                                0x15
#define HWIO_SDC2_MCI_STATUS_TXDATA_AVLBL_BMSK                                            0x100000
#define HWIO_SDC2_MCI_STATUS_TXDATA_AVLBL_SHFT                                                0x14
#define HWIO_SDC2_MCI_STATUS_RXFIFO_EMPTY_BMSK                                             0x80000
#define HWIO_SDC2_MCI_STATUS_RXFIFO_EMPTY_SHFT                                                0x13
#define HWIO_SDC2_MCI_STATUS_TXFIFO_EMPTY_BMSK                                             0x40000
#define HWIO_SDC2_MCI_STATUS_TXFIFO_EMPTY_SHFT                                                0x12
#define HWIO_SDC2_MCI_STATUS_RXFIFO_FULL_BMSK                                              0x20000
#define HWIO_SDC2_MCI_STATUS_RXFIFO_FULL_SHFT                                                 0x11
#define HWIO_SDC2_MCI_STATUS_TXFIFO_FULL_BMSK                                              0x10000
#define HWIO_SDC2_MCI_STATUS_TXFIFO_FULL_SHFT                                                 0x10
#define HWIO_SDC2_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                          0x8000
#define HWIO_SDC2_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                             0xf
#define HWIO_SDC2_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                          0x4000
#define HWIO_SDC2_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                             0xe
#define HWIO_SDC2_MCI_STATUS_RXACTIVE_BMSK                                                  0x2000
#define HWIO_SDC2_MCI_STATUS_RXACTIVE_SHFT                                                     0xd
#define HWIO_SDC2_MCI_STATUS_TXACTIVE_BMSK                                                  0x1000
#define HWIO_SDC2_MCI_STATUS_TXACTIVE_SHFT                                                     0xc
#define HWIO_SDC2_MCI_STATUS_CMD_ACTIVE_BMSK                                                 0x800
#define HWIO_SDC2_MCI_STATUS_CMD_ACTIVE_SHFT                                                   0xb
#define HWIO_SDC2_MCI_STATUS_DATA_BLK_END_BMSK                                               0x400
#define HWIO_SDC2_MCI_STATUS_DATA_BLK_END_SHFT                                                 0xa
#define HWIO_SDC2_MCI_STATUS_START_BIT_ERR_BMSK                                              0x200
#define HWIO_SDC2_MCI_STATUS_START_BIT_ERR_SHFT                                                0x9
#define HWIO_SDC2_MCI_STATUS_DATAEND_BMSK                                                    0x100
#define HWIO_SDC2_MCI_STATUS_DATAEND_SHFT                                                      0x8
#define HWIO_SDC2_MCI_STATUS_CMD_SENT_BMSK                                                    0x80
#define HWIO_SDC2_MCI_STATUS_CMD_SENT_SHFT                                                     0x7
#define HWIO_SDC2_MCI_STATUS_CMD_RESPONSE_END_BMSK                                            0x40
#define HWIO_SDC2_MCI_STATUS_CMD_RESPONSE_END_SHFT                                             0x6
#define HWIO_SDC2_MCI_STATUS_RX_OVERRUN_BMSK                                                  0x20
#define HWIO_SDC2_MCI_STATUS_RX_OVERRUN_SHFT                                                   0x5
#define HWIO_SDC2_MCI_STATUS_TX_UNDERRUN_BMSK                                                 0x10
#define HWIO_SDC2_MCI_STATUS_TX_UNDERRUN_SHFT                                                  0x4
#define HWIO_SDC2_MCI_STATUS_DATA_TIMEOUT_BMSK                                                 0x8
#define HWIO_SDC2_MCI_STATUS_DATA_TIMEOUT_SHFT                                                 0x3
#define HWIO_SDC2_MCI_STATUS_CMD_TIMEOUT_BMSK                                                  0x4
#define HWIO_SDC2_MCI_STATUS_CMD_TIMEOUT_SHFT                                                  0x2
#define HWIO_SDC2_MCI_STATUS_DATA_CRC_FAIL_BMSK                                                0x2
#define HWIO_SDC2_MCI_STATUS_DATA_CRC_FAIL_SHFT                                                0x1
#define HWIO_SDC2_MCI_STATUS_CMD_CRC_FAIL_BMSK                                                 0x1
#define HWIO_SDC2_MCI_STATUS_CMD_CRC_FAIL_SHFT                                                 0x0

#define HWIO_SDC2_MCI_CLEAR_ADDR(x)                                                     ((x) + 0x00000038)
#define HWIO_SDC2_MCI_CLEAR_PHYS(x)                                                     ((x) + 0x00000038)
#define HWIO_SDC2_MCI_CLEAR_OFFS                                                        (0x00000038)
#define HWIO_SDC2_MCI_CLEAR_RMSK                                                        0x7dc007ff
#define HWIO_SDC2_MCI_CLEAR_POR                                                         0x00000000
#define HWIO_SDC2_MCI_CLEAR_ATTR                                                               0x2
#define HWIO_SDC2_MCI_CLEAR_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_CLEAR_ADDR(x),v)
#define HWIO_SDC2_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                                 0x40000000
#define HWIO_SDC2_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                                       0x1e
#define HWIO_SDC2_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                                       0x20000000
#define HWIO_SDC2_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                             0x1d
#define HWIO_SDC2_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                                       0x10000000
#define HWIO_SDC2_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                             0x1c
#define HWIO_SDC2_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                                        0x8000000
#define HWIO_SDC2_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                             0x1b
#define HWIO_SDC2_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                                         0x4000000
#define HWIO_SDC2_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                              0x1a
#define HWIO_SDC2_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                                       0x1000000
#define HWIO_SDC2_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                            0x18
#define HWIO_SDC2_MCI_CLEAR_PROG_DONE_CLR_BMSK                                            0x800000
#define HWIO_SDC2_MCI_CLEAR_PROG_DONE_CLR_SHFT                                                0x17
#define HWIO_SDC2_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                            0x400000
#define HWIO_SDC2_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                                0x16
#define HWIO_SDC2_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                            0x400
#define HWIO_SDC2_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                              0xa
#define HWIO_SDC2_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                           0x200
#define HWIO_SDC2_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                             0x9
#define HWIO_SDC2_MCI_CLEAR_DATA_END_CLR_BMSK                                                0x100
#define HWIO_SDC2_MCI_CLEAR_DATA_END_CLR_SHFT                                                  0x8
#define HWIO_SDC2_MCI_CLEAR_CMD_SENT_CLR_BMSK                                                 0x80
#define HWIO_SDC2_MCI_CLEAR_CMD_SENT_CLR_SHFT                                                  0x7
#define HWIO_SDC2_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                             0x40
#define HWIO_SDC2_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                              0x6
#define HWIO_SDC2_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                               0x20
#define HWIO_SDC2_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                                0x5
#define HWIO_SDC2_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                              0x10
#define HWIO_SDC2_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                               0x4
#define HWIO_SDC2_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                              0x8
#define HWIO_SDC2_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                              0x3
#define HWIO_SDC2_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                                0x4
#define HWIO_SDC2_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                                0x2
#define HWIO_SDC2_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                             0x2
#define HWIO_SDC2_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                             0x1
#define HWIO_SDC2_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                              0x1
#define HWIO_SDC2_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                              0x0

#define HWIO_SDC2_MCI_INT_MASKn_ADDR(base,n)                                            ((base) + 0x0000003c + 0x4 * (n))
#define HWIO_SDC2_MCI_INT_MASKn_PHYS(base,n)                                            ((base) + 0x0000003c + 0x4 * (n))
#define HWIO_SDC2_MCI_INT_MASKn_OFFS(base,n)                                            (0x0000003c + 0x4 * (n))
#define HWIO_SDC2_MCI_INT_MASKn_RMSK                                                    0xffffffff
#define HWIO_SDC2_MCI_INT_MASKn_MAXn                                                             1
#define HWIO_SDC2_MCI_INT_MASKn_POR                                                     0x00000000
#define HWIO_SDC2_MCI_INT_MASKn_ATTR                                                           0x3
#define HWIO_SDC2_MCI_INT_MASKn_INI(base,n)        \
        in_dword_masked(HWIO_SDC2_MCI_INT_MASKn_ADDR(base,n), HWIO_SDC2_MCI_INT_MASKn_RMSK)
#define HWIO_SDC2_MCI_INT_MASKn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC2_MCI_INT_MASKn_ADDR(base,n), mask)
#define HWIO_SDC2_MCI_INT_MASKn_OUTI(base,n,val)    \
        out_dword(HWIO_SDC2_MCI_INT_MASKn_ADDR(base,n),val)
#define HWIO_SDC2_MCI_INT_MASKn_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_MCI_INT_MASKn_ADDR(base,n),mask,val,HWIO_SDC2_MCI_INT_MASKn_INI(base,n))
#define HWIO_SDC2_MCI_INT_MASKn_MASK31_BMSK                                             0x80000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK31_SHFT                                                   0x1f
#define HWIO_SDC2_MCI_INT_MASKn_MASK30_BMSK                                             0x40000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK30_SHFT                                                   0x1e
#define HWIO_SDC2_MCI_INT_MASKn_MASK29_BMSK                                             0x20000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK29_SHFT                                                   0x1d
#define HWIO_SDC2_MCI_INT_MASKn_MASK28_BMSK                                             0x10000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK28_SHFT                                                   0x1c
#define HWIO_SDC2_MCI_INT_MASKn_MASK27_BMSK                                              0x8000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK27_SHFT                                                   0x1b
#define HWIO_SDC2_MCI_INT_MASKn_MASK26_BMSK                                              0x4000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK26_SHFT                                                   0x1a
#define HWIO_SDC2_MCI_INT_MASKn_MASK25_BMSK                                              0x2000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK25_SHFT                                                   0x19
#define HWIO_SDC2_MCI_INT_MASKn_MASK24_BMSK                                              0x1000000
#define HWIO_SDC2_MCI_INT_MASKn_MASK24_SHFT                                                   0x18
#define HWIO_SDC2_MCI_INT_MASKn_MASK23_BMSK                                               0x800000
#define HWIO_SDC2_MCI_INT_MASKn_MASK23_SHFT                                                   0x17
#define HWIO_SDC2_MCI_INT_MASKn_MASK22_BMSK                                               0x400000
#define HWIO_SDC2_MCI_INT_MASKn_MASK22_SHFT                                                   0x16
#define HWIO_SDC2_MCI_INT_MASKn_MASK21_BMSK                                               0x200000
#define HWIO_SDC2_MCI_INT_MASKn_MASK21_SHFT                                                   0x15
#define HWIO_SDC2_MCI_INT_MASKn_MASK20_BMSK                                               0x100000
#define HWIO_SDC2_MCI_INT_MASKn_MASK20_SHFT                                                   0x14
#define HWIO_SDC2_MCI_INT_MASKn_MASK19_BMSK                                                0x80000
#define HWIO_SDC2_MCI_INT_MASKn_MASK19_SHFT                                                   0x13
#define HWIO_SDC2_MCI_INT_MASKn_MASK18_BMSK                                                0x40000
#define HWIO_SDC2_MCI_INT_MASKn_MASK18_SHFT                                                   0x12
#define HWIO_SDC2_MCI_INT_MASKn_MASK17_BMSK                                                0x20000
#define HWIO_SDC2_MCI_INT_MASKn_MASK17_SHFT                                                   0x11
#define HWIO_SDC2_MCI_INT_MASKn_MASK16_BMSK                                                0x10000
#define HWIO_SDC2_MCI_INT_MASKn_MASK16_SHFT                                                   0x10
#define HWIO_SDC2_MCI_INT_MASKn_MASK15_BMSK                                                 0x8000
#define HWIO_SDC2_MCI_INT_MASKn_MASK15_SHFT                                                    0xf
#define HWIO_SDC2_MCI_INT_MASKn_MASK14_BMSK                                                 0x4000
#define HWIO_SDC2_MCI_INT_MASKn_MASK14_SHFT                                                    0xe
#define HWIO_SDC2_MCI_INT_MASKn_MASK13_BMSK                                                 0x2000
#define HWIO_SDC2_MCI_INT_MASKn_MASK13_SHFT                                                    0xd
#define HWIO_SDC2_MCI_INT_MASKn_MASK12_BMSK                                                 0x1000
#define HWIO_SDC2_MCI_INT_MASKn_MASK12_SHFT                                                    0xc
#define HWIO_SDC2_MCI_INT_MASKn_MASK11_BMSK                                                  0x800
#define HWIO_SDC2_MCI_INT_MASKn_MASK11_SHFT                                                    0xb
#define HWIO_SDC2_MCI_INT_MASKn_MASK10_BMSK                                                  0x400
#define HWIO_SDC2_MCI_INT_MASKn_MASK10_SHFT                                                    0xa
#define HWIO_SDC2_MCI_INT_MASKn_MASK9_BMSK                                                   0x200
#define HWIO_SDC2_MCI_INT_MASKn_MASK9_SHFT                                                     0x9
#define HWIO_SDC2_MCI_INT_MASKn_MASK8_BMSK                                                   0x100
#define HWIO_SDC2_MCI_INT_MASKn_MASK8_SHFT                                                     0x8
#define HWIO_SDC2_MCI_INT_MASKn_MASK7_BMSK                                                    0x80
#define HWIO_SDC2_MCI_INT_MASKn_MASK7_SHFT                                                     0x7
#define HWIO_SDC2_MCI_INT_MASKn_MASK6_BMSK                                                    0x40
#define HWIO_SDC2_MCI_INT_MASKn_MASK6_SHFT                                                     0x6
#define HWIO_SDC2_MCI_INT_MASKn_MASK5_BMSK                                                    0x20
#define HWIO_SDC2_MCI_INT_MASKn_MASK5_SHFT                                                     0x5
#define HWIO_SDC2_MCI_INT_MASKn_MASK4_BMSK                                                    0x10
#define HWIO_SDC2_MCI_INT_MASKn_MASK4_SHFT                                                     0x4
#define HWIO_SDC2_MCI_INT_MASKn_MASK3_BMSK                                                     0x8
#define HWIO_SDC2_MCI_INT_MASKn_MASK3_SHFT                                                     0x3
#define HWIO_SDC2_MCI_INT_MASKn_MASK2_BMSK                                                     0x4
#define HWIO_SDC2_MCI_INT_MASKn_MASK2_SHFT                                                     0x2
#define HWIO_SDC2_MCI_INT_MASKn_MASK1_BMSK                                                     0x2
#define HWIO_SDC2_MCI_INT_MASKn_MASK1_SHFT                                                     0x1
#define HWIO_SDC2_MCI_INT_MASKn_MASK0_BMSK                                                     0x1
#define HWIO_SDC2_MCI_INT_MASKn_MASK0_SHFT                                                     0x0

#define HWIO_SDC2_MCI_FIFO_COUNT_ADDR(x)                                                ((x) + 0x00000044)
#define HWIO_SDC2_MCI_FIFO_COUNT_PHYS(x)                                                ((x) + 0x00000044)
#define HWIO_SDC2_MCI_FIFO_COUNT_OFFS                                                   (0x00000044)
#define HWIO_SDC2_MCI_FIFO_COUNT_RMSK                                                     0xffffff
#define HWIO_SDC2_MCI_FIFO_COUNT_POR                                                    0x00000000
#define HWIO_SDC2_MCI_FIFO_COUNT_ATTR                                                          0x1
#define HWIO_SDC2_MCI_FIFO_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_FIFO_COUNT_ADDR(x), HWIO_SDC2_MCI_FIFO_COUNT_RMSK)
#define HWIO_SDC2_MCI_FIFO_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_FIFO_COUNT_ADDR(x), m)
#define HWIO_SDC2_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                          0xffffff
#define HWIO_SDC2_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                               0x0

#define HWIO_SDC2_MCI_BOOT_ADDR(x)                                                      ((x) + 0x00000048)
#define HWIO_SDC2_MCI_BOOT_PHYS(x)                                                      ((x) + 0x00000048)
#define HWIO_SDC2_MCI_BOOT_OFFS                                                         (0x00000048)
#define HWIO_SDC2_MCI_BOOT_RMSK                                                                0xf
#define HWIO_SDC2_MCI_BOOT_POR                                                          0x00000000
#define HWIO_SDC2_MCI_BOOT_ATTR                                                                0x3
#define HWIO_SDC2_MCI_BOOT_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_BOOT_ADDR(x), HWIO_SDC2_MCI_BOOT_RMSK)
#define HWIO_SDC2_MCI_BOOT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_BOOT_ADDR(x), m)
#define HWIO_SDC2_MCI_BOOT_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_BOOT_ADDR(x),v)
#define HWIO_SDC2_MCI_BOOT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_BOOT_ADDR(x),m,v,HWIO_SDC2_MCI_BOOT_IN(x))
#define HWIO_SDC2_MCI_BOOT_EARLY_ASSERT_CMD_LINE_BMSK                                          0x8
#define HWIO_SDC2_MCI_BOOT_EARLY_ASSERT_CMD_LINE_SHFT                                          0x3
#define HWIO_SDC2_MCI_BOOT_BOOT_ACK_EN_BMSK                                                    0x4
#define HWIO_SDC2_MCI_BOOT_BOOT_ACK_EN_SHFT                                                    0x2
#define HWIO_SDC2_MCI_BOOT_BOOT_EN_BMSK                                                        0x2
#define HWIO_SDC2_MCI_BOOT_BOOT_EN_SHFT                                                        0x1
#define HWIO_SDC2_MCI_BOOT_BOOT_MODE_BMSK                                                      0x1
#define HWIO_SDC2_MCI_BOOT_BOOT_MODE_SHFT                                                      0x0

#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_ADDR(x)                                            ((x) + 0x0000004c)
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_PHYS(x)                                            ((x) + 0x0000004c)
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_OFFS                                               (0x0000004c)
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_RMSK                                               0xffffffff
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_POR                                                0x00000000
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_ATTR                                                      0x3
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_BOOT_ACK_TIMER_ADDR(x), HWIO_SDC2_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_BOOT_ACK_TIMER_ADDR(x), m)
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_BOOT_ACK_TIMER_ADDR(x),v)
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_BOOT_ACK_TIMER_ADDR(x),m,v,HWIO_SDC2_MCI_BOOT_ACK_TIMER_IN(x))
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                                0xffffffff
#define HWIO_SDC2_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                                       0x0

#define HWIO_SDC2_MCI_VERSION_ADDR(x)                                                   ((x) + 0x00000050)
#define HWIO_SDC2_MCI_VERSION_PHYS(x)                                                   ((x) + 0x00000050)
#define HWIO_SDC2_MCI_VERSION_OFFS                                                      (0x00000050)
#define HWIO_SDC2_MCI_VERSION_RMSK                                                      0xffffffff
#define HWIO_SDC2_MCI_VERSION_POR                                                       0x00000000
#define HWIO_SDC2_MCI_VERSION_ATTR                                                             0x1
#define HWIO_SDC2_MCI_VERSION_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_VERSION_ADDR(x), HWIO_SDC2_MCI_VERSION_RMSK)
#define HWIO_SDC2_MCI_VERSION_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_VERSION_ADDR(x), m)
#define HWIO_SDC2_MCI_VERSION_MCI_VERSION_BMSK                                          0xffffffff
#define HWIO_SDC2_MCI_VERSION_MCI_VERSION_SHFT                                                 0x0

#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_ADDR(x)                                        ((x) + 0x00000054)
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_PHYS(x)                                        ((x) + 0x00000054)
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_OFFS                                           (0x00000054)
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_RMSK                                           0xf00000ff
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_POR                                            0x00000000
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_ATTR                                                  0x3
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_EMULATION_DLY_LINE_ADDR(x), HWIO_SDC2_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_EMULATION_DLY_LINE_ADDR(x), m)
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_EMULATION_DLY_LINE_ADDR(x),v)
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_EMULATION_DLY_LINE_ADDR(x),m,v,HWIO_SDC2_MCI_EMULATION_DLY_LINE_IN(x))
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                                  0x80000000
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                                        0x1f
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                                 0x40000000
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                                       0x1e
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                                0x20000000
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                                      0x1d
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                                 0x10000000
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                                       0x1c
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                                 0xff
#define HWIO_SDC2_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                                  0x0

#define HWIO_SDC2_MCI_CCS_TIMER_ADDR(x)                                                 ((x) + 0x00000058)
#define HWIO_SDC2_MCI_CCS_TIMER_PHYS(x)                                                 ((x) + 0x00000058)
#define HWIO_SDC2_MCI_CCS_TIMER_OFFS                                                    (0x00000058)
#define HWIO_SDC2_MCI_CCS_TIMER_RMSK                                                    0xffffffff
#define HWIO_SDC2_MCI_CCS_TIMER_POR                                                     0x00000000
#define HWIO_SDC2_MCI_CCS_TIMER_ATTR                                                           0x3
#define HWIO_SDC2_MCI_CCS_TIMER_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_CCS_TIMER_ADDR(x), HWIO_SDC2_MCI_CCS_TIMER_RMSK)
#define HWIO_SDC2_MCI_CCS_TIMER_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_CCS_TIMER_ADDR(x), m)
#define HWIO_SDC2_MCI_CCS_TIMER_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_CCS_TIMER_ADDR(x),v)
#define HWIO_SDC2_MCI_CCS_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_CCS_TIMER_ADDR(x),m,v,HWIO_SDC2_MCI_CCS_TIMER_IN(x))
#define HWIO_SDC2_MCI_CCS_TIMER_CCS_TIMER_BMSK                                          0xffffffff
#define HWIO_SDC2_MCI_CCS_TIMER_CCS_TIMER_SHFT                                                 0x0

#define HWIO_SDC2_MCI_RESPONSE_MASK_ADDR(x)                                             ((x) + 0x0000005c)
#define HWIO_SDC2_MCI_RESPONSE_MASK_PHYS(x)                                             ((x) + 0x0000005c)
#define HWIO_SDC2_MCI_RESPONSE_MASK_OFFS                                                (0x0000005c)
#define HWIO_SDC2_MCI_RESPONSE_MASK_RMSK                                                0xffffffff
#define HWIO_SDC2_MCI_RESPONSE_MASK_POR                                                 0x00000000
#define HWIO_SDC2_MCI_RESPONSE_MASK_ATTR                                                       0x3
#define HWIO_SDC2_MCI_RESPONSE_MASK_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_RESPONSE_MASK_ADDR(x), HWIO_SDC2_MCI_RESPONSE_MASK_RMSK)
#define HWIO_SDC2_MCI_RESPONSE_MASK_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_RESPONSE_MASK_ADDR(x), m)
#define HWIO_SDC2_MCI_RESPONSE_MASK_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_RESPONSE_MASK_ADDR(x),v)
#define HWIO_SDC2_MCI_RESPONSE_MASK_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_RESPONSE_MASK_ADDR(x),m,v,HWIO_SDC2_MCI_RESPONSE_MASK_IN(x))
#define HWIO_SDC2_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                                  0xffffffff
#define HWIO_SDC2_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                                         0x0

#define HWIO_SDC2_MCI_DLL_CONFIG_ADDR(x)                                                ((x) + 0x00000060)
#define HWIO_SDC2_MCI_DLL_CONFIG_PHYS(x)                                                ((x) + 0x00000060)
#define HWIO_SDC2_MCI_DLL_CONFIG_OFFS                                                   (0x00000060)
#define HWIO_SDC2_MCI_DLL_CONFIG_RMSK                                                   0xffffffff
#define HWIO_SDC2_MCI_DLL_CONFIG_POR                                                    0x60006400
#define HWIO_SDC2_MCI_DLL_CONFIG_ATTR                                                          0x3
#define HWIO_SDC2_MCI_DLL_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_CONFIG_ADDR(x), HWIO_SDC2_MCI_DLL_CONFIG_RMSK)
#define HWIO_SDC2_MCI_DLL_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_CONFIG_ADDR(x), m)
#define HWIO_SDC2_MCI_DLL_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DLL_CONFIG_ADDR(x),v)
#define HWIO_SDC2_MCI_DLL_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DLL_CONFIG_ADDR(x),m,v,HWIO_SDC2_MCI_DLL_CONFIG_IN(x))
#define HWIO_SDC2_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                     0x80000000
#define HWIO_SDC2_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                           0x1f
#define HWIO_SDC2_MCI_DLL_CONFIG_DLL_RST_BMSK                                           0x40000000
#define HWIO_SDC2_MCI_DLL_CONFIG_DLL_RST_SHFT                                                 0x1e
#define HWIO_SDC2_MCI_DLL_CONFIG_PDN_BMSK                                               0x20000000
#define HWIO_SDC2_MCI_DLL_CONFIG_PDN_SHFT                                                     0x1d
#define HWIO_SDC2_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                                       0x10000000
#define HWIO_SDC2_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                             0x1c
#define HWIO_SDC2_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                                         0x8000000
#define HWIO_SDC2_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                              0x1b
#define HWIO_SDC2_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                          0x7000000
#define HWIO_SDC2_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                               0x18
#define HWIO_SDC2_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                          0xf00000
#define HWIO_SDC2_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                              0x14
#define HWIO_SDC2_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                           0x80000
#define HWIO_SDC2_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                              0x13
#define HWIO_SDC2_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                            0x40000
#define HWIO_SDC2_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                               0x12
#define HWIO_SDC2_MCI_DLL_CONFIG_CDR_EN_BMSK                                               0x20000
#define HWIO_SDC2_MCI_DLL_CONFIG_CDR_EN_SHFT                                                  0x11
#define HWIO_SDC2_MCI_DLL_CONFIG_DLL_EN_BMSK                                               0x10000
#define HWIO_SDC2_MCI_DLL_CONFIG_DLL_EN_SHFT                                                  0x10
#define HWIO_SDC2_MCI_DLL_CONFIG_SDC4_CONFIG_BMSK                                      0xfff
#define HWIO_SDC2_MCI_DLL_CONFIG_SDC4_CONFIG_SHFT                                        0x0

#define HWIO_SDC2_MCI_DLL_TEST_CTL_ADDR(x)                                              ((x) + 0x00000064)
#define HWIO_SDC2_MCI_DLL_TEST_CTL_PHYS(x)                                              ((x) + 0x00000064)
#define HWIO_SDC2_MCI_DLL_TEST_CTL_OFFS                                                 (0x00000064)
#define HWIO_SDC2_MCI_DLL_TEST_CTL_RMSK                                                 0xffffffff
#define HWIO_SDC2_MCI_DLL_TEST_CTL_POR                                                  0x00000000
#define HWIO_SDC2_MCI_DLL_TEST_CTL_ATTR                                                        0x3
#define HWIO_SDC2_MCI_DLL_TEST_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_TEST_CTL_ADDR(x), HWIO_SDC2_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_SDC2_MCI_DLL_TEST_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_TEST_CTL_ADDR(x), m)
#define HWIO_SDC2_MCI_DLL_TEST_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DLL_TEST_CTL_ADDR(x),v)
#define HWIO_SDC2_MCI_DLL_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DLL_TEST_CTL_ADDR(x),m,v,HWIO_SDC2_MCI_DLL_TEST_CTL_IN(x))
#define HWIO_SDC2_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                                     0xffffffff
#define HWIO_SDC2_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                                         0x0

#define HWIO_SDC2_MCI_DLL_STATUS_ADDR(x)                                                ((x) + 0x00000068)
#define HWIO_SDC2_MCI_DLL_STATUS_PHYS(x)                                                ((x) + 0x00000068)
#define HWIO_SDC2_MCI_DLL_STATUS_OFFS                                                   (0x00000068)
#define HWIO_SDC2_MCI_DLL_STATUS_RMSK                                                       0x1ffd
#define HWIO_SDC2_MCI_DLL_STATUS_POR                                                    0x00000000
#define HWIO_SDC2_MCI_DLL_STATUS_ATTR                                                          0x1
#define HWIO_SDC2_MCI_DLL_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_STATUS_ADDR(x), HWIO_SDC2_MCI_DLL_STATUS_RMSK)
#define HWIO_SDC2_MCI_DLL_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_STATUS_ADDR(x), m)
#define HWIO_SDC2_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                                     0x1000
#define HWIO_SDC2_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                                        0xc
#define HWIO_SDC2_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                                       0x800
#define HWIO_SDC2_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                                         0xb
#define HWIO_SDC2_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                                0x600
#define HWIO_SDC2_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                                  0x9
#define HWIO_SDC2_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                                     0x100
#define HWIO_SDC2_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                                       0x8
#define HWIO_SDC2_MCI_DLL_STATUS_DLL_LOCK_BMSK                                                0x80
#define HWIO_SDC2_MCI_DLL_STATUS_DLL_LOCK_SHFT                                                 0x7
#define HWIO_SDC2_MCI_DLL_STATUS_CDR_PHASE_BMSK                                               0x78
#define HWIO_SDC2_MCI_DLL_STATUS_CDR_PHASE_SHFT                                                0x3
#define HWIO_SDC2_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                          0x4
#define HWIO_SDC2_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                          0x2
#define HWIO_SDC2_MCI_DLL_STATUS_DDR_DLL_LOCK_BMSK                                   0x1
#define HWIO_SDC2_MCI_DLL_STATUS_DDR_DLL_LOCK_SHFT                                   0x0

#define HWIO_SDC2_MCI_STATUS2_ADDR(x)                                                   ((x) + 0x0000006c)
#define HWIO_SDC2_MCI_STATUS2_PHYS(x)                                                   ((x) + 0x0000006c)
#define HWIO_SDC2_MCI_STATUS2_OFFS                                                      (0x0000006c)
#define HWIO_SDC2_MCI_STATUS2_RMSK                                                           0x1ff
#define HWIO_SDC2_MCI_STATUS2_POR                                                       0x00000000
#define HWIO_SDC2_MCI_STATUS2_ATTR                                                             0x1
#define HWIO_SDC2_MCI_STATUS2_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_STATUS2_ADDR(x), HWIO_SDC2_MCI_STATUS2_RMSK)
#define HWIO_SDC2_MCI_STATUS2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_STATUS2_ADDR(x), m)
#define HWIO_SDC2_MCI_STATUS2_BAM_AXI_MASTER_ERR_BMSK                                        0x100
#define HWIO_SDC2_MCI_STATUS2_BAM_AXI_MASTER_ERR_SHFT                                          0x8
#define HWIO_SDC2_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_BMSK                                      0x80
#define HWIO_SDC2_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_SHFT                                       0x7
#define HWIO_SDC2_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_BMSK                                     0x40
#define HWIO_SDC2_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_SHFT                                      0x6
#define HWIO_SDC2_MCI_STATUS2_DATA_AXI_MASTER_ERR_BMSK                                        0x20
#define HWIO_SDC2_MCI_STATUS2_DATA_AXI_MASTER_ERR_SHFT                                         0x5
#define HWIO_SDC2_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                                         0x10
#define HWIO_SDC2_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                          0x4
#define HWIO_SDC2_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                           0x8
#define HWIO_SDC2_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                           0x3
#define HWIO_SDC2_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                            0x4
#define HWIO_SDC2_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                            0x2
#define HWIO_SDC2_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                             0x2
#define HWIO_SDC2_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                             0x1
#define HWIO_SDC2_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                          0x1
#define HWIO_SDC2_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                          0x0

#define HWIO_SDC2_MCI_GENERICS_ADDR(x)                                                  ((x) + 0x00000070)
#define HWIO_SDC2_MCI_GENERICS_PHYS(x)                                                  ((x) + 0x00000070)
#define HWIO_SDC2_MCI_GENERICS_OFFS                                                     (0x00000070)
#define HWIO_SDC2_MCI_GENERICS_RMSK                                                     0x3fffffff
#define HWIO_SDC2_MCI_GENERICS_POR                                                      0x00000000
#define HWIO_SDC2_MCI_GENERICS_ATTR                                                            0x1
#define HWIO_SDC2_MCI_GENERICS_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_GENERICS_ADDR(x), HWIO_SDC2_MCI_GENERICS_RMSK)
#define HWIO_SDC2_MCI_GENERICS_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_GENERICS_ADDR(x), m)
#define HWIO_SDC2_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK                        0x20000000
#define HWIO_SDC2_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                              0x1d
#define HWIO_SDC2_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                                     0x10000000
#define HWIO_SDC2_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                           0x1c
#define HWIO_SDC2_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                                      0x8000000
#define HWIO_SDC2_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                           0x1b
#define HWIO_SDC2_MCI_GENERICS_SD_DATA_WIDTH_BMSK                                        0x7800000
#define HWIO_SDC2_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                             0x17
#define HWIO_SDC2_MCI_GENERICS_RAM_SIZE_BMSK                                              0x7ffc00
#define HWIO_SDC2_MCI_GENERICS_RAM_SIZE_SHFT                                                   0xa
#define HWIO_SDC2_MCI_GENERICS_USE_SPS_BMSK                                                  0x200
#define HWIO_SDC2_MCI_GENERICS_USE_SPS_SHFT                                                    0x9
#define HWIO_SDC2_MCI_GENERICS_NUM_OF_DEV_BMSK                                               0x1c0
#define HWIO_SDC2_MCI_GENERICS_NUM_OF_DEV_SHFT                                                 0x6
#define HWIO_SDC2_MCI_GENERICS_MAX_PIPES_BMSK                                                 0x3e
#define HWIO_SDC2_MCI_GENERICS_MAX_PIPES_SHFT                                                  0x1
#define HWIO_SDC2_MCI_GENERICS_USE_DLL_SDC4_BMSK                                               0x1
#define HWIO_SDC2_MCI_GENERICS_USE_DLL_SDC4_SHFT                                               0x0

#define HWIO_SDC2_MCI_FIFO_STATUS_ADDR(x)                                               ((x) + 0x00000074)
#define HWIO_SDC2_MCI_FIFO_STATUS_PHYS(x)                                               ((x) + 0x00000074)
#define HWIO_SDC2_MCI_FIFO_STATUS_OFFS                                                  (0x00000074)
#define HWIO_SDC2_MCI_FIFO_STATUS_RMSK                                                     0x7ffff
#define HWIO_SDC2_MCI_FIFO_STATUS_POR                                                   0x00007800
#define HWIO_SDC2_MCI_FIFO_STATUS_ATTR                                                         0x1
#define HWIO_SDC2_MCI_FIFO_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_FIFO_STATUS_ADDR(x), HWIO_SDC2_MCI_FIFO_STATUS_RMSK)
#define HWIO_SDC2_MCI_FIFO_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_FIFO_STATUS_ADDR(x), m)
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                                         0x40000
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                            0x12
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                                         0x20000
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                            0x11
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                                         0x10000
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                            0x10
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                           0x8000
#define HWIO_SDC2_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                              0xf
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                          0x4000
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                             0xe
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                          0x2000
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                             0xd
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                          0x1000
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                             0xc
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                            0x800
#define HWIO_SDC2_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                              0xb
#define HWIO_SDC2_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                                       0x7ff
#define HWIO_SDC2_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                                         0x0

#define HWIO_SDC2_MCI_HC_MODE_ADDR(x)                                                   ((x) + 0x00000078)
#define HWIO_SDC2_MCI_HC_MODE_PHYS(x)                                                   ((x) + 0x00000078)
#define HWIO_SDC2_MCI_HC_MODE_OFFS                                                      (0x00000078)
#define HWIO_SDC2_MCI_HC_MODE_RMSK                                                        0x7fffff
#define HWIO_SDC2_MCI_HC_MODE_POR                                                       0x00000000
#define HWIO_SDC2_MCI_HC_MODE_ATTR                                                             0x3
#define HWIO_SDC2_MCI_HC_MODE_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_HC_MODE_ADDR(x), HWIO_SDC2_MCI_HC_MODE_RMSK)
#define HWIO_SDC2_MCI_HC_MODE_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_HC_MODE_ADDR(x), m)
#define HWIO_SDC2_MCI_HC_MODE_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_HC_MODE_ADDR(x),v)
#define HWIO_SDC2_MCI_HC_MODE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_HC_MODE_ADDR(x),m,v,HWIO_SDC2_MCI_HC_MODE_IN(x))
#define HWIO_SDC2_MCI_HC_MODE_CLOCK_AFTER_CMDEND_DIS_BMSK                       0x400000
#define HWIO_SDC2_MCI_HC_MODE_CLOCK_AFTER_CMDEND_DIS_SHFT                           0x16
#define HWIO_SDC2_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_BMSK                                   0x200000
#define HWIO_SDC2_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_SHFT                                       0x15
#define HWIO_SDC2_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_BMSK                               0x100000
#define HWIO_SDC2_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_SHFT                                   0x14
#define HWIO_SDC2_MCI_HC_MODE_WRAP_ERROR_BMSK                                              0x80000
#define HWIO_SDC2_MCI_HC_MODE_WRAP_ERROR_SHFT                                                 0x13
#define HWIO_SDC2_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_BMSK                                 0x60000
#define HWIO_SDC2_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_SHFT                                    0x11
#define HWIO_SDC2_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_BMSK                                 0x10000
#define HWIO_SDC2_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_SHFT                                    0x10
#define HWIO_SDC2_MCI_HC_MODE_BAM_ERR_EN_BMSK                                               0x8000
#define HWIO_SDC2_MCI_HC_MODE_BAM_ERR_EN_SHFT                                                  0xf
#define HWIO_SDC2_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_BMSK                           0x4000
#define HWIO_SDC2_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_SHFT                              0xe
#define HWIO_SDC2_MCI_HC_MODE_FF_CLK_SW_RST_DIS_BMSK                                        0x2000
#define HWIO_SDC2_MCI_HC_MODE_FF_CLK_SW_RST_DIS_SHFT                                           0xd
#define HWIO_SDC2_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_BMSK                                   0x1000
#define HWIO_SDC2_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_SHFT                                      0xc
#define HWIO_SDC2_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_BMSK                                       0x800
#define HWIO_SDC2_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_SHFT                                         0xb
#define HWIO_SDC2_MCI_HC_MODE_ADMA_INT_DATA_BMSK                                             0x400
#define HWIO_SDC2_MCI_HC_MODE_ADMA_INT_DATA_SHFT                                               0xa
#define HWIO_SDC2_MCI_HC_MODE_BAM_CLK_EN_ACT_BMSK                                            0x200
#define HWIO_SDC2_MCI_HC_MODE_BAM_CLK_EN_ACT_SHFT                                              0x9
#define HWIO_SDC2_MCI_HC_MODE_ADMA_HPROT_DIS_BMSK                                            0x100
#define HWIO_SDC2_MCI_HC_MODE_ADMA_HPROT_DIS_SHFT                                              0x8
#define HWIO_SDC2_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_BMSK                                     0x80
#define HWIO_SDC2_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_SHFT                                      0x7
#define HWIO_SDC2_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_BMSK                                    0x40
#define HWIO_SDC2_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_SHFT                                     0x6
#define HWIO_SDC2_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_BMSK                                    0x20
#define HWIO_SDC2_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_SHFT                                     0x5
#define HWIO_SDC2_MCI_HC_MODE_IRQ_PCLK_DIS_BMSK                                               0x10
#define HWIO_SDC2_MCI_HC_MODE_IRQ_PCLK_DIS_SHFT                                                0x4
#define HWIO_SDC2_MCI_HC_MODE_SINGLE_NON32_ERROR_BMSK                                          0x8
#define HWIO_SDC2_MCI_HC_MODE_SINGLE_NON32_ERROR_SHFT                                          0x3
#define HWIO_SDC2_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                               0x4
#define HWIO_SDC2_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                               0x2
#define HWIO_SDC2_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                                        0x2
#define HWIO_SDC2_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                                        0x1
#define HWIO_SDC2_MCI_HC_MODE_HC_MODE_EN_BMSK                                                  0x1
#define HWIO_SDC2_MCI_HC_MODE_HC_MODE_EN_SHFT                                                  0x0

#define HWIO_SDC2_MCI_FIFOn_ADDR(base,n)                                                ((base) + 0x00000080 + 0x4 * (n))
#define HWIO_SDC2_MCI_FIFOn_PHYS(base,n)                                                ((base) + 0x00000080 + 0x4 * (n))
#define HWIO_SDC2_MCI_FIFOn_OFFS(base,n)                                                (0x00000080 + 0x4 * (n))
#define HWIO_SDC2_MCI_FIFOn_RMSK                                                        0xffffffff
#define HWIO_SDC2_MCI_FIFOn_MAXn                                                                15
#define HWIO_SDC2_MCI_FIFOn_POR                                                         0x00000000
#define HWIO_SDC2_MCI_FIFOn_ATTR                                                               0x3
#define HWIO_SDC2_MCI_FIFOn_INI(base,n)        \
        in_dword_masked(HWIO_SDC2_MCI_FIFOn_ADDR(base,n), HWIO_SDC2_MCI_FIFOn_RMSK)
#define HWIO_SDC2_MCI_FIFOn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC2_MCI_FIFOn_ADDR(base,n), mask)
#define HWIO_SDC2_MCI_FIFOn_OUTI(base,n,val)    \
        out_dword(HWIO_SDC2_MCI_FIFOn_ADDR(base,n),val)
#define HWIO_SDC2_MCI_FIFOn_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_MCI_FIFOn_ADDR(base,n),mask,val,HWIO_SDC2_MCI_FIFOn_INI(base,n))
#define HWIO_SDC2_MCI_FIFOn_DATA_BMSK                                                   0xffffffff
#define HWIO_SDC2_MCI_FIFOn_DATA_SHFT                                                          0x0

#define HWIO_SDC2_MCI_TESTBUS_CONFIG_ADDR(x)                                            ((x) + 0x000000cc)
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_PHYS(x)                                            ((x) + 0x000000cc)
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_OFFS                                               (0x000000cc)
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_RMSK                                                    0x7ff
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_POR                                                0x00000000
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_ATTR                                                      0x3
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_TESTBUS_CONFIG_ADDR(x), HWIO_SDC2_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_TESTBUS_CONFIG_ADDR(x), m)
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_TESTBUS_CONFIG_ADDR(x),v)
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_TESTBUS_CONFIG_ADDR(x),m,v,HWIO_SDC2_MCI_TESTBUS_CONFIG_IN(x))
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_BMSK                               0x400
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_SHFT                                 0xa
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                                       0x200
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                                         0x9
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                                       0x100
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                                         0x8
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                                        0xf0
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                                         0x4
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                          0x8
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                          0x3
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                                  0x0
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                                   0x1
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                          0x7
#define HWIO_SDC2_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                          0x0

#define HWIO_SDC2_MCI_TEST_CTL_ADDR(x)                                                  ((x) + 0x000000d0)
#define HWIO_SDC2_MCI_TEST_CTL_PHYS(x)                                                  ((x) + 0x000000d0)
#define HWIO_SDC2_MCI_TEST_CTL_OFFS                                                     (0x000000d0)
#define HWIO_SDC2_MCI_TEST_CTL_RMSK                                                            0x9
#define HWIO_SDC2_MCI_TEST_CTL_POR                                                      0x00000000
#define HWIO_SDC2_MCI_TEST_CTL_ATTR                                                            0x3
#define HWIO_SDC2_MCI_TEST_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_TEST_CTL_ADDR(x), HWIO_SDC2_MCI_TEST_CTL_RMSK)
#define HWIO_SDC2_MCI_TEST_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_TEST_CTL_ADDR(x), m)
#define HWIO_SDC2_MCI_TEST_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_TEST_CTL_ADDR(x),v)
#define HWIO_SDC2_MCI_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_TEST_CTL_ADDR(x),m,v,HWIO_SDC2_MCI_TEST_CTL_IN(x))
#define HWIO_SDC2_MCI_TEST_CTL_REGTEST_BMSK                                                    0x8
#define HWIO_SDC2_MCI_TEST_CTL_REGTEST_SHFT                                                    0x3
#define HWIO_SDC2_MCI_TEST_CTL_ITEN_BMSK                                                       0x1
#define HWIO_SDC2_MCI_TEST_CTL_ITEN_SHFT                                                       0x0

#define HWIO_SDC2_MCI_TEST_INPUT_ADDR(x)                                                ((x) + 0x000000d4)
#define HWIO_SDC2_MCI_TEST_INPUT_PHYS(x)                                                ((x) + 0x000000d4)
#define HWIO_SDC2_MCI_TEST_INPUT_OFFS                                                   (0x000000d4)
#define HWIO_SDC2_MCI_TEST_INPUT_RMSK                                                        0x3fe
#define HWIO_SDC2_MCI_TEST_INPUT_POR                                                    0x00000000
#define HWIO_SDC2_MCI_TEST_INPUT_ATTR                                                          0x1
#define HWIO_SDC2_MCI_TEST_INPUT_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_TEST_INPUT_ADDR(x), HWIO_SDC2_MCI_TEST_INPUT_RMSK)
#define HWIO_SDC2_MCI_TEST_INPUT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_TEST_INPUT_ADDR(x), m)
#define HWIO_SDC2_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                           0x3c0
#define HWIO_SDC2_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                             0x6
#define HWIO_SDC2_MCI_TEST_INPUT_MCICMDIN_BMSK                                                0x20
#define HWIO_SDC2_MCI_TEST_INPUT_MCICMDIN_SHFT                                                 0x5
#define HWIO_SDC2_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                            0x1e
#define HWIO_SDC2_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                             0x1

#define HWIO_SDC2_MCI_TEST_OUT_ADDR(x)                                                  ((x) + 0x000000d8)
#define HWIO_SDC2_MCI_TEST_OUT_PHYS(x)                                                  ((x) + 0x000000d8)
#define HWIO_SDC2_MCI_TEST_OUT_OFFS                                                     (0x000000d8)
#define HWIO_SDC2_MCI_TEST_OUT_RMSK                                                         0xf7c3
#define HWIO_SDC2_MCI_TEST_OUT_POR                                                      0x00000000
#define HWIO_SDC2_MCI_TEST_OUT_ATTR                                                            0x3
#define HWIO_SDC2_MCI_TEST_OUT_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_TEST_OUT_ADDR(x), HWIO_SDC2_MCI_TEST_OUT_RMSK)
#define HWIO_SDC2_MCI_TEST_OUT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_TEST_OUT_ADDR(x), m)
#define HWIO_SDC2_MCI_TEST_OUT_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_TEST_OUT_ADDR(x),v)
#define HWIO_SDC2_MCI_TEST_OUT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_TEST_OUT_ADDR(x),m,v,HWIO_SDC2_MCI_TEST_OUT_IN(x))
#define HWIO_SDC2_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                           0xf000
#define HWIO_SDC2_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                              0xc
#define HWIO_SDC2_MCI_TEST_OUT_MCICMDOUT_BMSK                                                0x400
#define HWIO_SDC2_MCI_TEST_OUT_MCICMDOUT_SHFT                                                  0xa
#define HWIO_SDC2_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                            0x3c0
#define HWIO_SDC2_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                              0x6
#define HWIO_SDC2_MCI_TEST_OUT_MCIINTR1_BMSK                                                   0x2
#define HWIO_SDC2_MCI_TEST_OUT_MCIINTR1_SHFT                                                   0x1
#define HWIO_SDC2_MCI_TEST_OUT_MCIINTR0_BMSK                                                   0x1
#define HWIO_SDC2_MCI_TEST_OUT_MCIINTR0_SHFT                                                   0x0

#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_ADDR(x)                                         ((x) + 0x000000dc)
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_PHYS(x)                                         ((x) + 0x000000dc)
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_OFFS                                            (0x000000dc)
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_RMSK                                                   0xf
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_POR                                             0x00000000
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_ATTR                                                   0x1
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_PWRCTL_STATUS_REG_ADDR(x), HWIO_SDC2_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_PWRCTL_STATUS_REG_ADDR(x), m)
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                         0x8
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                         0x3
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                          0x4
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                          0x2
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                            0x2
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                            0x1
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                           0x1
#define HWIO_SDC2_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                           0x0

#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_ADDR(x)                                           ((x) + 0x000000e0)
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_PHYS(x)                                           ((x) + 0x000000e0)
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_OFFS                                              (0x000000e0)
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_RMSK                                                     0xf
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_POR                                               0x00000000
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_ATTR                                                     0x3
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_PWRCTL_MASK_REG_ADDR(x), HWIO_SDC2_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_PWRCTL_MASK_REG_ADDR(x), m)
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_PWRCTL_MASK_REG_ADDR(x),v)
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_PWRCTL_MASK_REG_ADDR(x),m,v,HWIO_SDC2_MCI_PWRCTL_MASK_REG_IN(x))
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                              0x2
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                              0x1
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_SDC2_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_ADDR(x)                                          ((x) + 0x000000e4)
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_PHYS(x)                                          ((x) + 0x000000e4)
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_OFFS                                             (0x000000e4)
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_RMSK                                                    0xf
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_POR                                              0x00000000
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_ATTR                                                    0x2
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_ADDR(x),v)
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                          0x8
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                          0x3
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                           0x4
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                           0x2
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                             0x2
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                             0x1
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                            0x1
#define HWIO_SDC2_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                            0x0

#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_ADDR(x)                                            ((x) + 0x000000e8)
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_PHYS(x)                                            ((x) + 0x000000e8)
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_OFFS                                               (0x000000e8)
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_RMSK                                                    0x3ff
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_POR                                                0x00000000
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_ATTR                                                      0x3
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_PWRCTL_CTL_REG_ADDR(x), HWIO_SDC2_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_PWRCTL_CTL_REG_ADDR(x), m)
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_PWRCTL_CTL_REG_ADDR(x),v)
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_PWRCTL_CTL_REG_ADDR(x),m,v,HWIO_SDC2_MCI_PWRCTL_CTL_REG_IN(x))
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                               0x200
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                                 0x9
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                            0x100
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                              0x8
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                                0xc0
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                                 0x6
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                               0x20
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                0x5
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                    0x10
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                     0x4
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                   0x8
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                   0x3
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                0x4
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                0x2
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                      0x2
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                      0x1
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                   0x1
#define HWIO_SDC2_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                   0x0

#define HWIO_SDC2_MCI_CLEAR2_ADDR(x)                                                    ((x) + 0x000000ec)
#define HWIO_SDC2_MCI_CLEAR2_PHYS(x)                                                    ((x) + 0x000000ec)
#define HWIO_SDC2_MCI_CLEAR2_OFFS                                                       (0x000000ec)
#define HWIO_SDC2_MCI_CLEAR2_RMSK                                                            0x1fe
#define HWIO_SDC2_MCI_CLEAR2_POR                                                        0x00000000
#define HWIO_SDC2_MCI_CLEAR2_ATTR                                                              0x2
#define HWIO_SDC2_MCI_CLEAR2_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_CLEAR2_ADDR(x),v)
#define HWIO_SDC2_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_BMSK                                     0x100
#define HWIO_SDC2_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_SHFT                                       0x8
#define HWIO_SDC2_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_BMSK                                   0x80
#define HWIO_SDC2_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_SHFT                                    0x7
#define HWIO_SDC2_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_BMSK                                  0x40
#define HWIO_SDC2_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_SHFT                                   0x6
#define HWIO_SDC2_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_BMSK                                     0x20
#define HWIO_SDC2_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_SHFT                                      0x5
#define HWIO_SDC2_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                                      0x10
#define HWIO_SDC2_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                                       0x4
#define HWIO_SDC2_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                                        0x8
#define HWIO_SDC2_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                                        0x3
#define HWIO_SDC2_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                                         0x4
#define HWIO_SDC2_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                                         0x2
#define HWIO_SDC2_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                          0x2
#define HWIO_SDC2_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                          0x1

#define HWIO_SDC2_MCI_INT_MASKINT2_n_ADDR(base,n)                                       ((base) + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC2_MCI_INT_MASKINT2_n_PHYS(base,n)                                       ((base) + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC2_MCI_INT_MASKINT2_n_OFFS(base,n)                                       (0x000000f0 + 0x4 * (n))
#define HWIO_SDC2_MCI_INT_MASKINT2_n_RMSK                                                    0x1fe
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MAXn                                                        1
#define HWIO_SDC2_MCI_INT_MASKINT2_n_POR                                                0x00000000
#define HWIO_SDC2_MCI_INT_MASKINT2_n_ATTR                                                      0x3
#define HWIO_SDC2_MCI_INT_MASKINT2_n_INI(base,n)        \
        in_dword_masked(HWIO_SDC2_MCI_INT_MASKINT2_n_ADDR(base,n), HWIO_SDC2_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_SDC2_MCI_INT_MASKINT2_n_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC2_MCI_INT_MASKINT2_n_ADDR(base,n), mask)
#define HWIO_SDC2_MCI_INT_MASKINT2_n_OUTI(base,n,val)    \
        out_dword(HWIO_SDC2_MCI_INT_MASKINT2_n_ADDR(base,n),val)
#define HWIO_SDC2_MCI_INT_MASKINT2_n_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_MCI_INT_MASKINT2_n_ADDR(base,n),mask,val,HWIO_SDC2_MCI_INT_MASKINT2_n_INI(base,n))
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK8_BMSK                                              0x100
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK8_SHFT                                                0x8
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK7_BMSK                                               0x80
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK7_SHFT                                                0x7
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK6_BMSK                                               0x40
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK6_SHFT                                                0x6
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK5_BMSK                                               0x20
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK5_SHFT                                                0x5
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK4_BMSK                                               0x10
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK4_SHFT                                                0x4
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK3_BMSK                                                0x8
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK3_SHFT                                                0x3
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK2_BMSK                                                0x4
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK2_SHFT                                                0x2
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK1_BMSK                                                0x2
#define HWIO_SDC2_MCI_INT_MASKINT2_n_MASK1_SHFT                                                0x1

#define HWIO_SDC2_CHAR_CFG_ADDR(x)                                                      ((x) + 0x000000fc)
#define HWIO_SDC2_CHAR_CFG_PHYS(x)                                                      ((x) + 0x000000fc)
#define HWIO_SDC2_CHAR_CFG_OFFS                                                         (0x000000fc)
#define HWIO_SDC2_CHAR_CFG_RMSK                                                             0xff11
#define HWIO_SDC2_CHAR_CFG_POR                                                          0x00000000
#define HWIO_SDC2_CHAR_CFG_ATTR                                                                0x3
#define HWIO_SDC2_CHAR_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CHAR_CFG_ADDR(x), HWIO_SDC2_CHAR_CFG_RMSK)
#define HWIO_SDC2_CHAR_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CHAR_CFG_ADDR(x), m)
#define HWIO_SDC2_CHAR_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CHAR_CFG_ADDR(x),v)
#define HWIO_SDC2_CHAR_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CHAR_CFG_ADDR(x),m,v,HWIO_SDC2_CHAR_CFG_IN(x))
#define HWIO_SDC2_CHAR_CFG_CHAR_MODE_BMSK                                                   0xf000
#define HWIO_SDC2_CHAR_CFG_CHAR_MODE_SHFT                                                      0xc
#define HWIO_SDC2_CHAR_CFG_CHAR_STATUS_BMSK                                                  0xf00
#define HWIO_SDC2_CHAR_CFG_CHAR_STATUS_SHFT                                                    0x8
#define HWIO_SDC2_CHAR_CFG_DIRECTION_BMSK                                                     0x10
#define HWIO_SDC2_CHAR_CFG_DIRECTION_SHFT                                                      0x4
#define HWIO_SDC2_CHAR_CFG_ENABLE_BMSK                                                         0x1
#define HWIO_SDC2_CHAR_CFG_ENABLE_SHFT                                                         0x0

#define HWIO_SDC2_CHAR_CMD_ADDR(x)                                                      ((x) + 0x00000100)
#define HWIO_SDC2_CHAR_CMD_PHYS(x)                                                      ((x) + 0x00000100)
#define HWIO_SDC2_CHAR_CMD_OFFS                                                         (0x00000100)
#define HWIO_SDC2_CHAR_CMD_RMSK                                                             0xffff
#define HWIO_SDC2_CHAR_CMD_POR                                                          0x00000000
#define HWIO_SDC2_CHAR_CMD_ATTR                                                                0x3
#define HWIO_SDC2_CHAR_CMD_IN(x)      \
        in_dword_masked(HWIO_SDC2_CHAR_CMD_ADDR(x), HWIO_SDC2_CHAR_CMD_RMSK)
#define HWIO_SDC2_CHAR_CMD_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CHAR_CMD_ADDR(x), m)
#define HWIO_SDC2_CHAR_CMD_OUT(x, v)      \
        out_dword(HWIO_SDC2_CHAR_CMD_ADDR(x),v)
#define HWIO_SDC2_CHAR_CMD_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CHAR_CMD_ADDR(x),m,v,HWIO_SDC2_CHAR_CMD_IN(x))
#define HWIO_SDC2_CHAR_CMD_CMDIN_ACTUAL_BMSK                                                0xff00
#define HWIO_SDC2_CHAR_CMD_CMDIN_ACTUAL_SHFT                                                   0x8
#define HWIO_SDC2_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                           0xff
#define HWIO_SDC2_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                            0x0

#define HWIO_SDC2_CHAR_DATA_n_ADDR(base,n)                                              ((base) + 0x00000104 + 0x4 * (n))
#define HWIO_SDC2_CHAR_DATA_n_PHYS(base,n)                                              ((base) + 0x00000104 + 0x4 * (n))
#define HWIO_SDC2_CHAR_DATA_n_OFFS(base,n)                                              (0x00000104 + 0x4 * (n))
#define HWIO_SDC2_CHAR_DATA_n_RMSK                                                          0xffff
#define HWIO_SDC2_CHAR_DATA_n_MAXn                                                               7
#define HWIO_SDC2_CHAR_DATA_n_POR                                                       0x00000000
#define HWIO_SDC2_CHAR_DATA_n_ATTR                                                             0x3
#define HWIO_SDC2_CHAR_DATA_n_INI(base,n)        \
        in_dword_masked(HWIO_SDC2_CHAR_DATA_n_ADDR(base,n), HWIO_SDC2_CHAR_DATA_n_RMSK)
#define HWIO_SDC2_CHAR_DATA_n_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC2_CHAR_DATA_n_ADDR(base,n), mask)
#define HWIO_SDC2_CHAR_DATA_n_OUTI(base,n,val)    \
        out_dword(HWIO_SDC2_CHAR_DATA_n_ADDR(base,n),val)
#define HWIO_SDC2_CHAR_DATA_n_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_CHAR_DATA_n_ADDR(base,n),mask,val,HWIO_SDC2_CHAR_DATA_n_INI(base,n))
#define HWIO_SDC2_CHAR_DATA_n_DIN_ACTUAL_BMSK                                               0xff00
#define HWIO_SDC2_CHAR_DATA_n_DIN_ACTUAL_SHFT                                                  0x8
#define HWIO_SDC2_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                          0xff
#define HWIO_SDC2_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                           0x0

#define HWIO_SDC2_DEBUG_REG_ADDR(x)                                                     ((x) + 0x00000124)
#define HWIO_SDC2_DEBUG_REG_PHYS(x)                                                     ((x) + 0x00000124)
#define HWIO_SDC2_DEBUG_REG_OFFS                                                        (0x00000124)
#define HWIO_SDC2_DEBUG_REG_RMSK                                                        0xffffffff
#define HWIO_SDC2_DEBUG_REG_POR                                                         0x00000000
#define HWIO_SDC2_DEBUG_REG_ATTR                                                               0x1
#define HWIO_SDC2_DEBUG_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_DEBUG_REG_ADDR(x), HWIO_SDC2_DEBUG_REG_RMSK)
#define HWIO_SDC2_DEBUG_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_DEBUG_REG_ADDR(x), m)
#define HWIO_SDC2_DEBUG_REG_TEST_BUS_BMSK                                               0xffffffff
#define HWIO_SDC2_DEBUG_REG_TEST_BUS_SHFT                                                      0x0

#define HWIO_SDC2_IP_CATALOG_ADDR(x)                                                    ((x) + 0x00000128)
#define HWIO_SDC2_IP_CATALOG_PHYS(x)                                                    ((x) + 0x00000128)
#define HWIO_SDC2_IP_CATALOG_OFFS                                                       (0x00000128)
#define HWIO_SDC2_IP_CATALOG_RMSK                                                       0xffffffff
#define HWIO_SDC2_IP_CATALOG_POR                                                        0x30040000
#define HWIO_SDC2_IP_CATALOG_ATTR                                                              0x1
#define HWIO_SDC2_IP_CATALOG_IN(x)      \
        in_dword_masked(HWIO_SDC2_IP_CATALOG_ADDR(x), HWIO_SDC2_IP_CATALOG_RMSK)
#define HWIO_SDC2_IP_CATALOG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_IP_CATALOG_ADDR(x), m)
#define HWIO_SDC2_IP_CATALOG_MAJOR_BMSK                                                 0xf0000000
#define HWIO_SDC2_IP_CATALOG_MAJOR_SHFT                                                       0x1c
#define HWIO_SDC2_IP_CATALOG_MINOR_BMSK                                                  0xfff0000
#define HWIO_SDC2_IP_CATALOG_MINOR_SHFT                                                       0x10
#define HWIO_SDC2_IP_CATALOG_STEP_BMSK                                                      0xffff
#define HWIO_SDC2_IP_CATALOG_STEP_SHFT                                                         0x0

#define HWIO_SDC2_QSB_VALUES_ADDR(x)                                                    ((x) + 0x0000012c)
#define HWIO_SDC2_QSB_VALUES_PHYS(x)                                                    ((x) + 0x0000012c)
#define HWIO_SDC2_QSB_VALUES_OFFS                                                       (0x0000012c)
#define HWIO_SDC2_QSB_VALUES_RMSK                                                           0xffff
#define HWIO_SDC2_QSB_VALUES_POR                                                        0x00007991
#define HWIO_SDC2_QSB_VALUES_ATTR                                                              0x1
#define HWIO_SDC2_QSB_VALUES_IN(x)      \
        in_dword_masked(HWIO_SDC2_QSB_VALUES_ADDR(x), HWIO_SDC2_QSB_VALUES_RMSK)
#define HWIO_SDC2_QSB_VALUES_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_QSB_VALUES_ADDR(x), m)
#define HWIO_SDC2_QSB_VALUES_NON_BUF_BAM_BLOCK_END_BMSK                                     0x8000
#define HWIO_SDC2_QSB_VALUES_NON_BUF_BAM_BLOCK_END_SHFT                                        0xf
#define HWIO_SDC2_QSB_VALUES_NOALLOCATE_VALUE_BMSK                                          0x4000
#define HWIO_SDC2_QSB_VALUES_NOALLOCATE_VALUE_SHFT                                             0xe
#define HWIO_SDC2_QSB_VALUES_NOALLOCATE_VALUE_EN_BMSK                                       0x2000
#define HWIO_SDC2_QSB_VALUES_NOALLOCATE_VALUE_EN_SHFT                                          0xd
#define HWIO_SDC2_QSB_VALUES_HPROT_VALUE_EN_BMSK                                            0x1000
#define HWIO_SDC2_QSB_VALUES_HPROT_VALUE_EN_SHFT                                               0xc
#define HWIO_SDC2_QSB_VALUES_HPROT_FOR_RDATA_BMSK                                            0xf00
#define HWIO_SDC2_QSB_VALUES_HPROT_FOR_RDATA_SHFT                                              0x8
#define HWIO_SDC2_QSB_VALUES_HPROT_FOR_WDATA_BMSK                                             0xf0
#define HWIO_SDC2_QSB_VALUES_HPROT_FOR_WDATA_SHFT                                              0x4
#define HWIO_SDC2_QSB_VALUES_HPROT_FOR_LAST_WDATA_BMSK                                         0xf
#define HWIO_SDC2_QSB_VALUES_HPROT_FOR_LAST_WDATA_SHFT                                         0x0

#define HWIO_SDC2_QSB_AXI_VALUES_ADDR(x)                                                ((x) + 0x00000130)
#define HWIO_SDC2_QSB_AXI_VALUES_PHYS(x)                                                ((x) + 0x00000130)
#define HWIO_SDC2_QSB_AXI_VALUES_OFFS                                                   (0x00000130)
#define HWIO_SDC2_QSB_AXI_VALUES_RMSK                                                   0x3fffffff
#define HWIO_SDC2_QSB_AXI_VALUES_POR                                                    0x3e2218a8
#define HWIO_SDC2_QSB_AXI_VALUES_ATTR                                                          0x3
#define HWIO_SDC2_QSB_AXI_VALUES_IN(x)      \
        in_dword_masked(HWIO_SDC2_QSB_AXI_VALUES_ADDR(x), HWIO_SDC2_QSB_AXI_VALUES_RMSK)
#define HWIO_SDC2_QSB_AXI_VALUES_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_QSB_AXI_VALUES_ADDR(x), m)
#define HWIO_SDC2_QSB_AXI_VALUES_OUT(x, v)      \
        out_dword(HWIO_SDC2_QSB_AXI_VALUES_ADDR(x),v)
#define HWIO_SDC2_QSB_AXI_VALUES_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_QSB_AXI_VALUES_ADDR(x),m,v,HWIO_SDC2_QSB_AXI_VALUES_IN(x))
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_ABURST_BMSK                                    0x20000000
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_ABURST_SHFT                                          0x1d
#define HWIO_SDC2_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_BMSK                              0x1c000000
#define HWIO_SDC2_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_SHFT                                    0x1a
#define HWIO_SDC2_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_BMSK                              0x2000000
#define HWIO_SDC2_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_SHFT                                   0x19
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_BMSK                                 0x1000000
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_SHFT                                      0x18
#define HWIO_SDC2_QSB_AXI_VALUES_ONE_MID_SUPPORT_BMSK                                     0x800000
#define HWIO_SDC2_QSB_AXI_VALUES_ONE_MID_SUPPORT_SHFT                                         0x17
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_BMSK                                0x700000
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_SHFT                                    0x14
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_REQ_BMSK                                       0x80000
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_REQ_SHFT                                          0x13
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_ACK_BMSK                                       0x40000
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_ACK_SHFT                                          0x12
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_M_IDLE_BMSK                                         0x20000
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_M_IDLE_SHFT                                            0x11
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_BMSK                                 0x10000
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_SHFT                                    0x10
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_BMSK                                     0x8000
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_SHFT                                        0xf
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_BMSK                                      0x4000
#define HWIO_SDC2_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_SHFT                                         0xe
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_BMSK                               0x2000
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_SHFT                                  0xd
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_BMSK                                     0x1000
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_SHFT                                        0xc
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_PROTNS_BMSK                                         0x800
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_PROTNS_SHFT                                           0xb
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_BMSK                                    0x600
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_SHFT                                      0x9
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_BMSK                                        0x1c0
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_SHFT                                          0x6
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_BMSK                                      0x20
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_SHFT                                       0x5
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_BMSK                                     0x10
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_SHFT                                      0x4
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_SHARED_BMSK                                           0x8
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_SHARED_SHFT                                           0x3
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_OOOWR_BMSK                                            0x4
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_OOOWR_SHFT                                            0x2
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_OOORD_BMSK                                            0x2
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_OOORD_SHFT                                            0x1
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_AFULL_BMSK                                            0x1
#define HWIO_SDC2_QSB_AXI_VALUES_QSB_AXI_AFULL_SHFT                                            0x0

#define HWIO_SDC2_AXI_DATA_ERR_DBUG_ADDR(x)                                             ((x) + 0x00000134)
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_PHYS(x)                                             ((x) + 0x00000134)
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_OFFS                                                (0x00000134)
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_RMSK                                                0xffffffff
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_POR                                                 0x00000000
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_ATTR                                                       0x1
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_IN(x)      \
        in_dword_masked(HWIO_SDC2_AXI_DATA_ERR_DBUG_ADDR(x), HWIO_SDC2_AXI_DATA_ERR_DBUG_RMSK)
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_AXI_DATA_ERR_DBUG_ADDR(x), m)
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_RESP_ERR_WR_BMSK                                    0x80000000
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_RESP_ERR_WR_SHFT                                          0x1f
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_RESP_ERR_TID_BMSK                                   0x70000000
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_RESP_ERR_TID_SHFT                                         0x1c
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_BMSK                                 0xfffe000
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_SHFT                                       0xd
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_BMSK                                     0x1fff
#define HWIO_SDC2_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_SHFT                                        0x0

#define HWIO_SDC2_T4_DLY_CTRL_ADDR(x)                                                   ((x) + 0x00000138)
#define HWIO_SDC2_T4_DLY_CTRL_PHYS(x)                                                   ((x) + 0x00000138)
#define HWIO_SDC2_T4_DLY_CTRL_OFFS                                                      (0x00000138)
#define HWIO_SDC2_T4_DLY_CTRL_RMSK                                                          0xffff
#define HWIO_SDC2_T4_DLY_CTRL_POR                                                       0x0000382b
#define HWIO_SDC2_T4_DLY_CTRL_ATTR                                                             0x3
#define HWIO_SDC2_T4_DLY_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC2_T4_DLY_CTRL_ADDR(x), HWIO_SDC2_T4_DLY_CTRL_RMSK)
#define HWIO_SDC2_T4_DLY_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_T4_DLY_CTRL_ADDR(x), m)
#define HWIO_SDC2_T4_DLY_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC2_T4_DLY_CTRL_ADDR(x),v)
#define HWIO_SDC2_T4_DLY_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_T4_DLY_CTRL_ADDR(x),m,v,HWIO_SDC2_T4_DLY_CTRL_IN(x))
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                                         0xc000
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                            0xe
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                                      0x2000
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                                         0xd
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                                       0x1800
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                          0xb
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                          0x400
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                            0xa
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                          0x200
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                            0x9
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                                       0x100
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                                         0x8
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                                         0xff
#define HWIO_SDC2_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                          0x0

#define HWIO_SDC2_T4_DLY_STAT_ADDR(x)                                                   ((x) + 0x0000013c)
#define HWIO_SDC2_T4_DLY_STAT_PHYS(x)                                                   ((x) + 0x0000013c)
#define HWIO_SDC2_T4_DLY_STAT_OFFS                                                      (0x0000013c)
#define HWIO_SDC2_T4_DLY_STAT_RMSK                                                          0xffff
#define HWIO_SDC2_T4_DLY_STAT_POR                                                       0x00000000
#define HWIO_SDC2_T4_DLY_STAT_ATTR                                                             0x1
#define HWIO_SDC2_T4_DLY_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC2_T4_DLY_STAT_ADDR(x), HWIO_SDC2_T4_DLY_STAT_RMSK)
#define HWIO_SDC2_T4_DLY_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_T4_DLY_STAT_ADDR(x), m)
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                                         0xc000
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                            0xe
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                           0x2000
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                              0xd
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                                 0x1fc0
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                                    0x6
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                                   0x30
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                                    0x4
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                           0xf
#define HWIO_SDC2_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                           0x0

#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_ADDR(x)                                             ((x) + 0x00000140)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_PHYS(x)                                             ((x) + 0x00000140)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OFFS                                                (0x00000140)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_RMSK                                                 0x3ff37ff
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_POR                                                 0x00000000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_ATTR                                                       0x3
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CTLR_CFG0_ADDR(x), HWIO_SDC2_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CTLR_CFG0_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_CTLR_CFG0_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_CTLR_CFG0_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_CTLR_CFG0_IN(x))
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                                 0x2000000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                                      0x19
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                                0x1000000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                                     0x18
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                          0xf00000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                              0x14
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                                  0x80000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                                     0x13
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                                        0x40000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                           0x12
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                                    0x20000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                                       0x11
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                                0x10000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                                   0x10
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                                        0x3000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                           0xc
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                           0x7ff
#define HWIO_SDC2_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                             0x0

#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_ADDR(x)                                             ((x) + 0x00000144)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_PHYS(x)                                             ((x) + 0x00000144)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OFFS                                                (0x00000144)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_RMSK                                                 0x7f77777
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_POR                                                 0x00000000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_ATTR                                                       0x3
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CTLR_CFG1_ADDR(x), HWIO_SDC2_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CTLR_CFG1_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_CTLR_CFG1_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_CTLR_CFG1_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_CTLR_CFG1_IN(x))
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                                 0x7000000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                                      0x18
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                                    0xf00000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                                        0x14
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                                    0x70000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                                       0x10
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                                     0x7000
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                                        0xc
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                                       0x700
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                                         0x8
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                                        0x70
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                                         0x4
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                                      0x7
#define HWIO_SDC2_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                                      0x0

#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_ADDR(x)                                        ((x) + 0x00000148)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_PHYS(x)                                        ((x) + 0x00000148)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_OFFS                                           (0x00000148)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_RMSK                                            0x1f1ffff
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_POR                                            0x00000000
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_ATTR                                                  0x3
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_IN(x))
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                          0x1000000
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                               0x18
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                           0xf00000
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                               0x14
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                                    0x10000
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                                       0x10
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                                     0xffff
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                                        0x0

#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_ADDR(x)                                        ((x) + 0x0000014c)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_PHYS(x)                                        ((x) + 0x0000014c)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_OFFS                                           (0x0000014c)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_RMSK                                               0x13ff
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_POR                                            0x00000000
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_ATTR                                                  0x3
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_IN(x))
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                                  0x1000
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                                     0xc
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                                   0x3ff
#define HWIO_SDC2_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                                     0x0

#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_ADDR(x)                                          ((x) + 0x00000150)
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_PHYS(x)                                          ((x) + 0x00000150)
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_OFFS                                             (0x00000150)
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_RMSK                                             0xffff3f3f
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_POR                                              0x00000000
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_ATTR                                                    0x3
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                                        0xffff0000
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                              0x10
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                                  0x3f00
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                                     0x8
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                                    0x3f
#define HWIO_SDC2_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                                     0x0

#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_ADDR(x)                                        ((x) + 0x00000154)
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_PHYS(x)                                        ((x) + 0x00000154)
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_OFFS                                           (0x00000154)
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_RMSK                                               0x1f3f
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_POR                                            0x00000000
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_ATTR                                                  0x3
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                             0x1f00
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                                0x8
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                                  0x3f
#define HWIO_SDC2_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                                   0x0

#define HWIO_SDC2_CSR_CDC_RSVD_CFG_ADDR(x)                                              ((x) + 0x00000158)
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_PHYS(x)                                              ((x) + 0x00000158)
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_OFFS                                                 (0x00000158)
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_RMSK                                                     0xffff
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_POR                                                  0x00000000
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_ATTR                                                        0x3
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_RSVD_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_RSVD_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_RSVD_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_RSVD_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_RSVD_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                          0xffff
#define HWIO_SDC2_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                             0x0

#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_ADDR(x)                                            ((x) + 0x0000015c)
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_PHYS(x)                                            ((x) + 0x0000015c)
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_OFFS                                               (0x0000015c)
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_RMSK                                                 0x19f1bf
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_POR                                                0x00000000
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_ATTR                                                      0x3
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_OFFSET_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_OFFSET_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_OFFSET_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_OFFSET_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_OFFSET_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                             0x100000
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                                 0x14
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                              0x80000
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                                 0x13
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                                   0x1f000
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                                       0xc
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                                   0x100
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                                     0x8
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                                    0x80
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                                     0x7
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                                         0x3f
#define HWIO_SDC2_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                          0x0

#define HWIO_SDC2_CSR_CDC_DELAY_CFG_ADDR(x)                                             ((x) + 0x00000160)
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_PHYS(x)                                             ((x) + 0x00000160)
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_OFFS                                                (0x00000160)
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_RMSK                                                0x1fff0fff
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_POR                                                 0x00000000
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_ATTR                                                       0x3
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_DELAY_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_DELAY_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_DELAY_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_DELAY_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_DELAY_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                               0x10000000
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                                     0x1c
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                                    0xfff0000
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                                         0x10
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                           0xfff
#define HWIO_SDC2_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                             0x0

#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_ADDR(x)                                           ((x) + 0x00000164)
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_PHYS(x)                                           ((x) + 0x00000164)
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_OFFS                                              (0x00000164)
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_RMSK                                                     0xf
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_POR                                               0x00000000
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_ATTR                                                     0x3
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_SW_MODE_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_SW_MODE_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_SW_MODE_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_SW_MODE_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_SW_MODE_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                                         0x8
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                                         0x3
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                                         0x4
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                                         0x2
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                           0x2
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                           0x1
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                             0x1
#define HWIO_SDC2_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                             0x0

#define HWIO_SDC2_CSR_CDC_TEST_CFG_ADDR(x)                                              ((x) + 0x00000168)
#define HWIO_SDC2_CSR_CDC_TEST_CFG_PHYS(x)                                              ((x) + 0x00000168)
#define HWIO_SDC2_CSR_CDC_TEST_CFG_OFFS                                                 (0x00000168)
#define HWIO_SDC2_CSR_CDC_TEST_CFG_RMSK                                                        0xf
#define HWIO_SDC2_CSR_CDC_TEST_CFG_POR                                                  0x00000000
#define HWIO_SDC2_CSR_CDC_TEST_CFG_ATTR                                                        0x3
#define HWIO_SDC2_CSR_CDC_TEST_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_TEST_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_TEST_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_TEST_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_TEST_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_TEST_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_TEST_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_TEST_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_TEST_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                                       0x8
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                                       0x3
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                                        0x4
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                                        0x2
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                            0x2
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                            0x1
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                                        0x1
#define HWIO_SDC2_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                                        0x0

#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_ADDR(x)                                           ((x) + 0x0000016c)
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_PHYS(x)                                           ((x) + 0x0000016c)
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_OFFS                                              (0x0000016c)
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_RMSK                                                 0x10f0f
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_POR                                               0x00000000
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_ATTR                                                     0x3
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                                     0x10000
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                                        0x10
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                                0x800
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                                  0xb
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                                 0x400
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                                   0xa
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                                0x200
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                                  0x9
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                                 0x100
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                                   0x8
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                             0x8
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                             0x3
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                                 0x4
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                                 0x2
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                                 0x2
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                                 0x1
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                                         0x1
#define HWIO_SDC2_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                                         0x0

#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_ADDR(x)                                         ((x) + 0x00000170)
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_PHYS(x)                                         ((x) + 0x00000170)
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_OFFS                                            (0x00000170)
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_RMSK                                               0x3f7ff
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_POR                                             0x00000000
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_ATTR                                                   0x3
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                          0x20000
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                             0x11
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                          0x10000
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                             0x10
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                               0xf000
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                                  0xc
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                                 0x7ff
#define HWIO_SDC2_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                                   0x0

#define HWIO_SDC2_CSR_CDC_STATUS0_ADDR(x)                                               ((x) + 0x00000174)
#define HWIO_SDC2_CSR_CDC_STATUS0_PHYS(x)                                               ((x) + 0x00000174)
#define HWIO_SDC2_CSR_CDC_STATUS0_OFFS                                                  (0x00000174)
#define HWIO_SDC2_CSR_CDC_STATUS0_RMSK                                                   0x7ffffff
#define HWIO_SDC2_CSR_CDC_STATUS0_POR                                                   0x0000000c
#define HWIO_SDC2_CSR_CDC_STATUS0_ATTR                                                         0x1
#define HWIO_SDC2_CSR_CDC_STATUS0_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS0_ADDR(x), HWIO_SDC2_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC2_CSR_CDC_STATUS0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS0_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                                    0x7000000
#define HWIO_SDC2_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                                         0x18
#define HWIO_SDC2_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                                  0xff0000
#define HWIO_SDC2_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                                      0x10
#define HWIO_SDC2_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                            0xfff0
#define HWIO_SDC2_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                               0x4
#define HWIO_SDC2_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                             0x8
#define HWIO_SDC2_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                             0x3
#define HWIO_SDC2_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                            0x4
#define HWIO_SDC2_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                            0x2
#define HWIO_SDC2_CSR_CDC_STATUS0_OSC_DONE_BMSK                                                0x2
#define HWIO_SDC2_CSR_CDC_STATUS0_OSC_DONE_SHFT                                                0x1
#define HWIO_SDC2_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                                        0x1
#define HWIO_SDC2_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                                        0x0

#define HWIO_SDC2_CSR_CDC_STATUS1_ADDR(x)                                               ((x) + 0x00000178)
#define HWIO_SDC2_CSR_CDC_STATUS1_PHYS(x)                                               ((x) + 0x00000178)
#define HWIO_SDC2_CSR_CDC_STATUS1_OFFS                                                  (0x00000178)
#define HWIO_SDC2_CSR_CDC_STATUS1_RMSK                                                   0xfff0fff
#define HWIO_SDC2_CSR_CDC_STATUS1_POR                                                   0x00000000
#define HWIO_SDC2_CSR_CDC_STATUS1_ATTR                                                         0x1
#define HWIO_SDC2_CSR_CDC_STATUS1_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS1_ADDR(x), HWIO_SDC2_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC2_CSR_CDC_STATUS1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS1_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                                  0xfff0000
#define HWIO_SDC2_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                                       0x10
#define HWIO_SDC2_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                                       0xfff
#define HWIO_SDC2_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                                         0x0

#define HWIO_SDC2_CSR_CDC_STATUS2_ADDR(x)                                               ((x) + 0x0000017c)
#define HWIO_SDC2_CSR_CDC_STATUS2_PHYS(x)                                               ((x) + 0x0000017c)
#define HWIO_SDC2_CSR_CDC_STATUS2_OFFS                                                  (0x0000017c)
#define HWIO_SDC2_CSR_CDC_STATUS2_RMSK                                                  0x1f3f1f3f
#define HWIO_SDC2_CSR_CDC_STATUS2_POR                                                   0x10331033
#define HWIO_SDC2_CSR_CDC_STATUS2_ATTR                                                         0x1
#define HWIO_SDC2_CSR_CDC_STATUS2_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS2_ADDR(x), HWIO_SDC2_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC2_CSR_CDC_STATUS2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS2_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                                     0x1f000000
#define HWIO_SDC2_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                           0x18
#define HWIO_SDC2_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                                      0x3f0000
#define HWIO_SDC2_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                          0x10
#define HWIO_SDC2_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                                         0x1f00
#define HWIO_SDC2_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                            0x8
#define HWIO_SDC2_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                          0x3f
#define HWIO_SDC2_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                           0x0

#define HWIO_SDC2_CSR_CDC_STATUS3_ADDR(x)                                               ((x) + 0x00000180)
#define HWIO_SDC2_CSR_CDC_STATUS3_PHYS(x)                                               ((x) + 0x00000180)
#define HWIO_SDC2_CSR_CDC_STATUS3_OFFS                                                  (0x00000180)
#define HWIO_SDC2_CSR_CDC_STATUS3_RMSK                                                  0xffffffff
#define HWIO_SDC2_CSR_CDC_STATUS3_POR                                                   0x00000000
#define HWIO_SDC2_CSR_CDC_STATUS3_ATTR                                                         0x1
#define HWIO_SDC2_CSR_CDC_STATUS3_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS3_ADDR(x), HWIO_SDC2_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC2_CSR_CDC_STATUS3_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS3_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                                  0xff000000
#define HWIO_SDC2_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                                        0x18
#define HWIO_SDC2_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                                        0xfff000
#define HWIO_SDC2_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                             0xc
#define HWIO_SDC2_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                                     0xfff
#define HWIO_SDC2_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                                       0x0

#define HWIO_SDC2_CSR_CDC_STATUS4_ADDR(x)                                               ((x) + 0x00000184)
#define HWIO_SDC2_CSR_CDC_STATUS4_PHYS(x)                                               ((x) + 0x00000184)
#define HWIO_SDC2_CSR_CDC_STATUS4_OFFS                                                  (0x00000184)
#define HWIO_SDC2_CSR_CDC_STATUS4_RMSK                                                        0xff
#define HWIO_SDC2_CSR_CDC_STATUS4_POR                                                   0x000000ff
#define HWIO_SDC2_CSR_CDC_STATUS4_ATTR                                                         0x1
#define HWIO_SDC2_CSR_CDC_STATUS4_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS4_ADDR(x), HWIO_SDC2_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC2_CSR_CDC_STATUS4_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_STATUS4_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                                     0xf0
#define HWIO_SDC2_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                                      0x4
#define HWIO_SDC2_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                                      0xf
#define HWIO_SDC2_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                                      0x0

#define HWIO_SDC2_CSR_CDC_GEN_CFG_ADDR(x)                                               ((x) + 0x00000188)
#define HWIO_SDC2_CSR_CDC_GEN_CFG_PHYS(x)                                               ((x) + 0x00000188)
#define HWIO_SDC2_CSR_CDC_GEN_CFG_OFFS                                                  (0x00000188)
#define HWIO_SDC2_CSR_CDC_GEN_CFG_RMSK                                                         0x7
#define HWIO_SDC2_CSR_CDC_GEN_CFG_POR                                                   0x00000000
#define HWIO_SDC2_CSR_CDC_GEN_CFG_ATTR                                                         0x3
#define HWIO_SDC2_CSR_CDC_GEN_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_GEN_CFG_ADDR(x), HWIO_SDC2_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC2_CSR_CDC_GEN_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CSR_CDC_GEN_CFG_ADDR(x), m)
#define HWIO_SDC2_CSR_CDC_GEN_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CSR_CDC_GEN_CFG_ADDR(x),v)
#define HWIO_SDC2_CSR_CDC_GEN_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CSR_CDC_GEN_CFG_ADDR(x),m,v,HWIO_SDC2_CSR_CDC_GEN_CFG_IN(x))
#define HWIO_SDC2_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                             0x4
#define HWIO_SDC2_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                             0x2
#define HWIO_SDC2_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                                        0x2
#define HWIO_SDC2_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                                        0x1
#define HWIO_SDC2_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                                   0x1
#define HWIO_SDC2_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                                   0x0

#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_ADDR(x)                                           ((x) + 0x0000018c)
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_PHYS(x)                                           ((x) + 0x0000018c)
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_OFFS                                              (0x0000018c)
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_RMSK                                               0x3ffffff
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_POR                                               0x00f08000
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_ATTR                                                     0x3
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_ADDR(x), HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_ADDR(x), m)
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_ADDR(x),v)
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_ADDR(x),m,v,HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_IN(x))
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK                        0x2000000
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                             0x19
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK                        0x1000000
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                             0x18
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK                      0xff0000
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                          0x10
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                               0xffff
#define HWIO_SDC2_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                                  0x0

#define HWIO_SDC2_DDR200_STAT_ADDR(x)                                                   ((x) + 0x00000190)
#define HWIO_SDC2_DDR200_STAT_PHYS(x)                                                   ((x) + 0x00000190)
#define HWIO_SDC2_DDR200_STAT_OFFS                                                      (0x00000190)
#define HWIO_SDC2_DDR200_STAT_RMSK                                                             0x1
#define HWIO_SDC2_DDR200_STAT_POR                                                       0x00000000
#define HWIO_SDC2_DDR200_STAT_ATTR                                                             0x1
#define HWIO_SDC2_DDR200_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC2_DDR200_STAT_ADDR(x), HWIO_SDC2_DDR200_STAT_RMSK)
#define HWIO_SDC2_DDR200_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_DDR200_STAT_ADDR(x), m)
#define HWIO_SDC2_DDR200_STAT_CDC_CAL_VALID_BMSK                                               0x1
#define HWIO_SDC2_DDR200_STAT_CDC_CAL_VALID_SHFT                                               0x0

#define HWIO_SDC2_DDR200_CFG_ADDR(x)                                                    ((x) + 0x00000194)
#define HWIO_SDC2_DDR200_CFG_PHYS(x)                                                    ((x) + 0x00000194)
#define HWIO_SDC2_DDR200_CFG_OFFS                                                       (0x00000194)
#define HWIO_SDC2_DDR200_CFG_RMSK                                                            0x7ff
#define HWIO_SDC2_DDR200_CFG_POR                                                        0x00000000
#define HWIO_SDC2_DDR200_CFG_ATTR                                                              0x3
#define HWIO_SDC2_DDR200_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_DDR200_CFG_ADDR(x), HWIO_SDC2_DDR200_CFG_RMSK)
#define HWIO_SDC2_DDR200_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_DDR200_CFG_ADDR(x), m)
#define HWIO_SDC2_DDR200_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_DDR200_CFG_ADDR(x),v)
#define HWIO_SDC2_DDR200_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_DDR200_CFG_ADDR(x),m,v,HWIO_SDC2_DDR200_CFG_IN(x))
#define HWIO_SDC2_DDR200_CFG_FF_CLK_DIS_BMSK                                                 0x400
#define HWIO_SDC2_DDR200_CFG_FF_CLK_DIS_SHFT                                                   0xa
#define HWIO_SDC2_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                            0x200
#define HWIO_SDC2_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                              0x9
#define HWIO_SDC2_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                            0x180
#define HWIO_SDC2_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                              0x7
#define HWIO_SDC2_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                           0x40
#define HWIO_SDC2_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                            0x6
#define HWIO_SDC2_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                                   0x20
#define HWIO_SDC2_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                                    0x5
#define HWIO_SDC2_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                                       0x10
#define HWIO_SDC2_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                                        0x4
#define HWIO_SDC2_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                          0x8
#define HWIO_SDC2_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                          0x3
#define HWIO_SDC2_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                               0x4
#define HWIO_SDC2_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                               0x2
#define HWIO_SDC2_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                                0x2
#define HWIO_SDC2_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                                0x1
#define HWIO_SDC2_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                               0x1
#define HWIO_SDC2_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                               0x0

#define HWIO_SDC2_TIME_COUNT_CTRL_ADDR(x)                                               ((x) + 0x00000198)
#define HWIO_SDC2_TIME_COUNT_CTRL_PHYS(x)                                               ((x) + 0x00000198)
#define HWIO_SDC2_TIME_COUNT_CTRL_OFFS                                                  (0x00000198)
#define HWIO_SDC2_TIME_COUNT_CTRL_RMSK                                                         0x3
#define HWIO_SDC2_TIME_COUNT_CTRL_POR                                                   0x00000000
#define HWIO_SDC2_TIME_COUNT_CTRL_ATTR                                                         0x3
#define HWIO_SDC2_TIME_COUNT_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC2_TIME_COUNT_CTRL_ADDR(x), HWIO_SDC2_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC2_TIME_COUNT_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_TIME_COUNT_CTRL_ADDR(x), m)
#define HWIO_SDC2_TIME_COUNT_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC2_TIME_COUNT_CTRL_ADDR(x),v)
#define HWIO_SDC2_TIME_COUNT_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_TIME_COUNT_CTRL_ADDR(x),m,v,HWIO_SDC2_TIME_COUNT_CTRL_IN(x))
#define HWIO_SDC2_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                              0x2
#define HWIO_SDC2_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                              0x1
#define HWIO_SDC2_TIME_COUNT_CTRL_ENABLE_BMSK                                                  0x1
#define HWIO_SDC2_TIME_COUNT_CTRL_ENABLE_SHFT                                                  0x0

#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_ADDR(x)                                          ((x) + 0x0000019c)
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_PHYS(x)                                          ((x) + 0x0000019c)
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_OFFS                                             (0x0000019c)
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_RMSK                                             0xffffffff
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_POR                                              0x00000000
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_ATTR                                                    0x1
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_FLOW_CTRL_TIME_COUNT_ADDR(x), HWIO_SDC2_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_FLOW_CTRL_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                              0xffffffff
#define HWIO_SDC2_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                                     0x0

#define HWIO_SDC2_BUSY_TIME_COUNT_ADDR(x)                                               ((x) + 0x000001a0)
#define HWIO_SDC2_BUSY_TIME_COUNT_PHYS(x)                                               ((x) + 0x000001a0)
#define HWIO_SDC2_BUSY_TIME_COUNT_OFFS                                                  (0x000001a0)
#define HWIO_SDC2_BUSY_TIME_COUNT_RMSK                                                  0xffffffff
#define HWIO_SDC2_BUSY_TIME_COUNT_POR                                                   0x00000000
#define HWIO_SDC2_BUSY_TIME_COUNT_ATTR                                                         0x1
#define HWIO_SDC2_BUSY_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_BUSY_TIME_COUNT_ADDR(x), HWIO_SDC2_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC2_BUSY_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_BUSY_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_BUSY_TIME_COUNT_BUSY_TIME_BMSK                                        0xffffffff
#define HWIO_SDC2_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                               0x0

#define HWIO_SDC2_DATA_TIME_COUNT_ADDR(x)                                               ((x) + 0x000001a4)
#define HWIO_SDC2_DATA_TIME_COUNT_PHYS(x)                                               ((x) + 0x000001a4)
#define HWIO_SDC2_DATA_TIME_COUNT_OFFS                                                  (0x000001a4)
#define HWIO_SDC2_DATA_TIME_COUNT_RMSK                                                  0xffffffff
#define HWIO_SDC2_DATA_TIME_COUNT_POR                                                   0x00000000
#define HWIO_SDC2_DATA_TIME_COUNT_ATTR                                                         0x1
#define HWIO_SDC2_DATA_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_DATA_TIME_COUNT_ADDR(x), HWIO_SDC2_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC2_DATA_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_DATA_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_DATA_TIME_COUNT_DATA_TIME_CNT_BMSK                                    0xffffffff
#define HWIO_SDC2_DATA_TIME_COUNT_DATA_TIME_CNT_SHFT                                           0x0

#define HWIO_SDC2_CMD_TIME_COUNT_ADDR(x)                                                ((x) + 0x000001a8)
#define HWIO_SDC2_CMD_TIME_COUNT_PHYS(x)                                                ((x) + 0x000001a8)
#define HWIO_SDC2_CMD_TIME_COUNT_OFFS                                                   (0x000001a8)
#define HWIO_SDC2_CMD_TIME_COUNT_RMSK                                                   0xffffffff
#define HWIO_SDC2_CMD_TIME_COUNT_POR                                                    0x00000000
#define HWIO_SDC2_CMD_TIME_COUNT_ATTR                                                          0x1
#define HWIO_SDC2_CMD_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_CMD_TIME_COUNT_ADDR(x), HWIO_SDC2_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC2_CMD_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_CMD_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_CMD_TIME_COUNT_CMD_TIME_BMSK                                          0xffffffff
#define HWIO_SDC2_CMD_TIME_COUNT_CMD_TIME_SHFT                                                 0x0

#define HWIO_SDC2_MCI_DLL_CONFIG_2_ADDR(x)                                              ((x) + 0x000001ac)
#define HWIO_SDC2_MCI_DLL_CONFIG_2_PHYS(x)                                              ((x) + 0x000001ac)
#define HWIO_SDC2_MCI_DLL_CONFIG_2_OFFS                                                 (0x000001ac)
#define HWIO_SDC2_MCI_DLL_CONFIG_2_RMSK                                                        0x2ffc0f
#define HWIO_SDC2_MCI_DLL_CONFIG_2_POR                                                  0x00000000
#define HWIO_SDC2_MCI_DLL_CONFIG_2_ATTR                                                        0x3
#define HWIO_SDC2_MCI_DLL_CONFIG_2_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_CONFIG_2_ADDR(x), HWIO_SDC2_MCI_DLL_CONFIG_2_RMSK)
#define HWIO_SDC2_MCI_DLL_CONFIG_2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DLL_CONFIG_2_ADDR(x), m)
#define HWIO_SDC2_MCI_DLL_CONFIG_2_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DLL_CONFIG_2_ADDR(x),v)
#define HWIO_SDC2_MCI_DLL_CONFIG_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DLL_CONFIG_2_ADDR(x),m,v,HWIO_SDC2_MCI_DLL_CONFIG_2_IN(x))
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DLL_CLOCK_DISABLE_BMSK                       0x200000
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DLL_CLOCK_DISABLE_SHFT                           0x15
#define HWIO_SDC2_MCI_DLL_CONFIG_2_LOW_FREQ_MODE_BMSK                            0x80000
#define HWIO_SDC2_MCI_DLL_CONFIG_2_LOW_FREQ_MODE_SHFT                               0x13
#define HWIO_SDC2_MCI_DLL_CONFIG_2_FLL_CYCLE_CNT_BMSK                            0x40000
#define HWIO_SDC2_MCI_DLL_CONFIG_2_FLL_CYCLE_CNT_SHFT                               0x12
#define HWIO_SDC2_MCI_DLL_CONFIG_2_MCLK_FREQ_CALC_BMSK                           0x3fc00
#define HWIO_SDC2_MCI_DLL_CONFIG_2_MCLK_FREQ_CALC_SHFT                               0xa
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                                   0xc
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                                   0x2
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                                    0x2
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                                    0x1
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                             0x1
#define HWIO_SDC2_MCI_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                             0x0

#define HWIO_SDC2_MCI_DDR_CONFIG_ADDR(x)                                                ((x) + 0x000001b0)
#define HWIO_SDC2_MCI_DDR_CONFIG_PHYS(x)                                                ((x) + 0x000001b0)
#define HWIO_SDC2_MCI_DDR_CONFIG_OFFS                                                   (0x000001b0)
#define HWIO_SDC2_MCI_DDR_CONFIG_RMSK                                                   0xffffffff
#define HWIO_SDC2_MCI_DDR_CONFIG_POR                                                    0x80040853
#define HWIO_SDC2_MCI_DDR_CONFIG_ATTR                                                          0x3
#define HWIO_SDC2_MCI_DDR_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC2_MCI_DDR_CONFIG_ADDR(x), HWIO_SDC2_MCI_DDR_CONFIG_RMSK)
#define HWIO_SDC2_MCI_DDR_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_MCI_DDR_CONFIG_ADDR(x), m)
#define HWIO_SDC2_MCI_DDR_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC2_MCI_DDR_CONFIG_ADDR(x),v)
#define HWIO_SDC2_MCI_DDR_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_MCI_DDR_CONFIG_ADDR(x),m,v,HWIO_SDC2_MCI_DDR_CONFIG_IN(x))
#define HWIO_SDC2_MCI_DDR_CONFIG_PRG_DLY_EN_BMSK                                        0x80000000
#define HWIO_SDC2_MCI_DDR_CONFIG_PRG_DLY_EN_SHFT                                              0x1f
#define HWIO_SDC2_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                               0x40000000
#define HWIO_SDC2_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                                     0x1e
#define HWIO_SDC2_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                             0x38000000
#define HWIO_SDC2_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                                   0x1b
#define HWIO_SDC2_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                                   0x7e00000
#define HWIO_SDC2_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                                        0x15
#define HWIO_SDC2_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                                0x1ff000
#define HWIO_SDC2_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                                     0xc
#define HWIO_SDC2_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                                        0xe00
#define HWIO_SDC2_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                          0x9
#define HWIO_SDC2_MCI_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                           0x1ff
#define HWIO_SDC2_MCI_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                             0x0

#define HWIO_SDC2_DML_SW_RESET_ADDR(x)                                           ((x) + 0x000001b4)
#define HWIO_SDC2_DML_SW_RESET_PHYS(x)                                           ((x) + 0x000001b4)
#define HWIO_SDC2_DML_SW_RESET_OFFS                                           (0x000001b4)
#define HWIO_SDC2_DML_SW_RESET_RMSK                                           0xffffffff
#define HWIO_SDC2_DML_SW_RESET_ATTR                                                  0x2
#define HWIO_SDC2_DML_SW_RESET_OUT(x,v)      \
        out_dword(HWIO_SDC2_DML_SW_RESET_ADDR(x),v)
#define HWIO_SDC2_DML_SW_RESET_DML_SW_RESET_WO_BMSK                           0xffffffff
#define HWIO_SDC2_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                  0x0

#define HWIO_SDC2_MCI_FIFO_ALTn_ADDR(base,n)                                            ((base) + 0x00000400 + 0x4 * (n))
#define HWIO_SDC2_MCI_FIFO_ALTn_PHYS(base,n)                                            ((base) + 0x00000400 + 0x4 * (n))
#define HWIO_SDC2_MCI_FIFO_ALTn_OFFS(base,n)                                            (0x00000400 + 0x4 * (n))
#define HWIO_SDC2_MCI_FIFO_ALTn_RMSK                                                    0xffffffff
#define HWIO_SDC2_MCI_FIFO_ALTn_MAXn                                                           255
#define HWIO_SDC2_MCI_FIFO_ALTn_POR                                                     0x00000000
#define HWIO_SDC2_MCI_FIFO_ALTn_ATTR                                                           0x3
#define HWIO_SDC2_MCI_FIFO_ALTn_INI(base,n)        \
        in_dword_masked(HWIO_SDC2_MCI_FIFO_ALTn_ADDR(base,n), HWIO_SDC2_MCI_FIFO_ALTn_RMSK)
#define HWIO_SDC2_MCI_FIFO_ALTn_INMI(base,n,mask)    \
        in_dword_masked(HWIO_SDC2_MCI_FIFO_ALTn_ADDR(base,n), mask)
#define HWIO_SDC2_MCI_FIFO_ALTn_OUTI(base,n,val)    \
        out_dword(HWIO_SDC2_MCI_FIFO_ALTn_ADDR(base,n),val)
#define HWIO_SDC2_MCI_FIFO_ALTn_OUTMI(base,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_MCI_FIFO_ALTn_ADDR(base,n),mask,val,HWIO_SDC2_MCI_FIFO_ALTn_INI(base,n))
#define HWIO_SDC2_MCI_FIFO_ALTn_DATA_BMSK                                               0xffffffff
#define HWIO_SDC2_MCI_FIFO_ALTn_DATA_SHFT                                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC2_SDCC5_HC
 *--------------------------------------------------------------------------*/

#define SDC2_SDCC5_HC_REG_BASE                                                                                    (SDC2_SDCC5_TOP_BASE      + 0x00024900)
#define SDC2_SDCC5_HC_REG_BASE_PHYS                                                                               (SDC2_SDCC5_TOP_BASE_PHYS + 0x00024900)
#define SDC2_SDCC5_HC_REG_BASE_OFFS                                                                               0x00024900

#define HWIO_SDC2_HC_REG_0_2_ADDR(x)                                                                              ((x) + 0x00000000)
#define HWIO_SDC2_HC_REG_0_2_PHYS(x)                                                                              ((x) + 0x00000000)
#define HWIO_SDC2_HC_REG_0_2_OFFS                                                                                 (0x00000000)
#define HWIO_SDC2_HC_REG_0_2_RMSK                                                                                 0xffffffff
#define HWIO_SDC2_HC_REG_0_2_POR                                                                                  0x00000000
#define HWIO_SDC2_HC_REG_0_2_ATTR                                                                                        0x3
#define HWIO_SDC2_HC_REG_0_2_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_0_2_ADDR(x), HWIO_SDC2_HC_REG_0_2_RMSK)
#define HWIO_SDC2_HC_REG_0_2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_0_2_ADDR(x), m)
#define HWIO_SDC2_HC_REG_0_2_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_0_2_ADDR(x),v)
#define HWIO_SDC2_HC_REG_0_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_0_2_ADDR(x),m,v,HWIO_SDC2_HC_REG_0_2_IN(x))
#define HWIO_SDC2_HC_REG_0_2_ARG_2_BMSK                                                                           0xffffffff
#define HWIO_SDC2_HC_REG_0_2_ARG_2_SHFT                                                                                  0x0

#define HWIO_SDC2_HC_REG_4_6_ADDR(x)                                                                              ((x) + 0x00000004)
#define HWIO_SDC2_HC_REG_4_6_PHYS(x)                                                                              ((x) + 0x00000004)
#define HWIO_SDC2_HC_REG_4_6_OFFS                                                                                 (0x00000004)
#define HWIO_SDC2_HC_REG_4_6_RMSK                                                                                 0xffff7fff
#define HWIO_SDC2_HC_REG_4_6_POR                                                                                  0x00000000
#define HWIO_SDC2_HC_REG_4_6_ATTR                                                                                        0x3
#define HWIO_SDC2_HC_REG_4_6_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_4_6_ADDR(x), HWIO_SDC2_HC_REG_4_6_RMSK)
#define HWIO_SDC2_HC_REG_4_6_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_4_6_ADDR(x), m)
#define HWIO_SDC2_HC_REG_4_6_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_4_6_ADDR(x),v)
#define HWIO_SDC2_HC_REG_4_6_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_4_6_ADDR(x),m,v,HWIO_SDC2_HC_REG_4_6_IN(x))
#define HWIO_SDC2_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                                           0xffff0000
#define HWIO_SDC2_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                                                 0x10
#define HWIO_SDC2_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                                               0x7000
#define HWIO_SDC2_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                                                  0xc
#define HWIO_SDC2_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                                                       0xfff
#define HWIO_SDC2_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                                         0x0

#define HWIO_SDC2_HC_REG_8_A_ADDR(x)                                                                              ((x) + 0x00000008)
#define HWIO_SDC2_HC_REG_8_A_PHYS(x)                                                                              ((x) + 0x00000008)
#define HWIO_SDC2_HC_REG_8_A_OFFS                                                                                 (0x00000008)
#define HWIO_SDC2_HC_REG_8_A_RMSK                                                                                 0xffffffff
#define HWIO_SDC2_HC_REG_8_A_POR                                                                                  0x00000000
#define HWIO_SDC2_HC_REG_8_A_ATTR                                                                                        0x3
#define HWIO_SDC2_HC_REG_8_A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_8_A_ADDR(x), HWIO_SDC2_HC_REG_8_A_RMSK)
#define HWIO_SDC2_HC_REG_8_A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_8_A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_8_A_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_8_A_ADDR(x),v)
#define HWIO_SDC2_HC_REG_8_A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_8_A_ADDR(x),m,v,HWIO_SDC2_HC_REG_8_A_IN(x))
#define HWIO_SDC2_HC_REG_8_A_CMD_ARG_1_BMSK                                                                       0xffffffff
#define HWIO_SDC2_HC_REG_8_A_CMD_ARG_1_SHFT                                                                              0x0

#define HWIO_SDC2_HC_REG_C_E_ADDR(x)                                                                              ((x) + 0x0000000c)
#define HWIO_SDC2_HC_REG_C_E_PHYS(x)                                                                              ((x) + 0x0000000c)
#define HWIO_SDC2_HC_REG_C_E_OFFS                                                                                 (0x0000000c)
#define HWIO_SDC2_HC_REG_C_E_RMSK                                                                                 0x3ffb003f
#define HWIO_SDC2_HC_REG_C_E_POR                                                                                  0x00000000
#define HWIO_SDC2_HC_REG_C_E_ATTR                                                                                        0x3
#define HWIO_SDC2_HC_REG_C_E_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_C_E_ADDR(x), HWIO_SDC2_HC_REG_C_E_RMSK)
#define HWIO_SDC2_HC_REG_C_E_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_C_E_ADDR(x), m)
#define HWIO_SDC2_HC_REG_C_E_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_C_E_ADDR(x),v)
#define HWIO_SDC2_HC_REG_C_E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_C_E_ADDR(x),m,v,HWIO_SDC2_HC_REG_C_E_IN(x))
#define HWIO_SDC2_HC_REG_C_E_CMD_INDX_BMSK                                                                        0x3f000000
#define HWIO_SDC2_HC_REG_C_E_CMD_INDX_SHFT                                                                              0x18
#define HWIO_SDC2_HC_REG_C_E_CMD_TYPE_BMSK                                                                          0xc00000
#define HWIO_SDC2_HC_REG_C_E_CMD_TYPE_SHFT                                                                              0x16
#define HWIO_SDC2_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                                              0x200000
#define HWIO_SDC2_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                                                  0x15
#define HWIO_SDC2_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                                                 0x100000
#define HWIO_SDC2_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                                                     0x14
#define HWIO_SDC2_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                                                   0x80000
#define HWIO_SDC2_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                                                      0x13
#define HWIO_SDC2_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                                                  0x30000
#define HWIO_SDC2_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                                                     0x10
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                                                       0x20
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                                        0x5
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                                         0x10
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                                          0x4
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                                                 0xc
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                                                 0x2
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                                                  0x2
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                                                  0x1
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                                                      0x1
#define HWIO_SDC2_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                                                      0x0

#define HWIO_SDC2_HC_REG_10_12_ADDR(x)                                                                            ((x) + 0x00000010)
#define HWIO_SDC2_HC_REG_10_12_PHYS(x)                                                                            ((x) + 0x00000010)
#define HWIO_SDC2_HC_REG_10_12_OFFS                                                                               (0x00000010)
#define HWIO_SDC2_HC_REG_10_12_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_10_12_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_10_12_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_10_12_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_10_12_ADDR(x), HWIO_SDC2_HC_REG_10_12_RMSK)
#define HWIO_SDC2_HC_REG_10_12_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_10_12_ADDR(x), m)
#define HWIO_SDC2_HC_REG_10_12_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC2_HC_REG_10_12_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC2_HC_REG_14_16_ADDR(x)                                                                            ((x) + 0x00000014)
#define HWIO_SDC2_HC_REG_14_16_PHYS(x)                                                                            ((x) + 0x00000014)
#define HWIO_SDC2_HC_REG_14_16_OFFS                                                                               (0x00000014)
#define HWIO_SDC2_HC_REG_14_16_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_14_16_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_14_16_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_14_16_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_14_16_ADDR(x), HWIO_SDC2_HC_REG_14_16_RMSK)
#define HWIO_SDC2_HC_REG_14_16_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_14_16_ADDR(x), m)
#define HWIO_SDC2_HC_REG_14_16_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC2_HC_REG_14_16_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC2_HC_REG_18_1A_ADDR(x)                                                                            ((x) + 0x00000018)
#define HWIO_SDC2_HC_REG_18_1A_PHYS(x)                                                                            ((x) + 0x00000018)
#define HWIO_SDC2_HC_REG_18_1A_OFFS                                                                               (0x00000018)
#define HWIO_SDC2_HC_REG_18_1A_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_18_1A_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_18_1A_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_18_1A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_18_1A_ADDR(x), HWIO_SDC2_HC_REG_18_1A_RMSK)
#define HWIO_SDC2_HC_REG_18_1A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_18_1A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_18_1A_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC2_HC_REG_18_1A_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC2_HC_REG_1C_1E_ADDR(x)                                                                            ((x) + 0x0000001c)
#define HWIO_SDC2_HC_REG_1C_1E_PHYS(x)                                                                            ((x) + 0x0000001c)
#define HWIO_SDC2_HC_REG_1C_1E_OFFS                                                                               (0x0000001c)
#define HWIO_SDC2_HC_REG_1C_1E_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_1C_1E_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_1C_1E_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_1C_1E_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_1C_1E_ADDR(x), HWIO_SDC2_HC_REG_1C_1E_RMSK)
#define HWIO_SDC2_HC_REG_1C_1E_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_1C_1E_ADDR(x), m)
#define HWIO_SDC2_HC_REG_1C_1E_CMD_RESP_BMSK                                                                      0xffffffff
#define HWIO_SDC2_HC_REG_1C_1E_CMD_RESP_SHFT                                                                             0x0

#define HWIO_SDC2_HC_REG_20_22_ADDR(x)                                                                            ((x) + 0x00000020)
#define HWIO_SDC2_HC_REG_20_22_PHYS(x)                                                                            ((x) + 0x00000020)
#define HWIO_SDC2_HC_REG_20_22_OFFS                                                                               (0x00000020)
#define HWIO_SDC2_HC_REG_20_22_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_20_22_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_20_22_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_20_22_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_20_22_ADDR(x), HWIO_SDC2_HC_REG_20_22_RMSK)
#define HWIO_SDC2_HC_REG_20_22_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_20_22_ADDR(x), m)
#define HWIO_SDC2_HC_REG_20_22_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_20_22_ADDR(x),v)
#define HWIO_SDC2_HC_REG_20_22_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_20_22_ADDR(x),m,v,HWIO_SDC2_HC_REG_20_22_IN(x))
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                                               0xff000000
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                                                     0x18
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                                                 0xff0000
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                                                     0x10
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                                                   0xff00
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                                                      0x8
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                                                     0xff
#define HWIO_SDC2_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                                                      0x0

#define HWIO_SDC2_HC_REG_24_26_ADDR(x)                                                                            ((x) + 0x00000024)
#define HWIO_SDC2_HC_REG_24_26_PHYS(x)                                                                            ((x) + 0x00000024)
#define HWIO_SDC2_HC_REG_24_26_OFFS                                                                               (0x00000024)
#define HWIO_SDC2_HC_REG_24_26_RMSK                                                                                0x3ff0f0f
#define HWIO_SDC2_HC_REG_24_26_POR                                                                                0x00080000
#define HWIO_SDC2_HC_REG_24_26_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_24_26_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_24_26_ADDR(x), HWIO_SDC2_HC_REG_24_26_RMSK)
#define HWIO_SDC2_HC_REG_24_26_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_24_26_ADDR(x), m)
#define HWIO_SDC2_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                                                     0x2000000
#define HWIO_SDC2_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                                          0x19
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                                            0x1000000
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                                                 0x18
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                                         0xf00000
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                                             0x14
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                                        0x80000
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                                           0x13
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                                              0x40000
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                                                 0x12
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                                                  0x20000
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                                                     0x11
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                                                      0x10000
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                                         0x10
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                                            0x800
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                                              0xb
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                                            0x400
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                                              0xa
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                                         0x200
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                                           0x9
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                                         0x100
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                                           0x8
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                                           0x8
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                                           0x3
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                                           0x4
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                                           0x2
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                                        0x2
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                                        0x1
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                                        0x1
#define HWIO_SDC2_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                                        0x0

#define HWIO_SDC2_HC_REG_28_2A_ADDR(x)                                                                            ((x) + 0x00000028)
#define HWIO_SDC2_HC_REG_28_2A_PHYS(x)                                                                            ((x) + 0x00000028)
#define HWIO_SDC2_HC_REG_28_2A_OFFS                                                                               (0x00000028)
#define HWIO_SDC2_HC_REG_28_2A_RMSK                                                                                0x70f0fff
#define HWIO_SDC2_HC_REG_28_2A_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_28_2A_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_28_2A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_28_2A_ADDR(x), HWIO_SDC2_HC_REG_28_2A_RMSK)
#define HWIO_SDC2_HC_REG_28_2A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_28_2A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_28_2A_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_28_2A_ADDR(x),v)
#define HWIO_SDC2_HC_REG_28_2A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_28_2A_ADDR(x),m,v,HWIO_SDC2_HC_REG_28_2A_IN(x))
#define HWIO_SDC2_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                                               0x4000000
#define HWIO_SDC2_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                                                    0x1a
#define HWIO_SDC2_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                                             0x2000000
#define HWIO_SDC2_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                                                  0x19
#define HWIO_SDC2_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                                                   0x1000000
#define HWIO_SDC2_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                                        0x18
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                                                  0x80000
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                                                     0x13
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                                              0x40000
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                                                 0x12
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                                         0x20000
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                                            0x11
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                                         0x10000
#define HWIO_SDC2_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                                            0x10
#define HWIO_SDC2_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                                         0xe00
#define HWIO_SDC2_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                                           0x9
#define HWIO_SDC2_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                                                 0x100
#define HWIO_SDC2_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                                                   0x8
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                                                     0x80
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                                                      0x7
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                                                     0x40
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                                                      0x6
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                                                  0x20
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                                                   0x5
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                                                    0x18
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                                                     0x3
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                                                       0x4
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                                                       0x2
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                                            0x2
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                                            0x1
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                                                     0x1
#define HWIO_SDC2_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                                                     0x0

#define HWIO_SDC2_HC_REG_2C_2E_ADDR(x)                                                                            ((x) + 0x0000002c)
#define HWIO_SDC2_HC_REG_2C_2E_PHYS(x)                                                                            ((x) + 0x0000002c)
#define HWIO_SDC2_HC_REG_2C_2E_OFFS                                                                               (0x0000002c)
#define HWIO_SDC2_HC_REG_2C_2E_RMSK                                                                                0x70fffe7
#define HWIO_SDC2_HC_REG_2C_2E_POR                                                                                0x00000001
#define HWIO_SDC2_HC_REG_2C_2E_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_2C_2E_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_2C_2E_ADDR(x), HWIO_SDC2_HC_REG_2C_2E_RMSK)
#define HWIO_SDC2_HC_REG_2C_2E_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_2C_2E_ADDR(x), m)
#define HWIO_SDC2_HC_REG_2C_2E_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_2C_2E_ADDR(x),v)
#define HWIO_SDC2_HC_REG_2C_2E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_2C_2E_ADDR(x),m,v,HWIO_SDC2_HC_REG_2C_2E_IN(x))
#define HWIO_SDC2_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                                                0x4000000
#define HWIO_SDC2_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                                                     0x1a
#define HWIO_SDC2_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                                                0x2000000
#define HWIO_SDC2_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                                                     0x19
#define HWIO_SDC2_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                                                 0x1000000
#define HWIO_SDC2_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                                                      0x18
#define HWIO_SDC2_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                                             0xf0000
#define HWIO_SDC2_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                                                0x10
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                                            0xff00
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                                               0x8
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                                          0xc0
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                                           0x6
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                                                     0x20
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                                                      0x5
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                                                     0x4
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                                                     0x2
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                                          0x2
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                                          0x1
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                                              0x1
#define HWIO_SDC2_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                                              0x0

#define HWIO_SDC2_HC_REG_30_32_ADDR(x)                                                                            ((x) + 0x00000030)
#define HWIO_SDC2_HC_REG_30_32_PHYS(x)                                                                            ((x) + 0x00000030)
#define HWIO_SDC2_HC_REG_30_32_OFFS                                                                               (0x00000030)
#define HWIO_SDC2_HC_REG_30_32_RMSK                                                                               0x87ffdfff
#define HWIO_SDC2_HC_REG_30_32_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_30_32_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_30_32_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_30_32_ADDR(x), HWIO_SDC2_HC_REG_30_32_RMSK)
#define HWIO_SDC2_HC_REG_30_32_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_30_32_ADDR(x), m)
#define HWIO_SDC2_HC_REG_30_32_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_30_32_ADDR(x),v)
#define HWIO_SDC2_HC_REG_30_32_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_30_32_ADDR(x),m,v,HWIO_SDC2_HC_REG_30_32_IN(x))
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_BMSK                                                   0x80000000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_SHFT                                                         0x1f
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                                         0x4000000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                                              0x1a
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                                           0x2000000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                                                0x19
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                                                       0x1000000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                                            0x18
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                                                   0x800000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                                                       0x17
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                                                    0x400000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                                        0x16
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                                        0x200000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                                            0x15
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                                                    0x100000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                                        0x14
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                                         0x80000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                                            0x13
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                                                      0x40000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                                         0x12
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                                          0x20000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                                             0x11
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                                                      0x10000
#define HWIO_SDC2_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                                         0x10
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                                            0x8000
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                                               0xf
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CMD_QUEUE_BMSK                                                0x4000
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CMD_QUEUE_SHFT                                                   0xe
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                                                     0x1000
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                                        0xc
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                                               0x800
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                                                 0xb
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                                               0x400
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                                                 0xa
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                                               0x200
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                                                 0x9
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                                            0x100
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                                              0x8
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                                         0x80
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                                          0x7
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                                                       0x40
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                                        0x6
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                                         0x20
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                                          0x5
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                                         0x10
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                                          0x4
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                                               0x8
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                                               0x3
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                                         0x4
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                                         0x2
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                                        0x2
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                                        0x1
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                                          0x1
#define HWIO_SDC2_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                                          0x0

#define HWIO_SDC2_HC_REG_34_36_ADDR(x)                                                                            ((x) + 0x00000034)
#define HWIO_SDC2_HC_REG_34_36_PHYS(x)                                                                            ((x) + 0x00000034)
#define HWIO_SDC2_HC_REG_34_36_OFFS                                                                               (0x00000034)
#define HWIO_SDC2_HC_REG_34_36_RMSK                                                                               0x87ff5fff
#define HWIO_SDC2_HC_REG_34_36_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_34_36_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_34_36_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_34_36_ADDR(x), HWIO_SDC2_HC_REG_34_36_RMSK)
#define HWIO_SDC2_HC_REG_34_36_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_34_36_ADDR(x), m)
#define HWIO_SDC2_HC_REG_34_36_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_34_36_ADDR(x),v)
#define HWIO_SDC2_HC_REG_34_36_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_34_36_ADDR(x),m,v,HWIO_SDC2_HC_REG_34_36_IN(x))
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                                            0x80000000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                                                  0x1f
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                                                      0x4000000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                                           0x1a
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                                        0x2000000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                                             0x19
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                                                    0x1000000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                                         0x18
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                                                0x800000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                                                    0x17
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                                                 0x400000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                                                     0x16
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                                                     0x200000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                                         0x15
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                                                     0x100000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                                         0x14
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                                                      0x80000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                                         0x13
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                                                   0x40000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                                                      0x12
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                                                       0x20000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                                          0x11
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                                                       0x10000
#define HWIO_SDC2_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                                          0x10
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_QUEUE_BMSK                                             0x4000
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_QUEUE_SHFT                                                0xe
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                                                  0x1000
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                                                     0xc
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                                            0x800
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                                              0xb
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                                            0x400
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                                              0xa
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                                            0x200
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                                              0x9
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                                         0x100
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                                           0x8
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                                                      0x80
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                                                       0x7
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                                                    0x40
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                                                     0x6
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                                                      0x20
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                                                       0x5
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                                                      0x10
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                                                       0x4
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                                            0x8
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                                            0x3
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                                                      0x4
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                                                      0x2
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                                                     0x2
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                                                     0x1
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                                                       0x1
#define HWIO_SDC2_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                                                       0x0

#define HWIO_SDC2_HC_REG_38_3A_ADDR(x)                                                                            ((x) + 0x00000038)
#define HWIO_SDC2_HC_REG_38_3A_PHYS(x)                                                                            ((x) + 0x00000038)
#define HWIO_SDC2_HC_REG_38_3A_OFFS                                                                               (0x00000038)
#define HWIO_SDC2_HC_REG_38_3A_RMSK                                                                               0x87ffdfff
#define HWIO_SDC2_HC_REG_38_3A_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_38_3A_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_38_3A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_38_3A_ADDR(x), HWIO_SDC2_HC_REG_38_3A_RMSK)
#define HWIO_SDC2_HC_REG_38_3A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_38_3A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_38_3A_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_38_3A_ADDR(x),v)
#define HWIO_SDC2_HC_REG_38_3A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_38_3A_ADDR(x),m,v,HWIO_SDC2_HC_REG_38_3A_IN(x))
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                                         0x80000000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                                               0x1f
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                                                   0x4000000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                                        0x1a
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                                                     0x2000000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                                          0x19
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                                                 0x1000000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                                                      0x18
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                                             0x800000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                                                 0x17
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                                              0x400000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                                                  0x16
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                                                  0x200000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                                                      0x15
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                                                  0x100000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                                                      0x14
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                                                   0x80000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                                                      0x13
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                                                0x40000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                                                   0x12
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                                                    0x20000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                                                       0x11
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                                                    0x10000
#define HWIO_SDC2_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                                                       0x10
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                                                      0x8000
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                                         0xf
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_QUEUE_BMSK                                          0x4000
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_QUEUE_SHFT                                             0xe
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                                               0x1000
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                                                  0xc
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                                         0x800
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                                           0xb
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                                         0x400
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                                           0xa
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                                         0x200
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                                           0x9
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                                                      0x100
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                                        0x8
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                                                   0x80
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                                                    0x7
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                                                 0x40
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                                                  0x6
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                                                   0x20
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                                                    0x5
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                                                   0x10
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                                                    0x4
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                                         0x8
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                                         0x3
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                                                   0x4
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                                                   0x2
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                                                  0x2
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                                                  0x1
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                                                    0x1
#define HWIO_SDC2_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                                                    0x0

#define HWIO_SDC2_HC_REG_3C_3E_ADDR(x)                                                                            ((x) + 0x0000003c)
#define HWIO_SDC2_HC_REG_3C_3E_PHYS(x)                                                                            ((x) + 0x0000003c)
#define HWIO_SDC2_HC_REG_3C_3E_OFFS                                                                               (0x0000003c)
#define HWIO_SDC2_HC_REG_3C_3E_RMSK                                                                               0xc0ff009f
#define HWIO_SDC2_HC_REG_3C_3E_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_3C_3E_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_3C_3E_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_3C_3E_ADDR(x), HWIO_SDC2_HC_REG_3C_3E_RMSK)
#define HWIO_SDC2_HC_REG_3C_3E_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_3C_3E_ADDR(x), m)
#define HWIO_SDC2_HC_REG_3C_3E_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_3C_3E_ADDR(x),v)
#define HWIO_SDC2_HC_REG_3C_3E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_3C_3E_ADDR(x),m,v,HWIO_SDC2_HC_REG_3C_3E_IN(x))
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                                                      0x80000000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                                            0x1f
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                                         0x40000000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                                               0x1e
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                                          0x800000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                                              0x17
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                                            0x400000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                                                0x16
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                                                    0x300000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                                        0x14
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                                        0x80000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                                           0x13
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                                            0x70000
#define HWIO_SDC2_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                                               0x10
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                                                   0x80
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                                                    0x7
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                                                   0x10
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                                                    0x4
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                                                 0x8
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                                                 0x3
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                                                     0x4
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                                                     0x2
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                                                     0x2
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                                                     0x1
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                                                  0x1
#define HWIO_SDC2_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                                                  0x0

#define HWIO_SDC2_HC_REG_40_42_ADDR(x)                                                                            ((x) + 0x00000040)
#define HWIO_SDC2_HC_REG_40_42_PHYS(x)                                                                            ((x) + 0x00000040)
#define HWIO_SDC2_HC_REG_40_42_OFFS                                                                               (0x00000040)
#define HWIO_SDC2_HC_REG_40_42_RMSK                                                                               0xf7efffbf
#define HWIO_SDC2_HC_REG_40_42_POR                                                                                0x3029c8b2
#define HWIO_SDC2_HC_REG_40_42_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_40_42_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_40_42_ADDR(x), HWIO_SDC2_HC_REG_40_42_RMSK)
#define HWIO_SDC2_HC_REG_40_42_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_40_42_ADDR(x), m)
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                                        0xc0000000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                                              0x1e
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                                                0x20000000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                                                      0x1d
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                                           0x10000000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                                                 0x1c
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                                              0x4000000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                                                   0x1a
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                                              0x2000000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                                                   0x19
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                                              0x1000000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                                                   0x18
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                                             0x800000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                                                 0x17
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                                                       0x400000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                                           0x16
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                                         0x200000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                                             0x15
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                                                       0x80000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                                          0x13
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                                                       0x40000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                                          0x12
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                                                      0x30000
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                                         0x10
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                                                      0xff00
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                                         0x8
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                                                       0x80
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                                        0x7
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                                                       0x3f
#define HWIO_SDC2_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                                        0x0

#define HWIO_SDC2_HC_REG_44_46_ADDR(x)                                                                            ((x) + 0x00000044)
#define HWIO_SDC2_HC_REG_44_46_PHYS(x)                                                                            ((x) + 0x00000044)
#define HWIO_SDC2_HC_REG_44_46_OFFS                                                                               (0x00000044)
#define HWIO_SDC2_HC_REG_44_46_RMSK                                                                                 0xffef77
#define HWIO_SDC2_HC_REG_44_46_POR                                                                                0x00008007
#define HWIO_SDC2_HC_REG_44_46_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_44_46_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_44_46_ADDR(x), HWIO_SDC2_HC_REG_44_46_RMSK)
#define HWIO_SDC2_HC_REG_44_46_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_44_46_ADDR(x), m)
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                                                     0xff0000
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                                         0x10
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                                        0xc000
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                                           0xe
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                                                 0x2000
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                                                    0xd
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                                                0xf00
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                                                  0x8
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                                                  0x40
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                                                   0x6
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                                                  0x20
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                                                   0x5
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                                                  0x10
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                                                   0x4
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                                          0x4
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                                          0x2
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                                         0x2
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                                         0x1
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                                          0x1
#define HWIO_SDC2_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                                          0x0

#define HWIO_SDC2_HC_REG_48_4A_ADDR(x)                                                                            ((x) + 0x00000048)
#define HWIO_SDC2_HC_REG_48_4A_PHYS(x)                                                                            ((x) + 0x00000048)
#define HWIO_SDC2_HC_REG_48_4A_OFFS                                                                               (0x00000048)
#define HWIO_SDC2_HC_REG_48_4A_RMSK                                                                                 0xffffff
#define HWIO_SDC2_HC_REG_48_4A_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_48_4A_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_48_4A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_48_4A_ADDR(x), HWIO_SDC2_HC_REG_48_4A_RMSK)
#define HWIO_SDC2_HC_REG_48_4A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_48_4A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                                                0xff0000
#define HWIO_SDC2_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                                                    0x10
#define HWIO_SDC2_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                                                  0xff00
#define HWIO_SDC2_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                                                     0x8
#define HWIO_SDC2_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                                                    0xff
#define HWIO_SDC2_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                                                     0x0

#define HWIO_SDC2_HC_REG_50_52_ADDR(x)                                                                            ((x) + 0x00000050)
#define HWIO_SDC2_HC_REG_50_52_PHYS(x)                                                                            ((x) + 0x00000050)
#define HWIO_SDC2_HC_REG_50_52_OFFS                                                                               (0x00000050)
#define HWIO_SDC2_HC_REG_50_52_RMSK                                                                               0xf3ff009f
#define HWIO_SDC2_HC_REG_50_52_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_50_52_ATTR                                                                                      0x2
#define HWIO_SDC2_HC_REG_50_52_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_50_52_ADDR(x),v)
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK                                   0xf0000000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                                         0x1c
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                                                       0x2000000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                                            0x19
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                                                   0x1000000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                                        0x18
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                                               0x800000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                                                   0x17
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                                                0x400000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                                                    0x16
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                                                    0x200000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                                        0x15
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                                                0x100000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                                                    0x14
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                                                     0x80000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                                        0x13
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                                                  0x40000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                                                     0x12
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                                                      0x20000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                                         0x11
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                                                  0x10000
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                                                     0x10
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                                        0x80
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                                         0x7
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                                                   0x10
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                                                    0x4
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                                                 0x8
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                                                 0x3
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                                                     0x4
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                                                     0x2
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                                                 0x2
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                                                 0x1
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                                                  0x1
#define HWIO_SDC2_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                                                  0x0

#define HWIO_SDC2_HC_REG_54_56_ADDR(x)                                                                            ((x) + 0x00000054)
#define HWIO_SDC2_HC_REG_54_56_PHYS(x)                                                                            ((x) + 0x00000054)
#define HWIO_SDC2_HC_REG_54_56_OFFS                                                                               (0x00000054)
#define HWIO_SDC2_HC_REG_54_56_RMSK                                                                                      0x7
#define HWIO_SDC2_HC_REG_54_56_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_54_56_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_54_56_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_54_56_ADDR(x), HWIO_SDC2_HC_REG_54_56_RMSK)
#define HWIO_SDC2_HC_REG_54_56_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_54_56_ADDR(x), m)
#define HWIO_SDC2_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                                             0x4
#define HWIO_SDC2_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                                             0x2
#define HWIO_SDC2_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                                                       0x3
#define HWIO_SDC2_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                                                       0x0

#define HWIO_SDC2_HC_REG_58_5A_ADDR(x)                                                                            ((x) + 0x00000058)
#define HWIO_SDC2_HC_REG_58_5A_PHYS(x)                                                                            ((x) + 0x00000058)
#define HWIO_SDC2_HC_REG_58_5A_OFFS                                                                               (0x00000058)
#define HWIO_SDC2_HC_REG_58_5A_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_58_5A_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_58_5A_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_58_5A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_58_5A_ADDR(x), HWIO_SDC2_HC_REG_58_5A_RMSK)
#define HWIO_SDC2_HC_REG_58_5A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_58_5A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_58_5A_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_58_5A_ADDR(x),v)
#define HWIO_SDC2_HC_REG_58_5A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_58_5A_ADDR(x),m,v,HWIO_SDC2_HC_REG_58_5A_IN(x))
#define HWIO_SDC2_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                                              0xffffffff
#define HWIO_SDC2_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                                                     0x0

#define HWIO_SDC2_HC_REG_5C_5E_ADDR(x)                                                                            ((x) + 0x0000005c)
#define HWIO_SDC2_HC_REG_5C_5E_PHYS(x)                                                                            ((x) + 0x0000005c)
#define HWIO_SDC2_HC_REG_5C_5E_OFFS                                                                               (0x0000005c)
#define HWIO_SDC2_HC_REG_5C_5E_RMSK                                                                               0xffffffff
#define HWIO_SDC2_HC_REG_5C_5E_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_5C_5E_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_5C_5E_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_5C_5E_ADDR(x), HWIO_SDC2_HC_REG_5C_5E_RMSK)
#define HWIO_SDC2_HC_REG_5C_5E_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_5C_5E_ADDR(x), m)
#define HWIO_SDC2_HC_REG_5C_5E_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_5C_5E_ADDR(x),v)
#define HWIO_SDC2_HC_REG_5C_5E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_5C_5E_ADDR(x),m,v,HWIO_SDC2_HC_REG_5C_5E_IN(x))
#define HWIO_SDC2_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                                           0xffffffff
#define HWIO_SDC2_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                                                  0x0

#define HWIO_SDC2_HC_REG_60_62_ADDR(x)                                                                            ((x) + 0x00000060)
#define HWIO_SDC2_HC_REG_60_62_PHYS(x)                                                                            ((x) + 0x00000060)
#define HWIO_SDC2_HC_REG_60_62_OFFS                                                                               (0x00000060)
#define HWIO_SDC2_HC_REG_60_62_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC2_HC_REG_60_62_POR                                                                                0x00040000
#define HWIO_SDC2_HC_REG_60_62_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_60_62_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_60_62_ADDR(x), HWIO_SDC2_HC_REG_60_62_RMSK)
#define HWIO_SDC2_HC_REG_60_62_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_60_62_ADDR(x), m)
#define HWIO_SDC2_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                                             0xc0000000
#define HWIO_SDC2_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                                                   0x1e
#define HWIO_SDC2_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                                                      0x4000000
#define HWIO_SDC2_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                                           0x1a
#define HWIO_SDC2_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                                                   0x3ff0000
#define HWIO_SDC2_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                                        0x10
#define HWIO_SDC2_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                                          0xc000
#define HWIO_SDC2_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                                             0xe
#define HWIO_SDC2_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                                                   0x400
#define HWIO_SDC2_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                                                     0xa
#define HWIO_SDC2_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                                                0x3ff
#define HWIO_SDC2_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                                                  0x0

#define HWIO_SDC2_HC_REG_64_66_ADDR(x)                                                                            ((x) + 0x00000064)
#define HWIO_SDC2_HC_REG_64_66_PHYS(x)                                                                            ((x) + 0x00000064)
#define HWIO_SDC2_HC_REG_64_66_OFFS                                                                               (0x00000064)
#define HWIO_SDC2_HC_REG_64_66_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC2_HC_REG_64_66_POR                                                                                0x00040002
#define HWIO_SDC2_HC_REG_64_66_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_64_66_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_64_66_ADDR(x), HWIO_SDC2_HC_REG_64_66_RMSK)
#define HWIO_SDC2_HC_REG_64_66_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_64_66_ADDR(x), m)
#define HWIO_SDC2_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                                                     0xc0000000
#define HWIO_SDC2_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                                           0x1e
#define HWIO_SDC2_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                                              0x4000000
#define HWIO_SDC2_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                                                   0x1a
#define HWIO_SDC2_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                                           0x3ff0000
#define HWIO_SDC2_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                                                0x10
#define HWIO_SDC2_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                                            0xc000
#define HWIO_SDC2_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                                               0xe
#define HWIO_SDC2_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                                                     0x400
#define HWIO_SDC2_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                                                       0xa
#define HWIO_SDC2_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                                                  0x3ff
#define HWIO_SDC2_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                                                    0x0

#define HWIO_SDC2_HC_REG_68_6A_ADDR(x)                                                                            ((x) + 0x00000068)
#define HWIO_SDC2_HC_REG_68_6A_PHYS(x)                                                                            ((x) + 0x00000068)
#define HWIO_SDC2_HC_REG_68_6A_OFFS                                                                               (0x00000068)
#define HWIO_SDC2_HC_REG_68_6A_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC2_HC_REG_68_6A_POR                                                                                0x00010002
#define HWIO_SDC2_HC_REG_68_6A_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_68_6A_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_68_6A_ADDR(x), HWIO_SDC2_HC_REG_68_6A_RMSK)
#define HWIO_SDC2_HC_REG_68_6A_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_68_6A_ADDR(x), m)
#define HWIO_SDC2_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                                                     0xc0000000
#define HWIO_SDC2_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                                           0x1e
#define HWIO_SDC2_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                                              0x4000000
#define HWIO_SDC2_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                                                   0x1a
#define HWIO_SDC2_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                                           0x3ff0000
#define HWIO_SDC2_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                                                0x10
#define HWIO_SDC2_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                                         0xc000
#define HWIO_SDC2_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                                            0xe
#define HWIO_SDC2_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                                                  0x400
#define HWIO_SDC2_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                                                    0xa
#define HWIO_SDC2_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                                               0x3ff
#define HWIO_SDC2_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                                                 0x0

#define HWIO_SDC2_HC_REG_6C_6E_ADDR(x)                                                                            ((x) + 0x0000006c)
#define HWIO_SDC2_HC_REG_6C_6E_PHYS(x)                                                                            ((x) + 0x0000006c)
#define HWIO_SDC2_HC_REG_6C_6E_OFFS                                                                               (0x0000006c)
#define HWIO_SDC2_HC_REG_6C_6E_RMSK                                                                               0xc7ffc7ff
#define HWIO_SDC2_HC_REG_6C_6E_POR                                                                                0x00020000
#define HWIO_SDC2_HC_REG_6C_6E_ATTR                                                                                      0x1
#define HWIO_SDC2_HC_REG_6C_6E_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_6C_6E_ADDR(x), HWIO_SDC2_HC_REG_6C_6E_RMSK)
#define HWIO_SDC2_HC_REG_6C_6E_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_6C_6E_ADDR(x), m)
#define HWIO_SDC2_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                                                     0xc0000000
#define HWIO_SDC2_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                                           0x1e
#define HWIO_SDC2_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                                              0x4000000
#define HWIO_SDC2_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                                                   0x1a
#define HWIO_SDC2_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                                           0x3ff0000
#define HWIO_SDC2_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                                                0x10
#define HWIO_SDC2_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                                        0xc000
#define HWIO_SDC2_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                                           0xe
#define HWIO_SDC2_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                                                 0x400
#define HWIO_SDC2_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                                                   0xa
#define HWIO_SDC2_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                                              0x3ff
#define HWIO_SDC2_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                                                0x0

#define HWIO_SDC2_HC_REG_E0_E2_ADDR(x)                                                                            ((x) + 0x000000e0)
#define HWIO_SDC2_HC_REG_E0_E2_PHYS(x)                                                                            ((x) + 0x000000e0)
#define HWIO_SDC2_HC_REG_E0_E2_OFFS                                                                               (0x000000e0)
#define HWIO_SDC2_HC_REG_E0_E2_RMSK                                                                               0x7f777f37
#define HWIO_SDC2_HC_REG_E0_E2_POR                                                                                0x00000000
#define HWIO_SDC2_HC_REG_E0_E2_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_E0_E2_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_E0_E2_ADDR(x), HWIO_SDC2_HC_REG_E0_E2_RMSK)
#define HWIO_SDC2_HC_REG_E0_E2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_E0_E2_ADDR(x), m)
#define HWIO_SDC2_HC_REG_E0_E2_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_E0_E2_ADDR(x),v)
#define HWIO_SDC2_HC_REG_E0_E2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_E0_E2_ADDR(x),m,v,HWIO_SDC2_HC_REG_E0_E2_IN(x))
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                                                   0x7f000000
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                                         0x18
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_BMSK                                                          0x700000
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_SHFT                                                              0x14
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                                                       0x70000
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                                          0x10
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                                                   0x7f00
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                                                      0x8
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                                                   0x30
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                                                    0x4
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                                          0x7
#define HWIO_SDC2_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                                          0x0

#define HWIO_SDC2_HC_REG_FC_FE_ADDR(x)                                                                            ((x) + 0x000000fc)
#define HWIO_SDC2_HC_REG_FC_FE_PHYS(x)                                                                            ((x) + 0x000000fc)
#define HWIO_SDC2_HC_REG_FC_FE_OFFS                                                                               (0x000000fc)
#define HWIO_SDC2_HC_REG_FC_FE_RMSK                                                                               0xffff00ff
#define HWIO_SDC2_HC_REG_FC_FE_POR                                                                                0x00020000
#define HWIO_SDC2_HC_REG_FC_FE_ATTR                                                                                      0x3
#define HWIO_SDC2_HC_REG_FC_FE_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_FC_FE_ADDR(x), HWIO_SDC2_HC_REG_FC_FE_RMSK)
#define HWIO_SDC2_HC_REG_FC_FE_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_FC_FE_ADDR(x), m)
#define HWIO_SDC2_HC_REG_FC_FE_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_FC_FE_ADDR(x),v)
#define HWIO_SDC2_HC_REG_FC_FE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_FC_FE_ADDR(x),m,v,HWIO_SDC2_HC_REG_FC_FE_IN(x))
#define HWIO_SDC2_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                                         0xff000000
#define HWIO_SDC2_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                                               0x18
#define HWIO_SDC2_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                                             0xff0000
#define HWIO_SDC2_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                                                 0x10
#define HWIO_SDC2_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                                            0xff
#define HWIO_SDC2_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                                             0x0

#define HWIO_SDC2_HC_REG_DLL_CONFIG_ADDR(x)                                                                       ((x) + 0x00000100)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_PHYS(x)                                                                       ((x) + 0x00000100)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_OFFS                                                                          (0x00000100)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_RMSK                                                                          0xffffffff
#define HWIO_SDC2_HC_REG_DLL_CONFIG_POR                                                                           0x60006400
#define HWIO_SDC2_HC_REG_DLL_CONFIG_ATTR                                                                                 0x3
#define HWIO_SDC2_HC_REG_DLL_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_CONFIG_ADDR(x), HWIO_SDC2_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_CONFIG_ADDR(x), m)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_DLL_CONFIG_ADDR(x),v)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_DLL_CONFIG_ADDR(x),m,v,HWIO_SDC2_HC_REG_DLL_CONFIG_IN(x))
#define HWIO_SDC2_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                                            0x80000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                                                  0x1f
#define HWIO_SDC2_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                                                  0x40000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                                        0x1e
#define HWIO_SDC2_HC_REG_DLL_CONFIG_PDN_BMSK                                                                      0x20000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_PDN_SHFT                                                                            0x1d
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                                              0x10000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                                                    0x1c
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                                                0x8000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                                                     0x1b
#define HWIO_SDC2_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                                                 0x7000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                                                      0x18
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                                                 0xf00000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                                                     0x14
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                                                  0x80000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                                                     0x13
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                                                   0x40000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                                                      0x12
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                                                      0x20000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                                         0x11
#define HWIO_SDC2_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                                                      0x10000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                                         0x10
#define HWIO_SDC2_HC_REG_DLL_CONFIG_SDC4_CONFIG_BMSK                                                             0xfff
#define HWIO_SDC2_HC_REG_DLL_CONFIG_SDC4_CONFIG_SHFT                                                               0x0

#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_ADDR(x)                                                                     ((x) + 0x00000104)
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_PHYS(x)                                                                     ((x) + 0x00000104)
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_OFFS                                                                        (0x00000104)
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_RMSK                                                                        0xffffffff
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_POR                                                                         0x00000000
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_ATTR                                                                               0x3
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_TEST_CTL_ADDR(x), HWIO_SDC2_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_TEST_CTL_ADDR(x), m)
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_DLL_TEST_CTL_ADDR(x),v)
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_DLL_TEST_CTL_ADDR(x),m,v,HWIO_SDC2_HC_REG_DLL_TEST_CTL_IN(x))
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                                                            0xffffffff
#define HWIO_SDC2_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                                                                0x0

#define HWIO_SDC2_HC_REG_DLL_STATUS_ADDR(x)                                                                       ((x) + 0x00000108)
#define HWIO_SDC2_HC_REG_DLL_STATUS_PHYS(x)                                                                       ((x) + 0x00000108)
#define HWIO_SDC2_HC_REG_DLL_STATUS_OFFS                                                                          (0x00000108)
#define HWIO_SDC2_HC_REG_DLL_STATUS_RMSK                                                                              0x1ffd
#define HWIO_SDC2_HC_REG_DLL_STATUS_POR                                                                           0x00000000
#define HWIO_SDC2_HC_REG_DLL_STATUS_ATTR                                                                                 0x1
#define HWIO_SDC2_HC_REG_DLL_STATUS_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_STATUS_ADDR(x), HWIO_SDC2_HC_REG_DLL_STATUS_RMSK)
#define HWIO_SDC2_HC_REG_DLL_STATUS_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_STATUS_ADDR(x), m)
#define HWIO_SDC2_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                                                            0x1000
#define HWIO_SDC2_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                                                               0xc
#define HWIO_SDC2_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                                                              0x800
#define HWIO_SDC2_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                                                                0xb
#define HWIO_SDC2_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                                                       0x600
#define HWIO_SDC2_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                                                         0x9
#define HWIO_SDC2_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                                                            0x100
#define HWIO_SDC2_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                                                              0x8
#define HWIO_SDC2_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                                                       0x80
#define HWIO_SDC2_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                                        0x7
#define HWIO_SDC2_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                                                      0x78
#define HWIO_SDC2_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                                                       0x3
#define HWIO_SDC2_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                                                 0x4
#define HWIO_SDC2_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                                                 0x2
#define HWIO_SDC2_HC_REG_DLL_STATUS_DDR_DLL_LOCK_BMSK                                                          0x1
#define HWIO_SDC2_HC_REG_DLL_STATUS_DDR_DLL_LOCK_SHFT                                                          0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADDR(x)                                                                 ((x) + 0x0000010c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_PHYS(x)                                                                 ((x) + 0x0000010c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_OFFS                                                                    (0x0000010c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_RMSK                                                                    0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_POR                                                                     0x00000a1c
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ATTR                                                                           0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                                                0xffc00000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                                                      0x16
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_BMSK                                                         0x380000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_SHFT                                                             0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_BMSK                                                       0x40000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_SHFT                                                          0x12
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_BMSK                                                    0x20000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_SHFT                                                       0x11
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                                                  0x10000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                                                     0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                                                0x8000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                                                   0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                                        0x4000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                                           0xe
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                                                       0x2000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                                          0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                                          0x1000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                                             0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                                        0x800
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                                          0xb
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                                                    0x400
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                                                      0xa
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                                           0x300
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                                             0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                                         0x80
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                                          0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                                         0x40
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                                          0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                                         0x20
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                                          0x5
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                                          0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                                           0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                                            0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                                            0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                                                   0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                                                   0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                                                   0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                                                   0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                                                   0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                                                   0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x)                                                                ((x) + 0x00000110)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_PHYS(x)                                                                ((x) + 0x00000110)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_OFFS                                                                   (0x00000110)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_RMSK                                                                   0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_POR                                                                    0xf88218a8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ATTR                                                                          0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_BMSK                                                    0x80000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_SHFT                                                          0x1f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_BMSK                                              0x70000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_SHFT                                                    0x1c
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_BMSK                                              0x8000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_SHFT                                                   0x1b
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_BMSK                                                 0x4000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_SHFT                                                      0x1a
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_BMSK                                                    0x2000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_SHFT                                                         0x19
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_BMSK                                               0x1c00000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_SHFT                                                    0x16
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_BMSK                                                       0x200000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_SHFT                                                           0x15
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_BMSK                                             0x100000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_SHFT                                                 0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_BMSK                                                       0x80000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_SHFT                                                          0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_BMSK                                                       0x40000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SHFT                                                          0x12
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_BMSK                                                         0x20000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_SHFT                                                            0x11
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_BMSK                                                 0x10000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_SHFT                                                    0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_BMSK                                                     0x8000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_SHFT                                                        0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_BMSK                                                      0x4000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_SHFT                                                         0xe
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_BMSK                                               0x2000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_SHFT                                                  0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_BMSK                                                     0x1000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_SHFT                                                        0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_BMSK                                                         0x800
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_SHFT                                                           0xb
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_BMSK                                                    0x600
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_SHFT                                                      0x9
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_BMSK                                                        0x1c0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_SHFT                                                          0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_BMSK                                                      0x20
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_SHFT                                                       0x5
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_BMSK                                                     0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_SHFT                                                      0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_BMSK                                                           0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_SHFT                                                           0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_BMSK                                                            0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_SHFT                                                            0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_BMSK                                                            0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_SHFT                                                            0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_BMSK                                                            0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_SHFT                                                            0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x)                                                       ((x) + 0x00000114)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS(x)                                                       ((x) + 0x00000114)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                                          (0x00000114)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                                          0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_POR                                                           0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ATTR                                                                 0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_WR_BMSK                                              0xc0000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_WR_SHFT                                                    0x1e
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_BMSK                                             0x38000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_SHFT                                                   0x1b
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_21_BMSK                                           0x7ffe000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_21_SHFT                                                 0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_BMSK                                               0x1fff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_SHFT                                                  0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x)                                                       ((x) + 0x00000118)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS(x)                                                       ((x) + 0x00000118)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                                          (0x00000118)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                                            0x3fffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_POR                                                           0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ATTR                                                                 0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                                             0x300000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                                                 0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                                              0x80000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                                                 0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                                              0x70000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                                                 0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                                               0x8000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                                                  0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                                                0x7000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                                                   0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                                                 0xf00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                                                   0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                                             0xff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                                              0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x)                                                        ((x) + 0x0000011c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_PHYS(x)                                                        ((x) + 0x0000011c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_OFFS                                                           (0x0000011c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK                                                           0xf7efffbf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_POR                                                            0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_ATTR                                                                  0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_BMSK                                 0xc0000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_SHFT                                       0x1e
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                         0x20000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                               0x1d
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                    0x10000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                          0x1c
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                       0x4000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                            0x1a
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                       0x2000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                            0x19
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                       0x1000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                            0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                      0x800000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                          0x17
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_BMSK                                0x400000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_SHFT                                    0x16
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_BMSK                                  0x200000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_SHFT                                      0x15
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_BMSK                                0x80000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_SHFT                                   0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_BMSK                                0x40000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_SHFT                                   0x12
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_BMSK                               0x30000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                  0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                               0xff00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                  0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                                0x80
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                 0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                                0x3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                 0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x)                                                        ((x) + 0x00000120)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_PHYS(x)                                                        ((x) + 0x00000120)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_OFFS                                                           (0x00000120)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK                                                           0xffffefff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_POR                                                            0x02008007
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_ATTR                                                                  0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_BMSK                                              0xff000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_SHFT                                                    0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_BMSK                              0xff0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_SHFT                                  0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_BMSK                                 0xc000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_SHFT                                    0xe
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                          0x2000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                             0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                         0xf00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                           0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CMDQ_SUPPORT_BMSK                          0x80
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CMDQ_SUPPORT_SHFT                           0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                           0x40
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                            0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                           0x20
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                            0x5
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                           0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                            0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_HS400_SUPPORT_BMSK                          0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_HS400_SUPPORT_SHFT                          0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_BMSK                                   0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_SHFT                                   0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_BMSK                                  0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_SHFT                                  0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_BMSK                                   0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_SHFT                                   0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x)                                                          ((x) + 0x00000124)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_PHYS(x)                                                          ((x) + 0x00000124)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OFFS                                                             (0x00000124)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK                                                                 0xffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_POR                                                              0x0000382b
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ATTR                                                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                                                0xc000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                                   0xe
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                                             0x2000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                                                0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                                              0x1800
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                                 0xb
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                                 0x400
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                                   0xa
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                                 0x200
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                                   0x9
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                                              0x100
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                                                0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                                                0xff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                                 0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x)                                                          ((x) + 0x00000128)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_PHYS(x)                                                          ((x) + 0x00000128)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_OFFS                                                             (0x00000128)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK                                                                 0xffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_POR                                                              0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ATTR                                                                    0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                                                0xc000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                                   0xe
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                                  0x2000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                                     0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                                        0x1fc0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                                           0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                                          0x30
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                                           0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                                  0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                                  0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x)                                                    ((x) + 0x00000130)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_PHYS(x)                                                    ((x) + 0x00000130)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OFFS                                                       (0x00000130)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK                                                        0x3ff37ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_POR                                                        0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ATTR                                                              0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                                        0x2000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                                             0x19
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                                       0x1000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                                            0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                                 0xf00000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                                     0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                                         0x80000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                                            0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                                               0x40000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                                  0x12
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                                           0x20000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                                              0x11
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                                       0x10000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                                          0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                                               0x3000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                                  0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                                  0x7ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                                    0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x)                                                    ((x) + 0x00000134)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_PHYS(x)                                                    ((x) + 0x00000134)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OFFS                                                       (0x00000134)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK                                                        0x7f77777
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_POR                                                        0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ATTR                                                              0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                                        0x7000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                                             0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                                           0xf00000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                                               0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                                           0x70000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                                              0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                                            0x7000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                                               0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                                              0x700
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                                                0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                                               0x70
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                                                0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                                             0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                                             0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x)                                               ((x) + 0x00000138)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_PHYS(x)                                               ((x) + 0x00000138)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OFFS                                                  (0x00000138)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK                                                   0x1f1ffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_POR                                                   0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ATTR                                                         0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                                 0x1000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                                      0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                                  0xf00000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                                      0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                                           0x10000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                                              0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                                            0xffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                                               0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x)                                               ((x) + 0x0000013c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_PHYS(x)                                               ((x) + 0x0000013c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OFFS                                                  (0x0000013c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK                                                      0x13ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_POR                                                   0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ATTR                                                         0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                                         0x1000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                                            0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                                          0x3ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                                            0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x)                                                 ((x) + 0x00000140)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_PHYS(x)                                                 ((x) + 0x00000140)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OFFS                                                    (0x00000140)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK                                                    0xffff3f3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_POR                                                     0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ATTR                                                           0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                                               0xffff0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                                     0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                                         0x3f00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                                            0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                                           0x3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                                            0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x)                                               ((x) + 0x00000144)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_PHYS(x)                                               ((x) + 0x00000144)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OFFS                                                  (0x00000144)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK                                                      0x1f3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_POR                                                   0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ATTR                                                         0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                                    0x1f00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                                       0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                                         0x3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                                          0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x)                                                     ((x) + 0x00000148)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_PHYS(x)                                                     ((x) + 0x00000148)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OFFS                                                        (0x00000148)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK                                                            0xffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_POR                                                         0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ATTR                                                               0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                                 0xffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                                    0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x)                                                   ((x) + 0x0000014c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_PHYS(x)                                                   ((x) + 0x0000014c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OFFS                                                      (0x0000014c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK                                                        0x19f1bf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_POR                                                       0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ATTR                                                             0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                                    0x100000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                                        0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                                     0x80000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                                        0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                                          0x1f000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                                              0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                                          0x100
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                                            0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                                           0x80
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                                            0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                                                0x3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                                 0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x)                                                    ((x) + 0x00000150)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_PHYS(x)                                                    ((x) + 0x00000150)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OFFS                                                       (0x00000150)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK                                                       0x1fff0fff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_POR                                                        0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ATTR                                                              0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                                      0x10000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                                            0x1c
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                                           0xfff0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                                                0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                                  0xfff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                                    0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x)                                                  ((x) + 0x00000154)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_PHYS(x)                                                  ((x) + 0x00000154)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OFFS                                                     (0x00000154)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK                                                            0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_POR                                                      0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ATTR                                                            0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                                                0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                                                0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                                                0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                                                0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                                  0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                                  0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                                    0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                                    0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x)                                                     ((x) + 0x00000158)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_PHYS(x)                                                     ((x) + 0x00000158)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OFFS                                                        (0x00000158)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK                                                               0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_POR                                                         0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ATTR                                                               0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                                              0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                                              0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                                               0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                                               0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                                   0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                                   0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                                               0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                                               0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x)                                                  ((x) + 0x0000015c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_PHYS(x)                                                  ((x) + 0x0000015c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OFFS                                                     (0x0000015c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK                                                        0x10f0f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_POR                                                      0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ATTR                                                            0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                                            0x10000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                                               0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                                       0x800
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                                         0xb
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                                        0x400
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                                          0xa
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                                       0x200
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                                         0x9
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                                        0x100
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                                          0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                                    0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                                        0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                                        0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                                        0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                                        0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                                                0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x)                                                ((x) + 0x00000160)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_PHYS(x)                                                ((x) + 0x00000160)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OFFS                                                   (0x00000160)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK                                                      0x3f7ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_POR                                                    0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ATTR                                                          0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                                 0x20000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                                    0x11
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                                 0x10000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                                    0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                                      0xf000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                                         0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                                        0x7ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                                          0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x)                                                      ((x) + 0x00000164)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_PHYS(x)                                                      ((x) + 0x00000164)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OFFS                                                         (0x00000164)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK                                                          0x7ffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_POR                                                          0x0000000c
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                                           0x7000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                                                0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                                         0xff0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                                             0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                                   0xfff0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                                      0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                                    0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                                   0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                                   0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_BMSK                                                       0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_SHFT                                                       0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                                               0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                                               0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x)                                                      ((x) + 0x00000168)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_PHYS(x)                                                      ((x) + 0x00000168)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_OFFS                                                         (0x00000168)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK                                                          0xfff0fff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                                         0xfff0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                                              0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                                              0xfff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                                                0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x)                                                      ((x) + 0x0000016c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_PHYS(x)                                                      ((x) + 0x0000016c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_OFFS                                                         (0x0000016c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK                                                         0x1f3f1f3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_POR                                                          0x10331033
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                                            0x1f000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                                  0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                                             0x3f0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                                 0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                                                0x1f00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                                   0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                                 0x3f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                                  0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x)                                                      ((x) + 0x00000170)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_PHYS(x)                                                      ((x) + 0x00000170)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_OFFS                                                         (0x00000170)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK                                                         0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                                         0xff000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                                               0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                                               0xfff000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                                    0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                                            0xfff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                                              0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x)                                                      ((x) + 0x00000174)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_PHYS(x)                                                      ((x) + 0x00000174)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_OFFS                                                         (0x00000174)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK                                                               0xff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_POR                                                          0x000000ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                                            0xf0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                                             0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                                             0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                                             0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x)                                                      ((x) + 0x00000178)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_PHYS(x)                                                      ((x) + 0x00000178)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OFFS                                                         (0x00000178)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK                                                                0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ATTR                                                                0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                                    0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                                    0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                                               0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                                               0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                                          0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                                          0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x)                                                  ((x) + 0x0000017c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_PHYS(x)                                                  ((x) + 0x0000017c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OFFS                                                     (0x0000017c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK                                                      0x3ffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_POR                                                      0x00f08000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ATTR                                                            0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK                               0x2000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                                    0x19
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK                               0x1000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                                    0x18
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK                             0xff0000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                                 0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                                      0xffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                                         0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x)                                                          ((x) + 0x00000180)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_PHYS(x)                                                          ((x) + 0x00000180)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_OFFS                                                             (0x00000180)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK                                                                    0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_POR                                                              0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_ATTR                                                                    0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_BMSK                                                      0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_SHFT                                                      0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x)                                                           ((x) + 0x00000184)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_PHYS(x)                                                           ((x) + 0x00000184)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_OFFS                                                              (0x00000184)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK                                                                   0x7ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_POR                                                               0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_ATTR                                                                     0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_BMSK                                                        0x400
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_SHFT                                                          0xa
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                                   0x200
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                                     0x9
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                                   0x180
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                                     0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                                  0x40
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                                   0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                                          0x20
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                                           0x5
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                                              0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                                               0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                                 0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                                 0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                                      0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                                      0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                                       0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                                       0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                                      0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                                      0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x)                                                      ((x) + 0x00000188)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_PHYS(x)                                                      ((x) + 0x00000188)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OFFS                                                         (0x00000188)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK                                                                0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ATTR                                                                0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                                     0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                                     0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_BMSK                                                         0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_SHFT                                                         0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x)                                                 ((x) + 0x0000018c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_PHYS(x)                                                 ((x) + 0x0000018c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_OFFS                                                    (0x0000018c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK                                                    0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_POR                                                     0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ATTR                                                           0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                                     0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                                            0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x)                                                      ((x) + 0x00000190)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_PHYS(x)                                                      ((x) + 0x00000190)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_OFFS                                                         (0x00000190)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK                                                         0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_BMSK                                               0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                                      0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x)                                                      ((x) + 0x00000194)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_PHYS(x)                                                      ((x) + 0x00000194)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_OFFS                                                         (0x00000194)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK                                                         0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ATTR                                                                0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_BMSK                                               0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_SHFT                                                      0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x)                                                       ((x) + 0x00000198)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_PHYS(x)                                                       ((x) + 0x00000198)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_OFFS                                                          (0x00000198)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK                                                          0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_POR                                                           0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ATTR                                                                 0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_BMSK                                                 0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_SHFT                                                        0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x)                                                          ((x) + 0x0000019c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_PHYS(x)                                                          ((x) + 0x0000019c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_OFFS                                                             (0x0000019c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK                                                                    0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_ATTR                                                                    0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_BMSK                                             0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_SHFT                                             0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_BMSK                                             0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_SHFT                                             0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_BMSK                                              0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_SHFT                                              0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_BMSK                                             0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_SHFT                                             0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x)                                                    ((x) + 0x000001a0)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_PHYS(x)                                                    ((x) + 0x000001a0)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_OFFS                                                       (0x000001a0)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK                                                              0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ATTR                                                              0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                                    0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                                     0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                                     0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_BMSK                                                       0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_SHFT                                                       0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                                      0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                                      0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x)                                                      ((x) + 0x000001a4)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_PHYS(x)                                                      ((x) + 0x000001a4)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OFFS                                                         (0x000001a4)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK                                                                0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_POR                                                          0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ATTR                                                                0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                                      0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                                      0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                                       0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                                       0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_BMSK                                                         0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_SHFT                                                         0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_BMSK                                                        0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_SHFT                                                        0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR(x)                                                     ((x) + 0x000001a8)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_PHYS(x)                                                     ((x) + 0x000001a8)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OFFS                                                        (0x000001a8)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_RMSK                                                               0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_POR                                                         0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ATTR                                                               0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                                     0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                                     0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                                      0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                                      0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                                        0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                                        0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                                       0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                                       0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x)                                                       ((x) + 0x000001ac)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_PHYS(x)                                                       ((x) + 0x000001ac)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OFFS                                                          (0x000001ac)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK                                                               0x3ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_POR                                                           0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ATTR                                                                 0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                                          0x200
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                                            0x9
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                                       0x100
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                                         0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                                           0xc0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                                            0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                          0x20
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                           0x5
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                               0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                                0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                              0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                              0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                           0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                           0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                                 0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                                 0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                              0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                              0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x)                                                                ((x) + 0x000001b0)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_PHYS(x)                                                                ((x) + 0x000001b0)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_OFFS                                                                   (0x000001b0)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_RMSK                                                                         0x1fffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_POR                                                                    0x00000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_ATTR                                                                          0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HX_RX_DATA_PEND_BMSK                                           0x100000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HX_RX_DATA_PEND_SHFT                                               0x14
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HS400_BLK_END_RST_DISABLE_BMSK                                  0x80000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HS400_BLK_END_RST_DISABLE_SHFT                                     0x13
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_CNT_BMSK                                 0x70000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_CNT_SHFT                                    0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_CNT_BMSK                                  0xe000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_CNT_SHFT                                     0xd
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_DIS_BMSK                                  0x1000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_DIS_SHFT                                     0xc
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_DIS_BMSK                                   0x800
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_DIS_SHFT                                     0xb
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HC_FIFO_ALT_ENABLE_BMSK                                           0x400
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HC_FIFO_ALT_ENABLE_SHFT                                             0xa
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_WIDEBUS_MASK_DISABLE_BMSK                                         0x200
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_WIDEBUS_MASK_DISABLE_SHFT                                           0x9
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_TXFLOWCONTROL_WITH_NO_TX_BMSK                                     0x100
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_TXFLOWCONTROL_WITH_NO_TX_SHFT                                       0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_MCLK_DURING_SW_RST_REQ_DIS_BMSK                                    0x80
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_MCLK_DURING_SW_RST_REQ_DIS_SHFT                                     0x7
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_BMSK                                    0x40
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_SHFT                                     0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_BMSK                                          0x20
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_SHFT                                           0x5
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_BMSK                                          0x10
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_SHFT                                           0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_BMSK                                                              0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_SHFT                                                              0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_BMSK                                                               0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_SHFT                                                               0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_BMSK                                                         0x2
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_SHFT                                                         0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_BMSK                                                         0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_SHFT                                                         0x0

#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_ADDR(x)                                                                     ((x) + 0x000001b4)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_PHYS(x)                                                                     ((x) + 0x000001b4)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_OFFS                                                                        (0x000001b4)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_RMSK                                                                               0x2ffc0f
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_POR                                                                         0x00000000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_ATTR                                                                               0x3
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_CONFIG_2_ADDR(x), HWIO_SDC2_HC_REG_DLL_CONFIG_2_RMSK)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DLL_CONFIG_2_ADDR(x), m)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_DLL_CONFIG_2_ADDR(x),v)
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_DLL_CONFIG_2_ADDR(x),m,v,HWIO_SDC2_HC_REG_DLL_CONFIG_2_IN(x))
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DLL_CLOCK_DISABLE_BMSK                                              0x200000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DLL_CLOCK_DISABLE_SHFT                                                  0x15
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_LOW_FREQ_MODE_BMSK                                                   0x80000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_LOW_FREQ_MODE_SHFT                                                      0x13
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_FLL_CYCLE_CNT_BMSK                                                   0x40000
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_FLL_CYCLE_CNT_SHFT                                                      0x12
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_MCLK_FREQ_CALC_BMSK                                                  0x3fc00
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_MCLK_FREQ_CALC_SHFT                                                      0xa
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                                                          0xc
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                                                          0x2
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                                                           0x2
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                                                           0x1
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                                                    0x1
#define HWIO_SDC2_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                                                    0x0

#define HWIO_SDC2_HC_REG_DDR_CONFIG_ADDR(x)                                                                       ((x) + 0x000001b8)
#define HWIO_SDC2_HC_REG_DDR_CONFIG_PHYS(x)                                                                       ((x) + 0x000001b8)
#define HWIO_SDC2_HC_REG_DDR_CONFIG_OFFS                                                                          (0x000001b8)
#define HWIO_SDC2_HC_REG_DDR_CONFIG_RMSK                                                                          0xffffffff
#define HWIO_SDC2_HC_REG_DDR_CONFIG_POR                                                                           0x80040853
#define HWIO_SDC2_HC_REG_DDR_CONFIG_ATTR                                                                                 0x3
#define HWIO_SDC2_HC_REG_DDR_CONFIG_IN(x)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DDR_CONFIG_ADDR(x), HWIO_SDC2_HC_REG_DDR_CONFIG_RMSK)
#define HWIO_SDC2_HC_REG_DDR_CONFIG_INM(x, m)      \
        in_dword_masked(HWIO_SDC2_HC_REG_DDR_CONFIG_ADDR(x), m)
#define HWIO_SDC2_HC_REG_DDR_CONFIG_OUT(x, v)      \
        out_dword(HWIO_SDC2_HC_REG_DDR_CONFIG_ADDR(x),v)
#define HWIO_SDC2_HC_REG_DDR_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_REG_DDR_CONFIG_ADDR(x),m,v,HWIO_SDC2_HC_REG_DDR_CONFIG_IN(x))
#define HWIO_SDC2_HC_REG_DDR_CONFIG_PRG_DLY_EN_BMSK                                                               0x80000000
#define HWIO_SDC2_HC_REG_DDR_CONFIG_PRG_DLY_EN_SHFT                                                                     0x1f
#define HWIO_SDC2_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                                                      0x40000000
#define HWIO_SDC2_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                                                            0x1e
#define HWIO_SDC2_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                                                    0x38000000
#define HWIO_SDC2_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                                                          0x1b
#define HWIO_SDC2_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                                                          0x7e00000
#define HWIO_SDC2_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                                                               0x15
#define HWIO_SDC2_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                                                       0x1ff000
#define HWIO_SDC2_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                                                            0xc
#define HWIO_SDC2_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                                                               0xe00
#define HWIO_SDC2_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                                                 0x9
#define HWIO_SDC2_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                                                  0x1ff
#define HWIO_SDC2_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                                                    0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x)                                                         ((x)+ 0x000001bc)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_PHYS(x)                                                         ((x) + 0x000001bc)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_OFFS                                                         (0x000001bc)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_RMSK                                                              0xfff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_ATTR                                                                0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_INM(m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_OUT(x,v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_BMSK                                                0xc00
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_SHFT                                                  0xa
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_BMSK                                                0x300
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_SHFT                                                  0x8
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_BMSK                                                0xf0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_SHFT                                                 0x4
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_BMSK                                                 0xf
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_SHFT                                                 0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(n)                                           ((x)+ 0x000001c0 + 0x4 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_PHYS(n)                                           ((x) + 0x000001c0 + 0x4 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OFFS(n)                                           (0x000001c0 + 0x4 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_RMSK                                              0x80000001
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_MAXn                                                      31
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ATTR                                                     0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INI(n)        \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(n), HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(n), mask)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OUTI(n,val)    \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(n),val)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(n),mask,val,HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INI(n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_EN_BMSK                                  0x80000000
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_EN_SHFT                                        0x1f
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_SEL_BMSK                                        0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_SEL_SHFT                                        0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x)                                                    ((x)+ 0x00000240)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_PHYS(x)                                                    ((x) + 0x00000240)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_OFFS                                                    (0x00000240)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_RMSK                                                    0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_ATTR                                                           0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_HC_AXI_AW_CNTR_BMSK                                     0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AW_MON_HC_AXI_AW_CNTR_SHFT                                            0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x)                                                     ((x)+ 0x00000244)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_PHYS(x)                                                     ((x) + 0x00000244)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_OFFS                                                     (0x00000244)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_RMSK                                                     0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_ATTR                                                            0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_HC_AXI_W_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_W_MON_HC_AXI_W_CNTR_SHFT                                              0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x)                                                     ((x)+ 0x00000248)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_PHYS(x)                                                     ((x) + 0x00000248)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_OFFS                                                     (0x00000248)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_RMSK                                                     0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_ATTR                                                            0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_HC_AXI_B_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_B_MON_HC_AXI_B_CNTR_SHFT                                              0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x)                                                    ((x)+ 0x0000024c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_PHYS(x)                                                    ((x) + 0x0000024c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_OFFS                                                    (0x0000024c)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_RMSK                                                    0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_ATTR                                                           0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_HC_AXI_AR_CNTR_BMSK                                     0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_AR_MON_HC_AXI_AR_CNTR_SHFT                                            0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x)                                                     ((x)+ 0x00000250)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_PHYS(x)                                                     ((x) + 0x00000250)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_OFFS                                                     (0x00000250)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_RMSK                                                     0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_ATTR                                                            0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_HC_AXI_R_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_AXI_R_MON_HC_AXI_R_CNTR_SHFT                                              0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x)                                                      ((x)+ 0x00000300)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_PHYS(x)                                                      ((x) + 0x00000300)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_OFFS                                                      (0x00000300)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_RMSK                                                             0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ATTR                                                             0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x), HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x), m)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x),v)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x),m,v,HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_IN(x))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ICE_SW_RST_EN_BMSK                                               0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_ICE_SW_RST_EN_SHFT                                               0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n)                                          ((x)+ 0x00000304 + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_PHYS(x,n)                                          ((x) + 0x00000304 + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OFFS(x,n)                                          (0x00000304 + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_RMSK                                             0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_MAXn                                                     31
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ATTR                                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n), HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INMI(x, n,mask)    \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n), mask)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n),val)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n),mask,val,HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INI(x,n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_CDU_BASE_NUM_LSB_BMSK                            0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_CDU_BASE_NUM_LSB_SHFT                                   0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n)                                          ((x) + 0x00000308 + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_PHYS(x,n)                                          ((x) + 0x00000308 + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OFFS(x,n)                                          (0x00000308 + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_RMSK                                             0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_MAXn                                                     31
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ATTR                                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n), HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n), mask)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n),val)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n),mask,val,HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INI(x,n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_CDU_BASE_NUM_MSB_BMSK                            0xffffffff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_CDU_BASE_NUM_MSB_SHFT                                   0x0

#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n)                                          ((x) + 0x0000030c + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_PHYS(x,n)                                          ((x) + 0x0000030c + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OFFS(x,n)                                          (0x0000030c + 0x10 * (n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_RMSK                                                  0x1ff
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_MAXn                                                     31
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ATTR                                                    0x3
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n), HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_RMSK)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n), mask)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n),val)
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n),mask,val,HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INI(x,n))
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CDU_SIZE_BMSK                                         0x1c0
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CDU_SIZE_SHFT                                           0x6
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CNFG_CNTXT_INDX_BMSK                                   0x3e
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CNFG_CNTXT_INDX_SHFT                                    0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_BYPASS_BMSK                                             0x1
#define HWIO_SDC2_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_BYPASS_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC3_SDCC5
 *--------------------------------------------------------------------------*/

#define SDC3_SDCC5_REG_BASE                                                   (SDC3_SDCC5_TOP_BASE      + 0x00024000)
#define SDC3_SDCC5_REG_BASE_PHYS                                              (SDC3_SDCC5_TOP_BASE_PHYS + 0x00024000)
#define SDC3_SDCC5_REG_BASE_OFFS                                              0x00024000

#define HWIO_SDC3_MCI_POWER_ADDR(x)                                              ((x) + 0x00000000)
#define HWIO_SDC3_MCI_POWER_PHYS(x)                                              ((x) + 0x00000000)
#define HWIO_SDC3_MCI_POWER_OFFS                                                 (0x00000000)
#define HWIO_SDC3_MCI_POWER_RMSK                                                   0xfc1
#define HWIO_SDC3_MCI_POWER_ATTR                                                     0x3
#define HWIO_SDC3_MCI_POWER_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_POWER_ADDR(x), HWIO_SDC3_MCI_POWER_RMSK)
#define HWIO_SDC3_MCI_POWER_INM(x, m)      \
        in_dword_masked(HWIO_SDC3_MCI_POWER_ADDR(x), m)
#define HWIO_SDC3_MCI_POWER_OUT(x, v)      \
        out_dword(HWIO_SDC3_MCI_POWER_ADDR(x),v)
#define HWIO_SDC3_MCI_POWER_OUTM(x, m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_POWER_ADDR(x),m,v,HWIO_SDC3_MCI_POWER_IN(x))
#define HWIO_SDC3_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_BMSK                          0x800
#define HWIO_SDC3_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_SHFT                            0xb
#define HWIO_SDC3_MCI_POWER_SW_RST_WAIT_IDLE_DIS_BMSK                              0x400
#define HWIO_SDC3_MCI_POWER_SW_RST_WAIT_IDLE_DIS_SHFT                                0xa
#define HWIO_SDC3_MCI_POWER_SW_RST_REQ_BMSK                                        0x200
#define HWIO_SDC3_MCI_POWER_SW_RST_REQ_SHFT                                          0x9
#define HWIO_SDC3_MCI_POWER_SW_RST_CONFIG_BMSK                                     0x100
#define HWIO_SDC3_MCI_POWER_SW_RST_CONFIG_SHFT                                       0x8
#define HWIO_SDC3_MCI_POWER_SW_RST_BMSK                                             0x80
#define HWIO_SDC3_MCI_POWER_SW_RST_SHFT                                              0x7
#define HWIO_SDC3_MCI_POWER_OPEN_DRAIN_BMSK                                         0x40
#define HWIO_SDC3_MCI_POWER_OPEN_DRAIN_SHFT                                          0x6
#define HWIO_SDC3_MCI_POWER_CONTROL_BMSK                                             0x1
#define HWIO_SDC3_MCI_POWER_CONTROL_SHFT                                             0x0

#define HWIO_SDC3_MCI_CLK_ADDR(x)                                                ((x)+ 0x00000004)
#define HWIO_SDC3_MCI_CLK_PHYS(x)                                                ((x)+ 0x00000004)
#define HWIO_SDC3_MCI_CLK_OFFS                                                   (0x00000004)
#define HWIO_SDC3_MCI_CLK_RMSK                                                0xffffff00
#define HWIO_SDC3_MCI_CLK_ATTR                                                       0x3
#define HWIO_SDC3_MCI_CLK_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_CLK_ADDR(x), HWIO_SDC3_MCI_CLK_RMSK)
#define HWIO_SDC3_MCI_CLK_INM(x, m)      \
        in_dword_masked(HWIO_SDC3_MCI_CLK_ADDR(x), m)
#define HWIO_SDC3_MCI_CLK_OUT(x, v)      \
        out_dword(HWIO_SDC3_MCI_CLK_ADDR(x),v)
#define HWIO_SDC3_MCI_CLK_OUTM(x, m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_CLK_ADDR(x),m,v,HWIO_SDC3_MCI_CLK_IN(x))
#define HWIO_SDC3_MCI_CLK_PWRSAVE_DLL_BMSK                                    0x80000000
#define HWIO_SDC3_MCI_CLK_PWRSAVE_DLL_SHFT                                          0x1f
#define HWIO_SDC3_MCI_CLK_SDIO_TRANS_BMSK                                     0x40000000
#define HWIO_SDC3_MCI_CLK_SDIO_TRANS_SHFT                                           0x1e
#define HWIO_SDC3_MCI_CLK_HCLK_IDLE_GATING_BMSK                               0x20000000
#define HWIO_SDC3_MCI_CLK_HCLK_IDLE_GATING_SHFT                                     0x1d
#define HWIO_SDC3_MCI_CLK_MCLK_IDLE_GATING_BMSK                               0x10000000
#define HWIO_SDC3_MCI_CLK_MCLK_IDLE_GATING_SHFT                                     0x1c
#define HWIO_SDC3_MCI_CLK_INT_MCLK_ON_BMSK                                     0x8000000
#define HWIO_SDC3_MCI_CLK_INT_MCLK_ON_SHFT                                          0x1b
#define HWIO_SDC3_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                 0x4000000
#define HWIO_SDC3_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                      0x1a
#define HWIO_SDC3_MCI_CLK_RX_FLOW_TIMING_BMSK                                  0x2000000
#define HWIO_SDC3_MCI_CLK_RX_FLOW_TIMING_SHFT                                       0x19
#define HWIO_SDC3_MCI_CLK_SDC4_MCLK_SEL_BMSK                                   0x1800000
#define HWIO_SDC3_MCI_CLK_SDC4_MCLK_SEL_SHFT                                        0x17
#define HWIO_SDC3_MCI_CLK_CLK_INV_BMSK                                          0x400000
#define HWIO_SDC3_MCI_CLK_CLK_INV_SHFT                                              0x16
#define HWIO_SDC3_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                0x200000
#define HWIO_SDC3_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                    0x15
#define HWIO_SDC3_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                   0x100000
#define HWIO_SDC3_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                       0x14
#define HWIO_SDC3_MCI_CLK_SD_DEV_SEL_BMSK                                        0xc0000
#define HWIO_SDC3_MCI_CLK_SD_DEV_SEL_SHFT                                           0x12
#define HWIO_SDC3_MCI_CLK_HCLKON_SW_EN_BMSK                                      0x20000
#define HWIO_SDC3_MCI_CLK_HCLKON_SW_EN_SHFT                                         0x11
#define HWIO_SDC3_MCI_CLK_SELECT_IN_BMSK                                         0x1c000
#define HWIO_SDC3_MCI_CLK_SELECT_IN_SHFT                                             0xe
#define HWIO_SDC3_MCI_CLK_INVERT_OUT_BMSK                                         0x2000
#define HWIO_SDC3_MCI_CLK_INVERT_OUT_SHFT                                            0xd
#define HWIO_SDC3_MCI_CLK_FLOW_ENA_BMSK                                           0x1000
#define HWIO_SDC3_MCI_CLK_FLOW_ENA_SHFT                                              0xc
#define HWIO_SDC3_MCI_CLK_WIDEBUS_BMSK                                             0xc00
#define HWIO_SDC3_MCI_CLK_WIDEBUS_SHFT                                               0xa
#define HWIO_SDC3_MCI_CLK_PWRSAVE_BMSK                                             0x200
#define HWIO_SDC3_MCI_CLK_PWRSAVE_SHFT                                               0x9
#define HWIO_SDC3_MCI_CLK_ENABLE_BMSK                                              0x100
#define HWIO_SDC3_MCI_CLK_ENABLE_SHFT                                                0x8

#define HWIO_SDC3_MCI_ARGUMENT_ADDR(x)                                           ((x) + 0x00000008)
#define HWIO_SDC3_MCI_ARGUMENT_PHYS(x)                                           ((x) + 0x00000008)
#define HWIO_SDC3_MCI_ARGUMENT_OFFS                                           (0x00000008)
#define HWIO_SDC3_MCI_ARGUMENT_RMSK                                           0xffffffff
#define HWIO_SDC3_MCI_ARGUMENT_ATTR                                                  0x3
#define HWIO_SDC3_MCI_ARGUMENT_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_ARGUMENT_ADDR(x), HWIO_SDC3_MCI_ARGUMENT_RMSK)
#define HWIO_SDC3_MCI_ARGUMENT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_ARGUMENT_ADDR(x), m)
#define HWIO_SDC3_MCI_ARGUMENT_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_ARGUMENT_ADDR(x),v)
#define HWIO_SDC3_MCI_ARGUMENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_ARGUMENT_ADDR(x),m,v,HWIO_SDC3_MCI_ARGUMENT_IN(x))
#define HWIO_SDC3_MCI_ARGUMENT_CMD_ARG_BMSK                                   0xffffffff
#define HWIO_SDC3_MCI_ARGUMENT_CMD_ARG_SHFT                                          0x0

#define HWIO_SDC3_MCI_CMD_ADDR(x)                                                ((x) + 0x0000000c)
#define HWIO_SDC3_MCI_CMD_PHYS(x)                                                ((x) + 0x0000000c)
#define HWIO_SDC3_MCI_CMD_OFFS                                                (0x0000000c)
#define HWIO_SDC3_MCI_CMD_RMSK                                                   0x3ffff
#define HWIO_SDC3_MCI_CMD_ATTR                                                       0x3
#define HWIO_SDC3_MCI_CMD_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_CMD_ADDR(x), HWIO_SDC3_MCI_CMD_RMSK)
#define HWIO_SDC3_MCI_CMD_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_CMD_ADDR(x), m)
#define HWIO_SDC3_MCI_CMD_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_CMD_ADDR(x),v)
#define HWIO_SDC3_MCI_CMD_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_CMD_ADDR(x),m,v,HWIO_SDC3_MCI_CMD_IN(x))
#define HWIO_SDC3_MCI_CMD_AUTO_CMD21_BMSK                                        0x20000
#define HWIO_SDC3_MCI_CMD_AUTO_CMD21_SHFT                                           0x11
#define HWIO_SDC3_MCI_CMD_AUTO_CMD19_BMSK                                        0x10000
#define HWIO_SDC3_MCI_CMD_AUTO_CMD19_SHFT                                           0x10
#define HWIO_SDC3_MCI_CMD_CCS_DISABLE_BMSK                                        0x8000
#define HWIO_SDC3_MCI_CMD_CCS_DISABLE_SHFT                                           0xf
#define HWIO_SDC3_MCI_CMD_CCS_ENABLE_BMSK                                         0x4000
#define HWIO_SDC3_MCI_CMD_CCS_ENABLE_SHFT                                            0xe
#define HWIO_SDC3_MCI_CMD_MCIABORT_BMSK                                           0x2000
#define HWIO_SDC3_MCI_CMD_MCIABORT_SHFT                                              0xd
#define HWIO_SDC3_MCI_CMD_DAT_CMD_BMSK                                            0x1000
#define HWIO_SDC3_MCI_CMD_DAT_CMD_SHFT                                               0xc
#define HWIO_SDC3_MCI_CMD_PROG_ENA_BMSK                                            0x800
#define HWIO_SDC3_MCI_CMD_PROG_ENA_SHFT                                              0xb
#define HWIO_SDC3_MCI_CMD_ENABLE_BMSK                                              0x400
#define HWIO_SDC3_MCI_CMD_ENABLE_SHFT                                                0xa
#define HWIO_SDC3_MCI_CMD_PENDING_BMSK                                             0x200
#define HWIO_SDC3_MCI_CMD_PENDING_SHFT                                               0x9
#define HWIO_SDC3_MCI_CMD_INTERRUPT_BMSK                                           0x100
#define HWIO_SDC3_MCI_CMD_INTERRUPT_SHFT                                             0x8
#define HWIO_SDC3_MCI_CMD_LONGRSP_BMSK                                              0x80
#define HWIO_SDC3_MCI_CMD_LONGRSP_SHFT                                               0x7
#define HWIO_SDC3_MCI_CMD_RESPONSE_BMSK                                             0x40
#define HWIO_SDC3_MCI_CMD_RESPONSE_SHFT                                              0x6
#define HWIO_SDC3_MCI_CMD_CMD_INDEX_BMSK                                            0x3f
#define HWIO_SDC3_MCI_CMD_CMD_INDEX_SHFT                                             0x0

#define HWIO_SDC3_MCI_RESP_CMD_ADDR(x)                                           ((x) + 0x00000010)
#define HWIO_SDC3_MCI_RESP_CMD_PHYS(x)                                           ((x) + 0x00000010)
#define HWIO_SDC3_MCI_RESP_CMD_OFFS                                           (0x00000010)
#define HWIO_SDC3_MCI_RESP_CMD_RMSK                                                 0x3f
#define HWIO_SDC3_MCI_RESP_CMD_ATTR                                                  0x1
#define HWIO_SDC3_MCI_RESP_CMD_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_RESP_CMD_ADDR(x), HWIO_SDC3_MCI_RESP_CMD_RMSK)
#define HWIO_SDC3_MCI_RESP_CMD_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_RESP_CMD_ADDR(x), m)
#define HWIO_SDC3_MCI_RESP_CMD_RESPCMD_BMSK                                         0x3f
#define HWIO_SDC3_MCI_RESP_CMD_RESPCMD_SHFT                                          0x0

#define HWIO_SDC3_MCI_RESPn_ADDR(x)(n)                                           ((x) + 0x00000014 + 0x4 * (n))
#define HWIO_SDC3_MCI_RESPn_PHYS(x)(n)                                           ((x) + 0x00000014 + 0x4 * (n))
#define HWIO_SDC3_MCI_RESPn_OFFS(n)                                           (0x00000014 + 0x4 * (n))
#define HWIO_SDC3_MCI_RESPn_RMSK                                              0xffffffff
#define HWIO_SDC3_MCI_RESPn_MAXn                                                       3
#define HWIO_SDC3_MCI_RESPn_ATTR                                                     0x1
#define HWIO_SDC3_MCI_RESPn_INI(n)        \
        in_dword_masked(HWIO_SDC3_MCI_RESPn_ADDR(x)(n), HWIO_SDC3_MCI_RESPn_RMSK)
#define HWIO_SDC3_MCI_RESPn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC3_MCI_RESPn_ADDR(x)(n), mask)
#define HWIO_SDC3_MCI_RESPn_STATUS_BMSK                                       0xffffffff
#define HWIO_SDC3_MCI_RESPn_STATUS_SHFT                                              0x0

#define HWIO_SDC3_MCI_DATA_TIMER_ADDR(x)                                         ((x) + 0x00000024)
#define HWIO_SDC3_MCI_DATA_TIMER_PHYS(x)                                         ((x) + 0x00000024)
#define HWIO_SDC3_MCI_DATA_TIMER_OFFS                                         (0x00000024)
#define HWIO_SDC3_MCI_DATA_TIMER_RMSK                                         0xffffffff
#define HWIO_SDC3_MCI_DATA_TIMER_ATTR                                                0x3
#define HWIO_SDC3_MCI_DATA_TIMER_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DATA_TIMER_ADDR(x), HWIO_SDC3_MCI_DATA_TIMER_RMSK)
#define HWIO_SDC3_MCI_DATA_TIMER_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DATA_TIMER_ADDR(x), m)
#define HWIO_SDC3_MCI_DATA_TIMER_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DATA_TIMER_ADDR(x),v)
#define HWIO_SDC3_MCI_DATA_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DATA_TIMER_ADDR(x),m,v,HWIO_SDC3_MCI_DATA_TIMER_IN(x))
#define HWIO_SDC3_MCI_DATA_TIMER_DATA_TIME_BMSK                               0xffffffff
#define HWIO_SDC3_MCI_DATA_TIMER_DATA_TIME_SHFT                                      0x0

#define HWIO_SDC3_MCI_DATA_LENGTH_ADDR(x)                                        ((x) + 0x00000028)
#define HWIO_SDC3_MCI_DATA_LENGTH_PHYS(x)                                        ((x) + 0x00000028)
#define HWIO_SDC3_MCI_DATA_LENGTH_OFFS                                        (0x00000028)
#define HWIO_SDC3_MCI_DATA_LENGTH_RMSK                                         0x1ffffff
#define HWIO_SDC3_MCI_DATA_LENGTH_ATTR                                               0x3
#define HWIO_SDC3_MCI_DATA_LENGTH_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DATA_LENGTH_ADDR(x), HWIO_SDC3_MCI_DATA_LENGTH_RMSK)
#define HWIO_SDC3_MCI_DATA_LENGTH_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DATA_LENGTH_ADDR(x), m)
#define HWIO_SDC3_MCI_DATA_LENGTH_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DATA_LENGTH_ADDR(x),v)
#define HWIO_SDC3_MCI_DATA_LENGTH_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DATA_LENGTH_ADDR(x),m,v,HWIO_SDC3_MCI_DATA_LENGTH_IN(x))
#define HWIO_SDC3_MCI_DATA_LENGTH_DATALENGTH_BMSK                              0x1ffffff
#define HWIO_SDC3_MCI_DATA_LENGTH_DATALENGTH_SHFT                                    0x0

#define HWIO_SDC3_MCI_DATA_CTL_ADDR(x)                                           ((x) + 0x0000002c)
#define HWIO_SDC3_MCI_DATA_CTL_PHYS(x)                                           ((x) + 0x0000002c)
#define HWIO_SDC3_MCI_DATA_CTL_OFFS                                           (0x0000002c)
#define HWIO_SDC3_MCI_DATA_CTL_RMSK                                             0x3fffff
#define HWIO_SDC3_MCI_DATA_CTL_ATTR                                                  0x3
#define HWIO_SDC3_MCI_DATA_CTL_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DATA_CTL_ADDR(x), HWIO_SDC3_MCI_DATA_CTL_RMSK)
#define HWIO_SDC3_MCI_DATA_CTL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DATA_CTL_ADDR(x), m)
#define HWIO_SDC3_MCI_DATA_CTL_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DATA_CTL_ADDR(x),v)
#define HWIO_SDC3_MCI_DATA_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DATA_CTL_ADDR(x),m,v,HWIO_SDC3_MCI_DATA_CTL_IN(x))
#define HWIO_SDC3_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                               0x200000
#define HWIO_SDC3_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                   0x15
#define HWIO_SDC3_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                0x100000
#define HWIO_SDC3_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                    0x14
#define HWIO_SDC3_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                               0x80000
#define HWIO_SDC3_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                  0x13
#define HWIO_SDC3_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                            0x40000
#define HWIO_SDC3_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                               0x12
#define HWIO_SDC3_MCI_DATA_CTL_DATA_PEND_BMSK                                    0x20000
#define HWIO_SDC3_MCI_DATA_CTL_DATA_PEND_SHFT                                       0x11
#define HWIO_SDC3_MCI_DATA_CTL_BLOCKSIZE_BMSK                                    0x1fff0
#define HWIO_SDC3_MCI_DATA_CTL_BLOCKSIZE_SHFT                                        0x4
#define HWIO_SDC3_MCI_DATA_CTL_DM_ENABLE_BMSK                                        0x8
#define HWIO_SDC3_MCI_DATA_CTL_DM_ENABLE_SHFT                                        0x3
#define HWIO_SDC3_MCI_DATA_CTL_MODE_BMSK                                             0x4
#define HWIO_SDC3_MCI_DATA_CTL_MODE_SHFT                                             0x2
#define HWIO_SDC3_MCI_DATA_CTL_DIRECTION_BMSK                                        0x2
#define HWIO_SDC3_MCI_DATA_CTL_DIRECTION_SHFT                                        0x1
#define HWIO_SDC3_MCI_DATA_CTL_ENABLE_BMSK                                           0x1
#define HWIO_SDC3_MCI_DATA_CTL_ENABLE_SHFT                                           0x0

#define HWIO_SDC3_MCI_DATA_COUNT_ADDR(x)                                         ((x) + 0x00000030)
#define HWIO_SDC3_MCI_DATA_COUNT_PHYS(x)                                         ((x) + 0x00000030)
#define HWIO_SDC3_MCI_DATA_COUNT_OFFS                                         (0x00000030)
#define HWIO_SDC3_MCI_DATA_COUNT_RMSK                                          0x1ffffff
#define HWIO_SDC3_MCI_DATA_COUNT_ATTR                                                0x1
#define HWIO_SDC3_MCI_DATA_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DATA_COUNT_ADDR(x), HWIO_SDC3_MCI_DATA_COUNT_RMSK)
#define HWIO_SDC3_MCI_DATA_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DATA_COUNT_ADDR(x), m)
#define HWIO_SDC3_MCI_DATA_COUNT_DATACOUNT_BMSK                                0x1ffffff
#define HWIO_SDC3_MCI_DATA_COUNT_DATACOUNT_SHFT                                      0x0

#define HWIO_SDC3_MCI_STATUS_ADDR(x)                                             ((x) + 0x00000034)
#define HWIO_SDC3_MCI_STATUS_PHYS(x)                                             ((x) + 0x00000034)
#define HWIO_SDC3_MCI_STATUS_OFFS                                             (0x00000034)
#define HWIO_SDC3_MCI_STATUS_RMSK                                             0xffffffff
#define HWIO_SDC3_MCI_STATUS_ATTR                                                    0x1
#define HWIO_SDC3_MCI_STATUS_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_STATUS_ADDR(x), HWIO_SDC3_MCI_STATUS_RMSK)
#define HWIO_SDC3_MCI_STATUS_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_STATUS_ADDR(x), m)
#define HWIO_SDC3_MCI_STATUS_STATUS2_INT_BMSK                                 0x80000000
#define HWIO_SDC3_MCI_STATUS_STATUS2_INT_SHFT                                       0x1f
#define HWIO_SDC3_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                          0x40000000
#define HWIO_SDC3_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                0x1e
#define HWIO_SDC3_MCI_STATUS_BOOT_TIMEOUT_BMSK                                0x20000000
#define HWIO_SDC3_MCI_STATUS_BOOT_TIMEOUT_SHFT                                      0x1d
#define HWIO_SDC3_MCI_STATUS_BOOT_ACK_ERR_BMSK                                0x10000000
#define HWIO_SDC3_MCI_STATUS_BOOT_ACK_ERR_SHFT                                      0x1c
#define HWIO_SDC3_MCI_STATUS_BOOT_ACK_REC_BMSK                                 0x8000000
#define HWIO_SDC3_MCI_STATUS_BOOT_ACK_REC_SHFT                                      0x1b
#define HWIO_SDC3_MCI_STATUS_CCS_TIMEOUT_BMSK                                  0x4000000
#define HWIO_SDC3_MCI_STATUS_CCS_TIMEOUT_SHFT                                       0x1a
#define HWIO_SDC3_MCI_STATUS_SDIO_INTR_OPER_BMSK                               0x2000000
#define HWIO_SDC3_MCI_STATUS_SDIO_INTR_OPER_SHFT                                    0x19
#define HWIO_SDC3_MCI_STATUS_ATA_CMD_COMPL_BMSK                                0x1000000
#define HWIO_SDC3_MCI_STATUS_ATA_CMD_COMPL_SHFT                                     0x18
#define HWIO_SDC3_MCI_STATUS_PROG_DONE_BMSK                                     0x800000
#define HWIO_SDC3_MCI_STATUS_PROG_DONE_SHFT                                         0x17
#define HWIO_SDC3_MCI_STATUS_SDIO_INTR_BMSK                                     0x400000
#define HWIO_SDC3_MCI_STATUS_SDIO_INTR_SHFT                                         0x16
#define HWIO_SDC3_MCI_STATUS_RXDATA_AVLBL_BMSK                                  0x200000
#define HWIO_SDC3_MCI_STATUS_RXDATA_AVLBL_SHFT                                      0x15
#define HWIO_SDC3_MCI_STATUS_TXDATA_AVLBL_BMSK                                  0x100000
#define HWIO_SDC3_MCI_STATUS_TXDATA_AVLBL_SHFT                                      0x14
#define HWIO_SDC3_MCI_STATUS_RXFIFO_EMPTY_BMSK                                   0x80000
#define HWIO_SDC3_MCI_STATUS_RXFIFO_EMPTY_SHFT                                      0x13
#define HWIO_SDC3_MCI_STATUS_TXFIFO_EMPTY_BMSK                                   0x40000
#define HWIO_SDC3_MCI_STATUS_TXFIFO_EMPTY_SHFT                                      0x12
#define HWIO_SDC3_MCI_STATUS_RXFIFO_FULL_BMSK                                    0x20000
#define HWIO_SDC3_MCI_STATUS_RXFIFO_FULL_SHFT                                       0x11
#define HWIO_SDC3_MCI_STATUS_TXFIFO_FULL_BMSK                                    0x10000
#define HWIO_SDC3_MCI_STATUS_TXFIFO_FULL_SHFT                                       0x10
#define HWIO_SDC3_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                0x8000
#define HWIO_SDC3_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                   0xf
#define HWIO_SDC3_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                0x4000
#define HWIO_SDC3_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                   0xe
#define HWIO_SDC3_MCI_STATUS_RXACTIVE_BMSK                                        0x2000
#define HWIO_SDC3_MCI_STATUS_RXACTIVE_SHFT                                           0xd
#define HWIO_SDC3_MCI_STATUS_TXACTIVE_BMSK                                        0x1000
#define HWIO_SDC3_MCI_STATUS_TXACTIVE_SHFT                                           0xc
#define HWIO_SDC3_MCI_STATUS_CMD_ACTIVE_BMSK                                       0x800
#define HWIO_SDC3_MCI_STATUS_CMD_ACTIVE_SHFT                                         0xb
#define HWIO_SDC3_MCI_STATUS_DATA_BLK_END_BMSK                                     0x400
#define HWIO_SDC3_MCI_STATUS_DATA_BLK_END_SHFT                                       0xa
#define HWIO_SDC3_MCI_STATUS_START_BIT_ERR_BMSK                                    0x200
#define HWIO_SDC3_MCI_STATUS_START_BIT_ERR_SHFT                                      0x9
#define HWIO_SDC3_MCI_STATUS_DATAEND_BMSK                                          0x100
#define HWIO_SDC3_MCI_STATUS_DATAEND_SHFT                                            0x8
#define HWIO_SDC3_MCI_STATUS_CMD_SENT_BMSK                                          0x80
#define HWIO_SDC3_MCI_STATUS_CMD_SENT_SHFT                                           0x7
#define HWIO_SDC3_MCI_STATUS_CMD_RESPONSE_END_BMSK                                  0x40
#define HWIO_SDC3_MCI_STATUS_CMD_RESPONSE_END_SHFT                                   0x6
#define HWIO_SDC3_MCI_STATUS_RX_OVERRUN_BMSK                                        0x20
#define HWIO_SDC3_MCI_STATUS_RX_OVERRUN_SHFT                                         0x5
#define HWIO_SDC3_MCI_STATUS_TX_UNDERRUN_BMSK                                       0x10
#define HWIO_SDC3_MCI_STATUS_TX_UNDERRUN_SHFT                                        0x4
#define HWIO_SDC3_MCI_STATUS_DATA_TIMEOUT_BMSK                                       0x8
#define HWIO_SDC3_MCI_STATUS_DATA_TIMEOUT_SHFT                                       0x3
#define HWIO_SDC3_MCI_STATUS_CMD_TIMEOUT_BMSK                                        0x4
#define HWIO_SDC3_MCI_STATUS_CMD_TIMEOUT_SHFT                                        0x2
#define HWIO_SDC3_MCI_STATUS_DATA_CRC_FAIL_BMSK                                      0x2
#define HWIO_SDC3_MCI_STATUS_DATA_CRC_FAIL_SHFT                                      0x1
#define HWIO_SDC3_MCI_STATUS_CMD_CRC_FAIL_BMSK                                       0x1
#define HWIO_SDC3_MCI_STATUS_CMD_CRC_FAIL_SHFT                                       0x0

#define HWIO_SDC3_MCI_CLEAR_ADDR(x)                                              ((x) + 0x00000038)
#define HWIO_SDC3_MCI_CLEAR_PHYS(x)                                              ((x) + 0x00000038)
#define HWIO_SDC3_MCI_CLEAR_OFFS                                              (0x00000038)
#define HWIO_SDC3_MCI_CLEAR_RMSK                                              0x7dc007ff
#define HWIO_SDC3_MCI_CLEAR_ATTR                                                     0x2
#define HWIO_SDC3_MCI_CLEAR_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_CLEAR_ADDR(x),v)
#define HWIO_SDC3_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                       0x40000000
#define HWIO_SDC3_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                             0x1e
#define HWIO_SDC3_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                             0x20000000
#define HWIO_SDC3_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                   0x1d
#define HWIO_SDC3_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                             0x10000000
#define HWIO_SDC3_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                   0x1c
#define HWIO_SDC3_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                              0x8000000
#define HWIO_SDC3_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                   0x1b
#define HWIO_SDC3_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                               0x4000000
#define HWIO_SDC3_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                    0x1a
#define HWIO_SDC3_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                             0x1000000
#define HWIO_SDC3_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                  0x18
#define HWIO_SDC3_MCI_CLEAR_PROG_DONE_CLR_BMSK                                  0x800000
#define HWIO_SDC3_MCI_CLEAR_PROG_DONE_CLR_SHFT                                      0x17
#define HWIO_SDC3_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                  0x400000
#define HWIO_SDC3_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                      0x16
#define HWIO_SDC3_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                  0x400
#define HWIO_SDC3_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                    0xa
#define HWIO_SDC3_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                 0x200
#define HWIO_SDC3_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                   0x9
#define HWIO_SDC3_MCI_CLEAR_DATA_END_CLR_BMSK                                      0x100
#define HWIO_SDC3_MCI_CLEAR_DATA_END_CLR_SHFT                                        0x8
#define HWIO_SDC3_MCI_CLEAR_CMD_SENT_CLR_BMSK                                       0x80
#define HWIO_SDC3_MCI_CLEAR_CMD_SENT_CLR_SHFT                                        0x7
#define HWIO_SDC3_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                   0x40
#define HWIO_SDC3_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                    0x6
#define HWIO_SDC3_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                     0x20
#define HWIO_SDC3_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                      0x5
#define HWIO_SDC3_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                    0x10
#define HWIO_SDC3_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                     0x4
#define HWIO_SDC3_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                    0x8
#define HWIO_SDC3_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                    0x3
#define HWIO_SDC3_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                      0x4
#define HWIO_SDC3_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                      0x2
#define HWIO_SDC3_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                   0x2
#define HWIO_SDC3_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                   0x1
#define HWIO_SDC3_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                    0x1
#define HWIO_SDC3_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                    0x0

#define HWIO_SDC3_MCI_INT_MASKn_ADDR(x,n)                                       ((x) + 0x0000003c + 0x4 * (n))
#define HWIO_SDC3_MCI_INT_MASKn_PHYS(x,n)                                       ((x) + 0x0000003c + 0x4 * (n))
#define HWIO_SDC3_MCI_INT_MASKn_OFFS(x,n)                                       (0x0000003c + 0x4 * (n))
#define HWIO_SDC3_MCI_INT_MASKn_RMSK                                          0xffffffff
#define HWIO_SDC3_MCI_INT_MASKn_MAXn                                                   1
#define HWIO_SDC3_MCI_INT_MASKn_ATTR                                                 0x3
#define HWIO_SDC3_MCI_INT_MASKn_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_MCI_INT_MASKn_ADDR(x,n), HWIO_SDC3_MCI_INT_MASKn_RMSK)
#define HWIO_SDC3_MCI_INT_MASKn_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_MCI_INT_MASKn_ADDR(x,n), mask)
#define HWIO_SDC3_MCI_INT_MASKn_OUTI(x,n,val)    \
        out_dword(HWIO_SDC3_MCI_INT_MASKn_ADDR(x,n),val)
#define HWIO_SDC3_MCI_INT_MASKn_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_MCI_INT_MASKn_ADDR(x,n),mask,val,HWIO_SDC3_MCI_INT_MASKn_INI(x,n))
#define HWIO_SDC3_MCI_INT_MASKn_MASK31_BMSK                                   0x80000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK31_SHFT                                         0x1f
#define HWIO_SDC3_MCI_INT_MASKn_MASK30_BMSK                                   0x40000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK30_SHFT                                         0x1e
#define HWIO_SDC3_MCI_INT_MASKn_MASK29_BMSK                                   0x20000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK29_SHFT                                         0x1d
#define HWIO_SDC3_MCI_INT_MASKn_MASK28_BMSK                                   0x10000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK28_SHFT                                         0x1c
#define HWIO_SDC3_MCI_INT_MASKn_MASK27_BMSK                                    0x8000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK27_SHFT                                         0x1b
#define HWIO_SDC3_MCI_INT_MASKn_MASK26_BMSK                                    0x4000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK26_SHFT                                         0x1a
#define HWIO_SDC3_MCI_INT_MASKn_MASK25_BMSK                                    0x2000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK25_SHFT                                         0x19
#define HWIO_SDC3_MCI_INT_MASKn_MASK24_BMSK                                    0x1000000
#define HWIO_SDC3_MCI_INT_MASKn_MASK24_SHFT                                         0x18
#define HWIO_SDC3_MCI_INT_MASKn_MASK23_BMSK                                     0x800000
#define HWIO_SDC3_MCI_INT_MASKn_MASK23_SHFT                                         0x17
#define HWIO_SDC3_MCI_INT_MASKn_MASK22_BMSK                                     0x400000
#define HWIO_SDC3_MCI_INT_MASKn_MASK22_SHFT                                         0x16
#define HWIO_SDC3_MCI_INT_MASKn_MASK21_BMSK                                     0x200000
#define HWIO_SDC3_MCI_INT_MASKn_MASK21_SHFT                                         0x15
#define HWIO_SDC3_MCI_INT_MASKn_MASK20_BMSK                                     0x100000
#define HWIO_SDC3_MCI_INT_MASKn_MASK20_SHFT                                         0x14
#define HWIO_SDC3_MCI_INT_MASKn_MASK19_BMSK                                      0x80000
#define HWIO_SDC3_MCI_INT_MASKn_MASK19_SHFT                                         0x13
#define HWIO_SDC3_MCI_INT_MASKn_MASK18_BMSK                                      0x40000
#define HWIO_SDC3_MCI_INT_MASKn_MASK18_SHFT                                         0x12
#define HWIO_SDC3_MCI_INT_MASKn_MASK17_BMSK                                      0x20000
#define HWIO_SDC3_MCI_INT_MASKn_MASK17_SHFT                                         0x11
#define HWIO_SDC3_MCI_INT_MASKn_MASK16_BMSK                                      0x10000
#define HWIO_SDC3_MCI_INT_MASKn_MASK16_SHFT                                         0x10
#define HWIO_SDC3_MCI_INT_MASKn_MASK15_BMSK                                       0x8000
#define HWIO_SDC3_MCI_INT_MASKn_MASK15_SHFT                                          0xf
#define HWIO_SDC3_MCI_INT_MASKn_MASK14_BMSK                                       0x4000
#define HWIO_SDC3_MCI_INT_MASKn_MASK14_SHFT                                          0xe
#define HWIO_SDC3_MCI_INT_MASKn_MASK13_BMSK                                       0x2000
#define HWIO_SDC3_MCI_INT_MASKn_MASK13_SHFT                                          0xd
#define HWIO_SDC3_MCI_INT_MASKn_MASK12_BMSK                                       0x1000
#define HWIO_SDC3_MCI_INT_MASKn_MASK12_SHFT                                          0xc
#define HWIO_SDC3_MCI_INT_MASKn_MASK11_BMSK                                        0x800
#define HWIO_SDC3_MCI_INT_MASKn_MASK11_SHFT                                          0xb
#define HWIO_SDC3_MCI_INT_MASKn_MASK10_BMSK                                        0x400
#define HWIO_SDC3_MCI_INT_MASKn_MASK10_SHFT                                          0xa
#define HWIO_SDC3_MCI_INT_MASKn_MASK9_BMSK                                         0x200
#define HWIO_SDC3_MCI_INT_MASKn_MASK9_SHFT                                           0x9
#define HWIO_SDC3_MCI_INT_MASKn_MASK8_BMSK                                         0x100
#define HWIO_SDC3_MCI_INT_MASKn_MASK8_SHFT                                           0x8
#define HWIO_SDC3_MCI_INT_MASKn_MASK7_BMSK                                          0x80
#define HWIO_SDC3_MCI_INT_MASKn_MASK7_SHFT                                           0x7
#define HWIO_SDC3_MCI_INT_MASKn_MASK6_BMSK                                          0x40
#define HWIO_SDC3_MCI_INT_MASKn_MASK6_SHFT                                           0x6
#define HWIO_SDC3_MCI_INT_MASKn_MASK5_BMSK                                          0x20
#define HWIO_SDC3_MCI_INT_MASKn_MASK5_SHFT                                           0x5
#define HWIO_SDC3_MCI_INT_MASKn_MASK4_BMSK                                          0x10
#define HWIO_SDC3_MCI_INT_MASKn_MASK4_SHFT                                           0x4
#define HWIO_SDC3_MCI_INT_MASKn_MASK3_BMSK                                           0x8
#define HWIO_SDC3_MCI_INT_MASKn_MASK3_SHFT                                           0x3
#define HWIO_SDC3_MCI_INT_MASKn_MASK2_BMSK                                           0x4
#define HWIO_SDC3_MCI_INT_MASKn_MASK2_SHFT                                           0x2
#define HWIO_SDC3_MCI_INT_MASKn_MASK1_BMSK                                           0x2
#define HWIO_SDC3_MCI_INT_MASKn_MASK1_SHFT                                           0x1
#define HWIO_SDC3_MCI_INT_MASKn_MASK0_BMSK                                           0x1
#define HWIO_SDC3_MCI_INT_MASKn_MASK0_SHFT                                           0x0

#define HWIO_SDC3_MCI_FIFO_COUNT_ADDR(x)                                         ((x) + 0x00000044)
#define HWIO_SDC3_MCI_FIFO_COUNT_PHYS(x)                                         ((x) + 0x00000044)
#define HWIO_SDC3_MCI_FIFO_COUNT_OFFS                                         (0x00000044)
#define HWIO_SDC3_MCI_FIFO_COUNT_RMSK                                           0xffffff
#define HWIO_SDC3_MCI_FIFO_COUNT_ATTR                                                0x1
#define HWIO_SDC3_MCI_FIFO_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_FIFO_COUNT_ADDR(x), HWIO_SDC3_MCI_FIFO_COUNT_RMSK)
#define HWIO_SDC3_MCI_FIFO_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_FIFO_COUNT_ADDR(x), m)
#define HWIO_SDC3_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                0xffffff
#define HWIO_SDC3_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                     0x0

#define HWIO_SDC3_MCI_BOOT_ADDR(x)                                               ((x) + 0x00000048)
#define HWIO_SDC3_MCI_BOOT_PHYS(x)                                               ((x) + 0x00000048)
#define HWIO_SDC3_MCI_BOOT_OFFS                                               (0x00000048)
#define HWIO_SDC3_MCI_BOOT_RMSK                                                      0xf
#define HWIO_SDC3_MCI_BOOT_ATTR                                                      0x3
#define HWIO_SDC3_MCI_BOOT_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_BOOT_ADDR(x), HWIO_SDC3_MCI_BOOT_RMSK)
#define HWIO_SDC3_MCI_BOOT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_BOOT_ADDR(x), m)
#define HWIO_SDC3_MCI_BOOT_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_BOOT_ADDR(x),v)
#define HWIO_SDC3_MCI_BOOT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_BOOT_ADDR(x),m,v,HWIO_SDC3_MCI_BOOT_IN(x))
#define HWIO_SDC3_MCI_BOOT_EARLY_ASSERT_CMD_LINE_BMSK                                0x8
#define HWIO_SDC3_MCI_BOOT_EARLY_ASSERT_CMD_LINE_SHFT                                0x3
#define HWIO_SDC3_MCI_BOOT_BOOT_ACK_EN_BMSK                                          0x4
#define HWIO_SDC3_MCI_BOOT_BOOT_ACK_EN_SHFT                                          0x2
#define HWIO_SDC3_MCI_BOOT_BOOT_EN_BMSK                                              0x2
#define HWIO_SDC3_MCI_BOOT_BOOT_EN_SHFT                                              0x1
#define HWIO_SDC3_MCI_BOOT_BOOT_MODE_BMSK                                            0x1
#define HWIO_SDC3_MCI_BOOT_BOOT_MODE_SHFT                                            0x0

#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_ADDR(x)                                     ((x) + 0x0000004c)
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_PHYS(x)                                     ((x) + 0x0000004c)
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_OFFS                                     (0x0000004c)
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_RMSK                                     0xffffffff
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_ATTR                                            0x3
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_BOOT_ACK_TIMER_ADDR(x), HWIO_SDC3_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_BOOT_ACK_TIMER_ADDR(x), m)
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_BOOT_ACK_TIMER_ADDR(x),v)
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_BOOT_ACK_TIMER_ADDR(x),m,v,HWIO_SDC3_MCI_BOOT_ACK_TIMER_IN(x))
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                      0xffffffff
#define HWIO_SDC3_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                             0x0

#define HWIO_SDC3_MCI_VERSION_ADDR(x)                                            ((x) + 0x00000050)
#define HWIO_SDC3_MCI_VERSION_PHYS(x)                                            ((x) + 0x00000050)
#define HWIO_SDC3_MCI_VERSION_OFFS                                            (0x00000050)
#define HWIO_SDC3_MCI_VERSION_RMSK                                            0xffffffff
#define HWIO_SDC3_MCI_VERSION_ATTR                                                   0x1
#define HWIO_SDC3_MCI_VERSION_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_VERSION_ADDR(x), HWIO_SDC3_MCI_VERSION_RMSK)
#define HWIO_SDC3_MCI_VERSION_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_VERSION_ADDR(x), m)
#define HWIO_SDC3_MCI_VERSION_MCI_VERSION_BMSK                                0xffffffff
#define HWIO_SDC3_MCI_VERSION_MCI_VERSION_SHFT                                       0x0

#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_ADDR(x)                                 ((x) + 0x00000054)
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_PHYS(x)                                 ((x) + 0x00000054)
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_OFFS                                 (0x00000054)
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_RMSK                                 0xf00000ff
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_ATTR                                        0x3
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_EMULATION_DLY_LINE_ADDR(x), HWIO_SDC3_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_EMULATION_DLY_LINE_ADDR(x), m)
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_EMULATION_DLY_LINE_ADDR(x),v)
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_EMULATION_DLY_LINE_ADDR(x),m,v,HWIO_SDC3_MCI_EMULATION_DLY_LINE_IN(x))
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                        0x80000000
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                              0x1f
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                       0x40000000
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                             0x1e
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                      0x20000000
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                            0x1d
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                       0x10000000
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                             0x1c
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                       0xff
#define HWIO_SDC3_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                        0x0

#define HWIO_SDC3_MCI_CCS_TIMER_ADDR(x)                                          ((x) + 0x00000058)
#define HWIO_SDC3_MCI_CCS_TIMER_PHYS(x)                                          ((x) + 0x00000058)
#define HWIO_SDC3_MCI_CCS_TIMER_OFFS                                          (0x00000058)
#define HWIO_SDC3_MCI_CCS_TIMER_RMSK                                          0xffffffff
#define HWIO_SDC3_MCI_CCS_TIMER_ATTR                                                 0x3
#define HWIO_SDC3_MCI_CCS_TIMER_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_CCS_TIMER_ADDR(x), HWIO_SDC3_MCI_CCS_TIMER_RMSK)
#define HWIO_SDC3_MCI_CCS_TIMER_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_CCS_TIMER_ADDR(x), m)
#define HWIO_SDC3_MCI_CCS_TIMER_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_CCS_TIMER_ADDR(x),v)
#define HWIO_SDC3_MCI_CCS_TIMER_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_CCS_TIMER_ADDR(x),m,v,HWIO_SDC3_MCI_CCS_TIMER_IN(x))
#define HWIO_SDC3_MCI_CCS_TIMER_CCS_TIMER_BMSK                                0xffffffff
#define HWIO_SDC3_MCI_CCS_TIMER_CCS_TIMER_SHFT                                       0x0

#define HWIO_SDC3_MCI_RESPONSE_MASK_ADDR(x)                                      ((x) + 0x0000005c)
#define HWIO_SDC3_MCI_RESPONSE_MASK_PHYS(x)                                      ((x) + 0x0000005c)
#define HWIO_SDC3_MCI_RESPONSE_MASK_OFFS                                      (0x0000005c)
#define HWIO_SDC3_MCI_RESPONSE_MASK_RMSK                                      0xffffffff
#define HWIO_SDC3_MCI_RESPONSE_MASK_ATTR                                             0x3
#define HWIO_SDC3_MCI_RESPONSE_MASK_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_RESPONSE_MASK_ADDR(x), HWIO_SDC3_MCI_RESPONSE_MASK_RMSK)
#define HWIO_SDC3_MCI_RESPONSE_MASK_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_RESPONSE_MASK_ADDR(x), m)
#define HWIO_SDC3_MCI_RESPONSE_MASK_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_RESPONSE_MASK_ADDR(x),v)
#define HWIO_SDC3_MCI_RESPONSE_MASK_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_RESPONSE_MASK_ADDR(x),m,v,HWIO_SDC3_MCI_RESPONSE_MASK_IN(x))
#define HWIO_SDC3_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                        0xffffffff
#define HWIO_SDC3_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                               0x0

#define HWIO_SDC3_MCI_DLL_CONFIG_ADDR(x)                                         ((x) + 0x00000060)
#define HWIO_SDC3_MCI_DLL_CONFIG_PHYS(x)                                         ((x) + 0x00000060)
#define HWIO_SDC3_MCI_DLL_CONFIG_OFFS                                         (0x00000060)
#define HWIO_SDC3_MCI_DLL_CONFIG_RMSK                                         0xffffffff
#define HWIO_SDC3_MCI_DLL_CONFIG_ATTR                                                0x3
#define HWIO_SDC3_MCI_DLL_CONFIG_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DLL_CONFIG_ADDR(x), HWIO_SDC3_MCI_DLL_CONFIG_RMSK)
#define HWIO_SDC3_MCI_DLL_CONFIG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DLL_CONFIG_ADDR(x), m)
#define HWIO_SDC3_MCI_DLL_CONFIG_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DLL_CONFIG_ADDR(x),v)
#define HWIO_SDC3_MCI_DLL_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DLL_CONFIG_ADDR(x),m,v,HWIO_SDC3_MCI_DLL_CONFIG_IN(x))
#define HWIO_SDC3_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                           0x80000000
#define HWIO_SDC3_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                 0x1f
#define HWIO_SDC3_MCI_DLL_CONFIG_DLL_RST_BMSK                                 0x40000000
#define HWIO_SDC3_MCI_DLL_CONFIG_DLL_RST_SHFT                                       0x1e
#define HWIO_SDC3_MCI_DLL_CONFIG_PDN_BMSK                                     0x20000000
#define HWIO_SDC3_MCI_DLL_CONFIG_PDN_SHFT                                           0x1d
#define HWIO_SDC3_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                             0x10000000
#define HWIO_SDC3_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                   0x1c
#define HWIO_SDC3_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                               0x8000000
#define HWIO_SDC3_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                    0x1b
#define HWIO_SDC3_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                0x7000000
#define HWIO_SDC3_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                     0x18
#define HWIO_SDC3_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                0xf00000
#define HWIO_SDC3_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                    0x14
#define HWIO_SDC3_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                 0x80000
#define HWIO_SDC3_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                    0x13
#define HWIO_SDC3_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                  0x40000
#define HWIO_SDC3_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                     0x12
#define HWIO_SDC3_MCI_DLL_CONFIG_CDR_EN_BMSK                                     0x20000
#define HWIO_SDC3_MCI_DLL_CONFIG_CDR_EN_SHFT                                        0x11
#define HWIO_SDC3_MCI_DLL_CONFIG_DLL_EN_BMSK                                     0x10000
#define HWIO_SDC3_MCI_DLL_CONFIG_DLL_EN_SHFT                                        0x10
#define HWIO_SDC3_MCI_DLL_CONFIG_SDC4_CONFIG_BMSK                                 0xffff
#define HWIO_SDC3_MCI_DLL_CONFIG_SDC4_CONFIG_SHFT                                    0x0

#define HWIO_SDC3_MCI_DLL_TEST_CTL_ADDR(x)                                       ((x) + 0x00000064)
#define HWIO_SDC3_MCI_DLL_TEST_CTL_PHYS(x)                                       ((x) + 0x00000064)
#define HWIO_SDC3_MCI_DLL_TEST_CTL_OFFS                                       (0x00000064)
#define HWIO_SDC3_MCI_DLL_TEST_CTL_RMSK                                       0xffffffff
#define HWIO_SDC3_MCI_DLL_TEST_CTL_ATTR                                              0x3
#define HWIO_SDC3_MCI_DLL_TEST_CTL_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DLL_TEST_CTL_ADDR(x), HWIO_SDC3_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_SDC3_MCI_DLL_TEST_CTL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DLL_TEST_CTL_ADDR(x), m)
#define HWIO_SDC3_MCI_DLL_TEST_CTL_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DLL_TEST_CTL_ADDR(x),v)
#define HWIO_SDC3_MCI_DLL_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DLL_TEST_CTL_ADDR(x),m,v,HWIO_SDC3_MCI_DLL_TEST_CTL_IN(x))
#define HWIO_SDC3_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                     0xffffffff
#define HWIO_SDC3_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                            0x0

#define HWIO_SDC3_MCI_DLL_STATUS_ADDR(x)                                         ((x) + 0x00000068)
#define HWIO_SDC3_MCI_DLL_STATUS_PHYS(x)                                         ((x) + 0x00000068)
#define HWIO_SDC3_MCI_DLL_STATUS_OFFS                                         (0x00000068)
#define HWIO_SDC3_MCI_DLL_STATUS_RMSK                                             0x1ffd
#define HWIO_SDC3_MCI_DLL_STATUS_ATTR                                                0x1
#define HWIO_SDC3_MCI_DLL_STATUS_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DLL_STATUS_ADDR(x), HWIO_SDC3_MCI_DLL_STATUS_RMSK)
#define HWIO_SDC3_MCI_DLL_STATUS_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DLL_STATUS_ADDR(x), m)
#define HWIO_SDC3_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                           0x1000
#define HWIO_SDC3_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                              0xc
#define HWIO_SDC3_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                             0x800
#define HWIO_SDC3_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                               0xb
#define HWIO_SDC3_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                      0x600
#define HWIO_SDC3_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                        0x9
#define HWIO_SDC3_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                           0x100
#define HWIO_SDC3_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                             0x8
#define HWIO_SDC3_MCI_DLL_STATUS_DLL_LOCK_BMSK                                      0x80
#define HWIO_SDC3_MCI_DLL_STATUS_DLL_LOCK_SHFT                                       0x7
#define HWIO_SDC3_MCI_DLL_STATUS_CDR_PHASE_BMSK                                     0x78
#define HWIO_SDC3_MCI_DLL_STATUS_CDR_PHASE_SHFT                                      0x3
#define HWIO_SDC3_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                0x4
#define HWIO_SDC3_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                0x2
#define HWIO_SDC3_MCI_DLL_STATUS_DDR_DLL_LOCK_BMSK                                   0x1
#define HWIO_SDC3_MCI_DLL_STATUS_DDR_DLL_LOCK_SHFT                                   0x0

#define HWIO_SDC3_MCI_STATUS2_ADDR(x)                                            ((x) + 0x0000006c)
#define HWIO_SDC3_MCI_STATUS2_PHYS(x)                                            ((x) + 0x0000006c)
#define HWIO_SDC3_MCI_STATUS2_OFFS                                            (0x0000006c)
#define HWIO_SDC3_MCI_STATUS2_RMSK                                                 0x1ff
#define HWIO_SDC3_MCI_STATUS2_ATTR                                                   0x1
#define HWIO_SDC3_MCI_STATUS2_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_STATUS2_ADDR(x), HWIO_SDC3_MCI_STATUS2_RMSK)
#define HWIO_SDC3_MCI_STATUS2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_STATUS2_ADDR(x), m)
#define HWIO_SDC3_MCI_STATUS2_BAM_AXI_MASTER_ERR_BMSK                              0x100
#define HWIO_SDC3_MCI_STATUS2_BAM_AXI_MASTER_ERR_SHFT                                0x8
#define HWIO_SDC3_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_BMSK                            0x80
#define HWIO_SDC3_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_SHFT                             0x7
#define HWIO_SDC3_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_BMSK                           0x40
#define HWIO_SDC3_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_SHFT                            0x6
#define HWIO_SDC3_MCI_STATUS2_DATA_AXI_MASTER_ERR_BMSK                              0x20
#define HWIO_SDC3_MCI_STATUS2_DATA_AXI_MASTER_ERR_SHFT                               0x5
#define HWIO_SDC3_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                               0x10
#define HWIO_SDC3_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                0x4
#define HWIO_SDC3_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                 0x8
#define HWIO_SDC3_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                 0x3
#define HWIO_SDC3_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                  0x4
#define HWIO_SDC3_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                  0x2
#define HWIO_SDC3_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                   0x2
#define HWIO_SDC3_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                   0x1
#define HWIO_SDC3_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                0x1
#define HWIO_SDC3_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                0x0

#define HWIO_SDC3_MCI_GENERICS_ADDR(x)                                           ((x) + 0x00000070)
#define HWIO_SDC3_MCI_GENERICS_PHYS(x)                                           ((x) + 0x00000070)
#define HWIO_SDC3_MCI_GENERICS_OFFS                                           (0x00000070)
#define HWIO_SDC3_MCI_GENERICS_RMSK                                           0x3fffffff
#define HWIO_SDC3_MCI_GENERICS_ATTR                                                  0x1
#define HWIO_SDC3_MCI_GENERICS_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_GENERICS_ADDR(x), HWIO_SDC3_MCI_GENERICS_RMSK)
#define HWIO_SDC3_MCI_GENERICS_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_GENERICS_ADDR(x), m)
#define HWIO_SDC3_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK              0x20000000
#define HWIO_SDC3_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                    0x1d
#define HWIO_SDC3_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                           0x10000000
#define HWIO_SDC3_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                 0x1c
#define HWIO_SDC3_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                            0x8000000
#define HWIO_SDC3_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                 0x1b
#define HWIO_SDC3_MCI_GENERICS_SD_DATA_WIDTH_BMSK                              0x7800000
#define HWIO_SDC3_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                   0x17
#define HWIO_SDC3_MCI_GENERICS_RAM_SIZE_BMSK                                    0x7ffc00
#define HWIO_SDC3_MCI_GENERICS_RAM_SIZE_SHFT                                         0xa
#define HWIO_SDC3_MCI_GENERICS_USE_SPS_BMSK                                        0x200
#define HWIO_SDC3_MCI_GENERICS_USE_SPS_SHFT                                          0x9
#define HWIO_SDC3_MCI_GENERICS_NUM_OF_DEV_BMSK                                     0x1c0
#define HWIO_SDC3_MCI_GENERICS_NUM_OF_DEV_SHFT                                       0x6
#define HWIO_SDC3_MCI_GENERICS_MAX_PIPES_BMSK                                       0x3e
#define HWIO_SDC3_MCI_GENERICS_MAX_PIPES_SHFT                                        0x1
#define HWIO_SDC3_MCI_GENERICS_USE_DLL_SDC4_BMSK                                     0x1
#define HWIO_SDC3_MCI_GENERICS_USE_DLL_SDC4_SHFT                                     0x0

#define HWIO_SDC3_MCI_FIFO_STATUS_ADDR(x)                                        ((x) + 0x00000074)
#define HWIO_SDC3_MCI_FIFO_STATUS_PHYS(x)                                        ((x) + 0x00000074)
#define HWIO_SDC3_MCI_FIFO_STATUS_OFFS                                        (0x00000074)
#define HWIO_SDC3_MCI_FIFO_STATUS_RMSK                                           0x7ffff
#define HWIO_SDC3_MCI_FIFO_STATUS_ATTR                                               0x1
#define HWIO_SDC3_MCI_FIFO_STATUS_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_FIFO_STATUS_ADDR(x), HWIO_SDC3_MCI_FIFO_STATUS_RMSK)
#define HWIO_SDC3_MCI_FIFO_STATUS_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_FIFO_STATUS_ADDR(x), m)
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                               0x40000
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                  0x12
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                               0x20000
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                  0x11
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                               0x10000
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                  0x10
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                 0x8000
#define HWIO_SDC3_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                    0xf
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                0x4000
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                   0xe
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                0x2000
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                   0xd
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                0x1000
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                   0xc
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                  0x800
#define HWIO_SDC3_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                    0xb
#define HWIO_SDC3_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                             0x7ff
#define HWIO_SDC3_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                               0x0

#define HWIO_SDC3_MCI_HC_MODE_ADDR(x)                                            ((x) + 0x00000078)
#define HWIO_SDC3_MCI_HC_MODE_PHYS(x)                                            ((x) + 0x00000078)
#define HWIO_SDC3_MCI_HC_MODE_OFFS                                            (0x00000078)
#define HWIO_SDC3_MCI_HC_MODE_RMSK                                              0x7fffff
#define HWIO_SDC3_MCI_HC_MODE_ATTR                                                   0x3
#define HWIO_SDC3_MCI_HC_MODE_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_HC_MODE_ADDR(x), HWIO_SDC3_MCI_HC_MODE_RMSK)
#define HWIO_SDC3_MCI_HC_MODE_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_HC_MODE_ADDR(x), m)
#define HWIO_SDC3_MCI_HC_MODE_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_HC_MODE_ADDR(x),v)
#define HWIO_SDC3_MCI_HC_MODE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_HC_MODE_ADDR(x),m,v,HWIO_SDC3_MCI_HC_MODE_IN(x))
#define HWIO_SDC3_MCI_HC_MODE_CLOCK_AFTER_CMDEND_DIS_BMSK                       0x400000
#define HWIO_SDC3_MCI_HC_MODE_CLOCK_AFTER_CMDEND_DIS_SHFT                           0x16
#define HWIO_SDC3_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_BMSK                         0x200000
#define HWIO_SDC3_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_SHFT                             0x15
#define HWIO_SDC3_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_BMSK                     0x100000
#define HWIO_SDC3_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_SHFT                         0x14
#define HWIO_SDC3_MCI_HC_MODE_WRAP_ERROR_BMSK                                    0x80000
#define HWIO_SDC3_MCI_HC_MODE_WRAP_ERROR_SHFT                                       0x13
#define HWIO_SDC3_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_BMSK                       0x60000
#define HWIO_SDC3_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_SHFT                          0x11
#define HWIO_SDC3_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_BMSK                       0x10000
#define HWIO_SDC3_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_SHFT                          0x10
#define HWIO_SDC3_MCI_HC_MODE_BAM_ERR_EN_BMSK                                     0x8000
#define HWIO_SDC3_MCI_HC_MODE_BAM_ERR_EN_SHFT                                        0xf
#define HWIO_SDC3_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_BMSK                 0x4000
#define HWIO_SDC3_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_SHFT                    0xe
#define HWIO_SDC3_MCI_HC_MODE_FF_CLK_SW_RST_DIS_BMSK                              0x2000
#define HWIO_SDC3_MCI_HC_MODE_FF_CLK_SW_RST_DIS_SHFT                                 0xd
#define HWIO_SDC3_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_BMSK                         0x1000
#define HWIO_SDC3_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_SHFT                            0xc
#define HWIO_SDC3_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_BMSK                             0x800
#define HWIO_SDC3_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_SHFT                               0xb
#define HWIO_SDC3_MCI_HC_MODE_ADMA_INT_DATA_BMSK                                   0x400
#define HWIO_SDC3_MCI_HC_MODE_ADMA_INT_DATA_SHFT                                     0xa
#define HWIO_SDC3_MCI_HC_MODE_BAM_CLK_EN_ACT_BMSK                                  0x200
#define HWIO_SDC3_MCI_HC_MODE_BAM_CLK_EN_ACT_SHFT                                    0x9
#define HWIO_SDC3_MCI_HC_MODE_ADMA_HPROT_DIS_BMSK                                  0x100
#define HWIO_SDC3_MCI_HC_MODE_ADMA_HPROT_DIS_SHFT                                    0x8
#define HWIO_SDC3_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_BMSK                           0x80
#define HWIO_SDC3_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_SHFT                            0x7
#define HWIO_SDC3_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_BMSK                          0x40
#define HWIO_SDC3_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_SHFT                           0x6
#define HWIO_SDC3_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_BMSK                          0x20
#define HWIO_SDC3_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_SHFT                           0x5
#define HWIO_SDC3_MCI_HC_MODE_IRQ_PCLK_DIS_BMSK                                     0x10
#define HWIO_SDC3_MCI_HC_MODE_IRQ_PCLK_DIS_SHFT                                      0x4
#define HWIO_SDC3_MCI_HC_MODE_SINGLE_NON32_ERROR_BMSK                                0x8
#define HWIO_SDC3_MCI_HC_MODE_SINGLE_NON32_ERROR_SHFT                                0x3
#define HWIO_SDC3_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                     0x4
#define HWIO_SDC3_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                     0x2
#define HWIO_SDC3_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                              0x2
#define HWIO_SDC3_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                              0x1
#define HWIO_SDC3_MCI_HC_MODE_HC_MODE_EN_BMSK                                        0x1
#define HWIO_SDC3_MCI_HC_MODE_HC_MODE_EN_SHFT                                        0x0

#define HWIO_SDC3_MCI_FIFOn_ADDR(x,n)                                           ((x) + 0x00000080 + 0x4 * (n))
#define HWIO_SDC3_MCI_FIFOn_PHYS(x,n)                                           ((x) + 0x00000080 + 0x4 * (n))
#define HWIO_SDC3_MCI_FIFOn_OFFS(x,n)                                           (0x00000080 + 0x4 * (n))
#define HWIO_SDC3_MCI_FIFOn_RMSK                                              0xffffffff
#define HWIO_SDC3_MCI_FIFOn_MAXn                                                      15
#define HWIO_SDC3_MCI_FIFOn_ATTR                                                     0x3
#define HWIO_SDC3_MCI_FIFOn_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_MCI_FIFOn_ADDR(x,n), HWIO_SDC3_MCI_FIFOn_RMSK)
#define HWIO_SDC3_MCI_FIFOn_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_MCI_FIFOn_ADDR(x,n), mask)
#define HWIO_SDC3_MCI_FIFOn_OUTI(n,val)    \
        out_dword(HWIO_SDC3_MCI_FIFOn_ADDR(x,n),val)
#define HWIO_SDC3_MCI_FIFOn_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_MCI_FIFOn_ADDR(x,n),mask,val,HWIO_SDC3_MCI_FIFOn_INI(x,n))
#define HWIO_SDC3_MCI_FIFOn_DATA_BMSK                                         0xffffffff
#define HWIO_SDC3_MCI_FIFOn_DATA_SHFT                                                0x0

#define HWIO_SDC3_MCI_TESTBUS_CONFIG_ADDR(x)                                     ((x) + 0x000000cc)
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_PHYS(x)                                     ((x) + 0x000000cc)
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_OFFS                                     (0x000000cc)
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_RMSK                                          0x7ff
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_ATTR                                            0x3
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_TESTBUS_CONFIG_ADDR(x), HWIO_SDC3_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_TESTBUS_CONFIG_ADDR(x), m)
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_TESTBUS_CONFIG_ADDR(x),v)
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_TESTBUS_CONFIG_ADDR(x),m,v,HWIO_SDC3_MCI_TESTBUS_CONFIG_IN(x))
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_BMSK                     0x400
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_SHFT                       0xa
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                             0x200
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                               0x9
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                             0x100
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                               0x8
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                              0xf0
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                               0x4
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                0x8
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                0x3
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                        0x0
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                         0x1
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                0x7
#define HWIO_SDC3_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                0x0

#define HWIO_SDC3_MCI_TEST_CTL_ADDR(x)                                           ((x) + 0x000000d0)
#define HWIO_SDC3_MCI_TEST_CTL_PHYS(x)                                           ((x) + 0x000000d0)
#define HWIO_SDC3_MCI_TEST_CTL_OFFS                                           (0x000000d0)
#define HWIO_SDC3_MCI_TEST_CTL_RMSK                                                  0x9
#define HWIO_SDC3_MCI_TEST_CTL_ATTR                                                  0x3
#define HWIO_SDC3_MCI_TEST_CTL_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_TEST_CTL_ADDR(x), HWIO_SDC3_MCI_TEST_CTL_RMSK)
#define HWIO_SDC3_MCI_TEST_CTL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_TEST_CTL_ADDR(x), m)
#define HWIO_SDC3_MCI_TEST_CTL_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_TEST_CTL_ADDR(x),v)
#define HWIO_SDC3_MCI_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_TEST_CTL_ADDR(x),m,v,HWIO_SDC3_MCI_TEST_CTL_IN(x))
#define HWIO_SDC3_MCI_TEST_CTL_REGTEST_BMSK                                          0x8
#define HWIO_SDC3_MCI_TEST_CTL_REGTEST_SHFT                                          0x3
#define HWIO_SDC3_MCI_TEST_CTL_ITEN_BMSK                                             0x1
#define HWIO_SDC3_MCI_TEST_CTL_ITEN_SHFT                                             0x0

#define HWIO_SDC3_MCI_TEST_INPUT_ADDR(x)                                         ((x) + 0x000000d4)
#define HWIO_SDC3_MCI_TEST_INPUT_PHYS(x)                                         ((x) + 0x000000d4)
#define HWIO_SDC3_MCI_TEST_INPUT_OFFS                                         (0x000000d4)
#define HWIO_SDC3_MCI_TEST_INPUT_RMSK                                              0x3fe
#define HWIO_SDC3_MCI_TEST_INPUT_ATTR                                                0x1
#define HWIO_SDC3_MCI_TEST_INPUT_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_TEST_INPUT_ADDR(x), HWIO_SDC3_MCI_TEST_INPUT_RMSK)
#define HWIO_SDC3_MCI_TEST_INPUT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_TEST_INPUT_ADDR(x), m)
#define HWIO_SDC3_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                 0x3c0
#define HWIO_SDC3_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                   0x6
#define HWIO_SDC3_MCI_TEST_INPUT_MCICMDIN_BMSK                                      0x20
#define HWIO_SDC3_MCI_TEST_INPUT_MCICMDIN_SHFT                                       0x5
#define HWIO_SDC3_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                  0x1e
#define HWIO_SDC3_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                   0x1

#define HWIO_SDC3_MCI_TEST_OUT_ADDR(x)                                           ((x) + 0x000000d8)
#define HWIO_SDC3_MCI_TEST_OUT_PHYS(x)                                           ((x) + 0x000000d8)
#define HWIO_SDC3_MCI_TEST_OUT_OFFS                                           (0x000000d8)
#define HWIO_SDC3_MCI_TEST_OUT_RMSK                                               0xf7c3
#define HWIO_SDC3_MCI_TEST_OUT_ATTR                                                  0x3
#define HWIO_SDC3_MCI_TEST_OUT_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_TEST_OUT_ADDR(x), HWIO_SDC3_MCI_TEST_OUT_RMSK)
#define HWIO_SDC3_MCI_TEST_OUT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_TEST_OUT_ADDR(x), m)
#define HWIO_SDC3_MCI_TEST_OUT_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_TEST_OUT_ADDR(x),v)
#define HWIO_SDC3_MCI_TEST_OUT_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_TEST_OUT_ADDR(x),m,v,HWIO_SDC3_MCI_TEST_OUT_IN(x))
#define HWIO_SDC3_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                 0xf000
#define HWIO_SDC3_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                    0xc
#define HWIO_SDC3_MCI_TEST_OUT_MCICMDOUT_BMSK                                      0x400
#define HWIO_SDC3_MCI_TEST_OUT_MCICMDOUT_SHFT                                        0xa
#define HWIO_SDC3_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                  0x3c0
#define HWIO_SDC3_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                    0x6
#define HWIO_SDC3_MCI_TEST_OUT_MCIINTR1_BMSK                                         0x2
#define HWIO_SDC3_MCI_TEST_OUT_MCIINTR1_SHFT                                         0x1
#define HWIO_SDC3_MCI_TEST_OUT_MCIINTR0_BMSK                                         0x1
#define HWIO_SDC3_MCI_TEST_OUT_MCIINTR0_SHFT                                         0x0

#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_ADDR(x)                                  ((x) + 0x000000dc)
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_PHYS(x)                                  ((x) + 0x000000dc)
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_OFFS                                  (0x000000dc)
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_RMSK                                         0xf
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_ATTR                                         0x1
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_PWRCTL_STATUS_REG_ADDR(x), HWIO_SDC3_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_PWRCTL_STATUS_REG_ADDR(x), m)
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                               0x8
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                               0x3
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                0x4
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                0x2
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                  0x2
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                  0x1
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                 0x1
#define HWIO_SDC3_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                 0x0

#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_ADDR(x)                                    ((x) + 0x000000e0)
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_PHYS(x)                                    ((x) + 0x000000e0)
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_OFFS                                    (0x000000e0)
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_RMSK                                           0xf
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_ATTR                                           0x3
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_PWRCTL_MASK_REG_ADDR(x), HWIO_SDC3_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_PWRCTL_MASK_REG_ADDR(x), m)
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_PWRCTL_MASK_REG_ADDR(x),v)
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_PWRCTL_MASK_REG_ADDR(x),m,v,HWIO_SDC3_MCI_PWRCTL_MASK_REG_IN(x))
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                 0x8
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                 0x3
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                  0x4
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                  0x2
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                    0x2
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                    0x1
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                   0x1
#define HWIO_SDC3_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                   0x0

#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_ADDR(x)                                   ((x) + 0x000000e4)
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_PHYS(x)                                   ((x) + 0x000000e4)
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_OFFS                                   (0x000000e4)
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_RMSK                                          0xf
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_ATTR                                          0x2
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                0x8
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                0x3
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                 0x4
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                 0x2
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                   0x2
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                   0x1
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                  0x1
#define HWIO_SDC3_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                  0x0

#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_ADDR(x)                                     ((x) + 0x000000e8)
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_PHYS(x)                                     ((x) + 0x000000e8)
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_OFFS                                     (0x000000e8)
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_RMSK                                          0x3ff
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_ATTR                                            0x3
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_PWRCTL_CTL_REG_ADDR(x), HWIO_SDC3_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_PWRCTL_CTL_REG_ADDR(x), m)
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_PWRCTL_CTL_REG_ADDR(x),v)
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_PWRCTL_CTL_REG_ADDR(x),m,v,HWIO_SDC3_MCI_PWRCTL_CTL_REG_IN(x))
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                     0x200
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                       0x9
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                  0x100
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                    0x8
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                      0xc0
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                       0x6
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                     0x20
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                      0x5
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                          0x10
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                           0x4
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                         0x8
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                         0x3
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                      0x4
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                      0x2
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                            0x2
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                            0x1
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                         0x1
#define HWIO_SDC3_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                         0x0

#define HWIO_SDC3_MCI_CLEAR2_ADDR(x)                                             ((x) + 0x000000ec)
#define HWIO_SDC3_MCI_CLEAR2_PHYS(x)                                             ((x) + 0x000000ec)
#define HWIO_SDC3_MCI_CLEAR2_OFFS                                             (0x000000ec)
#define HWIO_SDC3_MCI_CLEAR2_RMSK                                                  0x1fe
#define HWIO_SDC3_MCI_CLEAR2_ATTR                                                    0x2
#define HWIO_SDC3_MCI_CLEAR2_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_CLEAR2_ADDR(x),v)
#define HWIO_SDC3_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_BMSK                           0x100
#define HWIO_SDC3_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_SHFT                             0x8
#define HWIO_SDC3_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_BMSK                         0x80
#define HWIO_SDC3_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_SHFT                          0x7
#define HWIO_SDC3_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_BMSK                        0x40
#define HWIO_SDC3_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_SHFT                         0x6
#define HWIO_SDC3_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_BMSK                           0x20
#define HWIO_SDC3_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_SHFT                            0x5
#define HWIO_SDC3_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                            0x10
#define HWIO_SDC3_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                             0x4
#define HWIO_SDC3_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                              0x8
#define HWIO_SDC3_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                              0x3
#define HWIO_SDC3_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                               0x4
#define HWIO_SDC3_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                               0x2
#define HWIO_SDC3_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                0x2
#define HWIO_SDC3_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                0x1

#define HWIO_SDC3_MCI_INT_MASKINT2_n_ADDR(x,n)                                  ((x) + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC3_MCI_INT_MASKINT2_n_PHYS(x,n)                                  ((x) + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC3_MCI_INT_MASKINT2_n_OFFS(x,n)                                  (0x000000f0 + 0x4 * (n))
#define HWIO_SDC3_MCI_INT_MASKINT2_n_RMSK                                          0x1fe
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MAXn                                              1
#define HWIO_SDC3_MCI_INT_MASKINT2_n_ATTR                                            0x3
#define HWIO_SDC3_MCI_INT_MASKINT2_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_MCI_INT_MASKINT2_n_ADDR(x,n), HWIO_SDC3_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_SDC3_MCI_INT_MASKINT2_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_MCI_INT_MASKINT2_n_ADDR(x,n), mask)
#define HWIO_SDC3_MCI_INT_MASKINT2_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC3_MCI_INT_MASKINT2_n_ADDR(x,n),val)
#define HWIO_SDC3_MCI_INT_MASKINT2_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_MCI_INT_MASKINT2_n_ADDR(x,n),mask,val,HWIO_SDC3_MCI_INT_MASKINT2_n_INI(x,n))
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK8_BMSK                                    0x100
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK8_SHFT                                      0x8
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK7_BMSK                                     0x80
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK7_SHFT                                      0x7
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK6_BMSK                                     0x40
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK6_SHFT                                      0x6
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK5_BMSK                                     0x20
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK5_SHFT                                      0x5
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK4_BMSK                                     0x10
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK4_SHFT                                      0x4
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK3_BMSK                                      0x8
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK3_SHFT                                      0x3
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK2_BMSK                                      0x4
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK2_SHFT                                      0x2
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK1_BMSK                                      0x2
#define HWIO_SDC3_MCI_INT_MASKINT2_n_MASK1_SHFT                                      0x1

#define HWIO_SDC3_CHAR_CFG_ADDR(x)                                               ((x) + 0x000000fc)
#define HWIO_SDC3_CHAR_CFG_PHYS(x)                                               ((x) + 0x000000fc)
#define HWIO_SDC3_CHAR_CFG_OFFS                                               (0x000000fc)
#define HWIO_SDC3_CHAR_CFG_RMSK                                                   0xff11
#define HWIO_SDC3_CHAR_CFG_ATTR                                                      0x3
#define HWIO_SDC3_CHAR_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CHAR_CFG_ADDR(x), HWIO_SDC3_CHAR_CFG_RMSK)
#define HWIO_SDC3_CHAR_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CHAR_CFG_ADDR(x), m)
#define HWIO_SDC3_CHAR_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CHAR_CFG_ADDR(x),v)
#define HWIO_SDC3_CHAR_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CHAR_CFG_ADDR(x),m,v,HWIO_SDC3_CHAR_CFG_IN(x))
#define HWIO_SDC3_CHAR_CFG_CHAR_MODE_BMSK                                         0xf000
#define HWIO_SDC3_CHAR_CFG_CHAR_MODE_SHFT                                            0xc
#define HWIO_SDC3_CHAR_CFG_CHAR_STATUS_BMSK                                        0xf00
#define HWIO_SDC3_CHAR_CFG_CHAR_STATUS_SHFT                                          0x8
#define HWIO_SDC3_CHAR_CFG_DIRECTION_BMSK                                           0x10
#define HWIO_SDC3_CHAR_CFG_DIRECTION_SHFT                                            0x4
#define HWIO_SDC3_CHAR_CFG_ENABLE_BMSK                                               0x1
#define HWIO_SDC3_CHAR_CFG_ENABLE_SHFT                                               0x0

#define HWIO_SDC3_CHAR_CMD_ADDR(x)                                               ((x) + 0x00000100)
#define HWIO_SDC3_CHAR_CMD_PHYS(x)                                               ((x) + 0x00000100)
#define HWIO_SDC3_CHAR_CMD_OFFS                                               (0x00000100)
#define HWIO_SDC3_CHAR_CMD_RMSK                                                   0xffff
#define HWIO_SDC3_CHAR_CMD_ATTR                                                      0x3
#define HWIO_SDC3_CHAR_CMD_IN(x)          \
        in_dword_masked(HWIO_SDC3_CHAR_CMD_ADDR(x), HWIO_SDC3_CHAR_CMD_RMSK)
#define HWIO_SDC3_CHAR_CMD_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CHAR_CMD_ADDR(x), m)
#define HWIO_SDC3_CHAR_CMD_OUT(x,v)      \
        out_dword(HWIO_SDC3_CHAR_CMD_ADDR(x),v)
#define HWIO_SDC3_CHAR_CMD_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CHAR_CMD_ADDR(x),m,v,HWIO_SDC3_CHAR_CMD_IN(x))
#define HWIO_SDC3_CHAR_CMD_CMDIN_ACTUAL_BMSK                                      0xff00
#define HWIO_SDC3_CHAR_CMD_CMDIN_ACTUAL_SHFT                                         0x8
#define HWIO_SDC3_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                 0xff
#define HWIO_SDC3_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                  0x0

#define HWIO_SDC3_CHAR_DATA_n_ADDR(x)(n)                                         ((x) + 0x00000104 + 0x4 * (n))
#define HWIO_SDC3_CHAR_DATA_n_PHYS(x)(n)                                         ((x) + 0x00000104 + 0x4 * (n))
#define HWIO_SDC3_CHAR_DATA_n_OFFS(n)                                         (0x00000104 + 0x4 * (n))
#define HWIO_SDC3_CHAR_DATA_n_RMSK                                                0xffff
#define HWIO_SDC3_CHAR_DATA_n_MAXn                                                     7
#define HWIO_SDC3_CHAR_DATA_n_ATTR                                                   0x3
#define HWIO_SDC3_CHAR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_SDC3_CHAR_DATA_n_ADDR(x)(n), HWIO_SDC3_CHAR_DATA_n_RMSK)
#define HWIO_SDC3_CHAR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC3_CHAR_DATA_n_ADDR(x)(n), mask)
#define HWIO_SDC3_CHAR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_SDC3_CHAR_DATA_n_ADDR(x)(n),val)
#define HWIO_SDC3_CHAR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_CHAR_DATA_n_ADDR(x)(n),mask,val,HWIO_SDC3_CHAR_DATA_n_INI(n))
#define HWIO_SDC3_CHAR_DATA_n_DIN_ACTUAL_BMSK                                     0xff00
#define HWIO_SDC3_CHAR_DATA_n_DIN_ACTUAL_SHFT                                        0x8
#define HWIO_SDC3_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                0xff
#define HWIO_SDC3_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                 0x0

#define HWIO_SDC3_DEBUG_REG_ADDR(x)                                              ((x) + 0x00000124)
#define HWIO_SDC3_DEBUG_REG_PHYS(x)                                              ((x) + 0x00000124)
#define HWIO_SDC3_DEBUG_REG_OFFS                                              (0x00000124)
#define HWIO_SDC3_DEBUG_REG_RMSK                                              0xffffffff
#define HWIO_SDC3_DEBUG_REG_ATTR                                                     0x1
#define HWIO_SDC3_DEBUG_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_DEBUG_REG_ADDR(x), HWIO_SDC3_DEBUG_REG_RMSK)
#define HWIO_SDC3_DEBUG_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_DEBUG_REG_ADDR(x), m)
#define HWIO_SDC3_DEBUG_REG_TEST_BUS_BMSK                                     0xffffffff
#define HWIO_SDC3_DEBUG_REG_TEST_BUS_SHFT                                            0x0

#define HWIO_SDC3_IP_CATALOG_ADDR(x)                                             ((x) + 0x00000128)
#define HWIO_SDC3_IP_CATALOG_PHYS(x)                                             ((x) + 0x00000128)
#define HWIO_SDC3_IP_CATALOG_OFFS                                             (0x00000128)
#define HWIO_SDC3_IP_CATALOG_RMSK                                             0xffffffff
#define HWIO_SDC3_IP_CATALOG_ATTR                                                    0x1
#define HWIO_SDC3_IP_CATALOG_IN(x)          \
        in_dword_masked(HWIO_SDC3_IP_CATALOG_ADDR(x), HWIO_SDC3_IP_CATALOG_RMSK)
#define HWIO_SDC3_IP_CATALOG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_IP_CATALOG_ADDR(x), m)
#define HWIO_SDC3_IP_CATALOG_MAJOR_BMSK                                       0xf0000000
#define HWIO_SDC3_IP_CATALOG_MAJOR_SHFT                                             0x1c
#define HWIO_SDC3_IP_CATALOG_MINOR_BMSK                                        0xfff0000
#define HWIO_SDC3_IP_CATALOG_MINOR_SHFT                                             0x10
#define HWIO_SDC3_IP_CATALOG_STEP_BMSK                                            0xffff
#define HWIO_SDC3_IP_CATALOG_STEP_SHFT                                               0x0

#define HWIO_SDC3_QSB_VALUES_ADDR(x)                                             ((x) + 0x0000012c)
#define HWIO_SDC3_QSB_VALUES_PHYS(x)                                             ((x) + 0x0000012c)
#define HWIO_SDC3_QSB_VALUES_OFFS                                             (0x0000012c)
#define HWIO_SDC3_QSB_VALUES_RMSK                                                 0xffff
#define HWIO_SDC3_QSB_VALUES_ATTR                                                    0x1
#define HWIO_SDC3_QSB_VALUES_IN(x)          \
        in_dword_masked(HWIO_SDC3_QSB_VALUES_ADDR(x), HWIO_SDC3_QSB_VALUES_RMSK)
#define HWIO_SDC3_QSB_VALUES_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_QSB_VALUES_ADDR(x), m)
#define HWIO_SDC3_QSB_VALUES_NON_BUF_BAM_BLOCK_END_BMSK                           0x8000
#define HWIO_SDC3_QSB_VALUES_NON_BUF_BAM_BLOCK_END_SHFT                              0xf
#define HWIO_SDC3_QSB_VALUES_NOALLOCATE_VALUE_BMSK                                0x4000
#define HWIO_SDC3_QSB_VALUES_NOALLOCATE_VALUE_SHFT                                   0xe
#define HWIO_SDC3_QSB_VALUES_NOALLOCATE_VALUE_EN_BMSK                             0x2000
#define HWIO_SDC3_QSB_VALUES_NOALLOCATE_VALUE_EN_SHFT                                0xd
#define HWIO_SDC3_QSB_VALUES_HPROT_VALUE_EN_BMSK                                  0x1000
#define HWIO_SDC3_QSB_VALUES_HPROT_VALUE_EN_SHFT                                     0xc
#define HWIO_SDC3_QSB_VALUES_HPROT_FOR_RDATA_BMSK                                  0xf00
#define HWIO_SDC3_QSB_VALUES_HPROT_FOR_RDATA_SHFT                                    0x8
#define HWIO_SDC3_QSB_VALUES_HPROT_FOR_WDATA_BMSK                                   0xf0
#define HWIO_SDC3_QSB_VALUES_HPROT_FOR_WDATA_SHFT                                    0x4
#define HWIO_SDC3_QSB_VALUES_HPROT_FOR_LAST_WDATA_BMSK                               0xf
#define HWIO_SDC3_QSB_VALUES_HPROT_FOR_LAST_WDATA_SHFT                               0x0

#define HWIO_SDC3_QSB_AXI_VALUES_ADDR(x)                                         ((x) + 0x00000130)
#define HWIO_SDC3_QSB_AXI_VALUES_PHYS(x)                                         ((x) + 0x00000130)
#define HWIO_SDC3_QSB_AXI_VALUES_OFFS                                         (0x00000130)
#define HWIO_SDC3_QSB_AXI_VALUES_RMSK                                         0x3fffffff
#define HWIO_SDC3_QSB_AXI_VALUES_ATTR                                                0x3
#define HWIO_SDC3_QSB_AXI_VALUES_IN(x)          \
        in_dword_masked(HWIO_SDC3_QSB_AXI_VALUES_ADDR(x), HWIO_SDC3_QSB_AXI_VALUES_RMSK)
#define HWIO_SDC3_QSB_AXI_VALUES_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_QSB_AXI_VALUES_ADDR(x), m)
#define HWIO_SDC3_QSB_AXI_VALUES_OUT(x,v)      \
        out_dword(HWIO_SDC3_QSB_AXI_VALUES_ADDR(x),v)
#define HWIO_SDC3_QSB_AXI_VALUES_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_QSB_AXI_VALUES_ADDR(x),m,v,HWIO_SDC3_QSB_AXI_VALUES_IN(x))
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_ABURST_BMSK                          0x20000000
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_ABURST_SHFT                                0x1d
#define HWIO_SDC3_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_BMSK                    0x1c000000
#define HWIO_SDC3_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_SHFT                          0x1a
#define HWIO_SDC3_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_BMSK                    0x2000000
#define HWIO_SDC3_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_SHFT                         0x19
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_BMSK                       0x1000000
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_SHFT                            0x18
#define HWIO_SDC3_QSB_AXI_VALUES_ONE_MID_SUPPORT_BMSK                           0x800000
#define HWIO_SDC3_QSB_AXI_VALUES_ONE_MID_SUPPORT_SHFT                               0x17
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_BMSK                      0x700000
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_SHFT                          0x14
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_REQ_BMSK                             0x80000
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_REQ_SHFT                                0x13
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_ACK_BMSK                             0x40000
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_ACK_SHFT                                0x12
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_M_IDLE_BMSK                               0x20000
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_M_IDLE_SHFT                                  0x11
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_BMSK                       0x10000
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_SHFT                          0x10
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_BMSK                           0x8000
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_SHFT                              0xf
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_BMSK                            0x4000
#define HWIO_SDC3_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_SHFT                               0xe
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_BMSK                     0x2000
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_SHFT                        0xd
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_BMSK                           0x1000
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_SHFT                              0xc
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_PROTNS_BMSK                               0x800
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_PROTNS_SHFT                                 0xb
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_BMSK                          0x600
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_SHFT                            0x9
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_BMSK                              0x1c0
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_SHFT                                0x6
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_BMSK                            0x20
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_SHFT                             0x5
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_BMSK                           0x10
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_SHFT                            0x4
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_SHARED_BMSK                                 0x8
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_SHARED_SHFT                                 0x3
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_OOOWR_BMSK                                  0x4
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_OOOWR_SHFT                                  0x2
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_OOORD_BMSK                                  0x2
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_OOORD_SHFT                                  0x1
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_AFULL_BMSK                                  0x1
#define HWIO_SDC3_QSB_AXI_VALUES_QSB_AXI_AFULL_SHFT                                  0x0

#define HWIO_SDC3_AXI_DATA_ERR_DBUG_ADDR(x)                                      ((x) + 0x00000134)
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_PHYS(x)                                      ((x) + 0x00000134)
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_OFFS                                      (0x00000134)
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_RMSK                                      0xffffffff
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_ATTR                                             0x1
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_IN(x)          \
        in_dword_masked(HWIO_SDC3_AXI_DATA_ERR_DBUG_ADDR(x), HWIO_SDC3_AXI_DATA_ERR_DBUG_RMSK)
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_AXI_DATA_ERR_DBUG_ADDR(x), m)
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_RESP_ERR_WR_BMSK                          0x80000000
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_RESP_ERR_WR_SHFT                                0x1f
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_RESP_ERR_TID_BMSK                         0x70000000
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_RESP_ERR_TID_SHFT                               0x1c
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_BMSK                       0xfffe000
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_SHFT                             0xd
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_BMSK                           0x1fff
#define HWIO_SDC3_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_SHFT                              0x0

#define HWIO_SDC3_T4_DLY_CTRL_ADDR(x)                                            ((x) + 0x00000138)
#define HWIO_SDC3_T4_DLY_CTRL_PHYS(x)                                            ((x) + 0x00000138)
#define HWIO_SDC3_T4_DLY_CTRL_OFFS                                            (0x00000138)
#define HWIO_SDC3_T4_DLY_CTRL_RMSK                                                0xffff
#define HWIO_SDC3_T4_DLY_CTRL_ATTR                                                   0x3
#define HWIO_SDC3_T4_DLY_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC3_T4_DLY_CTRL_ADDR(x), HWIO_SDC3_T4_DLY_CTRL_RMSK)
#define HWIO_SDC3_T4_DLY_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_T4_DLY_CTRL_ADDR(x), m)
#define HWIO_SDC3_T4_DLY_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC3_T4_DLY_CTRL_ADDR(x),v)
#define HWIO_SDC3_T4_DLY_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_T4_DLY_CTRL_ADDR(x),m,v,HWIO_SDC3_T4_DLY_CTRL_IN(x))
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                               0xc000
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                  0xe
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                            0x2000
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                               0xd
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                             0x1800
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                0xb
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                0x400
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                  0xa
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                0x200
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                  0x9
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                             0x100
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                               0x8
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                               0xff
#define HWIO_SDC3_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                0x0

#define HWIO_SDC3_T4_DLY_STAT_ADDR(x)                                            ((x) + 0x0000013c)
#define HWIO_SDC3_T4_DLY_STAT_PHYS(x)                                            ((x) + 0x0000013c)
#define HWIO_SDC3_T4_DLY_STAT_OFFS                                            (0x0000013c)
#define HWIO_SDC3_T4_DLY_STAT_RMSK                                                0xffff
#define HWIO_SDC3_T4_DLY_STAT_ATTR                                                   0x1
#define HWIO_SDC3_T4_DLY_STAT_IN(x)          \
        in_dword_masked(HWIO_SDC3_T4_DLY_STAT_ADDR(x), HWIO_SDC3_T4_DLY_STAT_RMSK)
#define HWIO_SDC3_T4_DLY_STAT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_T4_DLY_STAT_ADDR(x), m)
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                               0xc000
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                  0xe
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                 0x2000
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                    0xd
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                       0x1fc0
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                          0x6
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                         0x30
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                          0x4
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                 0xf
#define HWIO_SDC3_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                 0x0

#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_ADDR(x)                                      ((x) + 0x00000140)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_PHYS(x)                                      ((x) + 0x00000140)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OFFS                                      (0x00000140)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_RMSK                                       0x3ff37ff
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_ATTR                                             0x3
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CTLR_CFG0_ADDR(x), HWIO_SDC3_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CTLR_CFG0_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_CTLR_CFG0_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_CTLR_CFG0_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_CTLR_CFG0_IN(x))
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                       0x2000000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                            0x19
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                      0x1000000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                           0x18
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                0xf00000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                    0x14
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                        0x80000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                           0x13
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                              0x40000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                 0x12
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                          0x20000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                             0x11
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                      0x10000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                         0x10
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                              0x3000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                 0xc
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                 0x7ff
#define HWIO_SDC3_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                   0x0

#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_ADDR(x)                                      ((x) + 0x00000144)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_PHYS(x)                                      ((x) + 0x00000144)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OFFS                                      (0x00000144)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_RMSK                                       0x7f77777
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_ATTR                                             0x3
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CTLR_CFG1_ADDR(x), HWIO_SDC3_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CTLR_CFG1_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_CTLR_CFG1_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_CTLR_CFG1_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_CTLR_CFG1_IN(x))
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                       0x7000000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                            0x18
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                          0xf00000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                              0x14
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                          0x70000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                             0x10
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                           0x7000
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                              0xc
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                             0x700
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                               0x8
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                              0x70
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                               0x4
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                            0x7
#define HWIO_SDC3_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                            0x0

#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_ADDR(x)                                 ((x) + 0x00000148)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_PHYS(x)                                 ((x) + 0x00000148)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_OFFS                                 (0x00000148)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_RMSK                                  0x1f1ffff
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_ATTR                                        0x3
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_IN(x))
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                0x1000000
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                     0x18
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                 0xf00000
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                     0x14
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                          0x10000
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                             0x10
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                           0xffff
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                              0x0

#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_ADDR(x)                                 ((x) + 0x0000014c)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_PHYS(x)                                 ((x) + 0x0000014c)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_OFFS                                 (0x0000014c)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_RMSK                                     0x13ff
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_ATTR                                        0x3
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_IN(x))
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                        0x1000
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                           0xc
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                         0x3ff
#define HWIO_SDC3_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                           0x0

#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_ADDR(x)                                   ((x) + 0x00000150)
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_PHYS(x)                                   ((x) + 0x00000150)
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_OFFS                                   (0x00000150)
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_RMSK                                   0xffff3f3f
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_ATTR                                          0x3
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                              0xffff0000
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                    0x10
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                        0x3f00
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                           0x8
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                          0x3f
#define HWIO_SDC3_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                           0x0

#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_ADDR(x)                                 ((x) + 0x00000154)
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_PHYS(x)                                 ((x) + 0x00000154)
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_OFFS                                 (0x00000154)
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_RMSK                                     0x1f3f
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_ATTR                                        0x3
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                   0x1f00
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                      0x8
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                        0x3f
#define HWIO_SDC3_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                         0x0

#define HWIO_SDC3_CSR_CDC_RSVD_CFG_ADDR(x)                                       ((x) + 0x00000158)
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_PHYS(x)                                       ((x) + 0x00000158)
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_OFFS                                       (0x00000158)
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_RMSK                                           0xffff
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_ATTR                                              0x3
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_RSVD_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_RSVD_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_RSVD_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_RSVD_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_RSVD_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                0xffff
#define HWIO_SDC3_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                   0x0

#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_ADDR(x)                                     ((x) + 0x0000015c)
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_PHYS(x)                                     ((x) + 0x0000015c)
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_OFFS                                     (0x0000015c)
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_RMSK                                       0x19f1bf
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_ATTR                                            0x3
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_OFFSET_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_OFFSET_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_OFFSET_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_OFFSET_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_OFFSET_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                   0x100000
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                       0x14
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                    0x80000
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                       0x13
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                         0x1f000
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                             0xc
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                         0x100
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                           0x8
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                          0x80
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                           0x7
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                               0x3f
#define HWIO_SDC3_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                0x0

#define HWIO_SDC3_CSR_CDC_DELAY_CFG_ADDR(x)                                      ((x) + 0x00000160)
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_PHYS(x)                                      ((x) + 0x00000160)
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_OFFS                                      (0x00000160)
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_RMSK                                      0x1fff0fff
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_ATTR                                             0x3
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_DELAY_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_DELAY_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_DELAY_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_DELAY_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_DELAY_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                     0x10000000
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                           0x1c
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                          0xfff0000
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                               0x10
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                 0xfff
#define HWIO_SDC3_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                   0x0

#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_ADDR(x)                                    ((x) + 0x00000164)
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_PHYS(x)                                    ((x) + 0x00000164)
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_OFFS                                    (0x00000164)
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_RMSK                                           0xf
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_ATTR                                           0x3
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_SW_MODE_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_SW_MODE_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_SW_MODE_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_SW_MODE_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_SW_MODE_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                               0x8
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                               0x3
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                               0x4
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                               0x2
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                 0x2
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                 0x1
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                   0x1
#define HWIO_SDC3_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                   0x0

#define HWIO_SDC3_CSR_CDC_TEST_CFG_ADDR(x)                                       ((x) + 0x00000168)
#define HWIO_SDC3_CSR_CDC_TEST_CFG_PHYS(x)                                       ((x) + 0x00000168)
#define HWIO_SDC3_CSR_CDC_TEST_CFG_OFFS                                       (0x00000168)
#define HWIO_SDC3_CSR_CDC_TEST_CFG_RMSK                                              0xf
#define HWIO_SDC3_CSR_CDC_TEST_CFG_ATTR                                              0x3
#define HWIO_SDC3_CSR_CDC_TEST_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_TEST_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_TEST_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_TEST_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_TEST_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_TEST_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_TEST_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_TEST_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_TEST_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                             0x8
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                             0x3
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                              0x4
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                              0x2
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                  0x2
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                  0x1
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                              0x1
#define HWIO_SDC3_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                              0x0

#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_ADDR(x)                                    ((x) + 0x0000016c)
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_PHYS(x)                                    ((x) + 0x0000016c)
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_OFFS                                    (0x0000016c)
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_RMSK                                       0x10f0f
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_ATTR                                           0x3
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                           0x10000
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                              0x10
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                      0x800
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                        0xb
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                       0x400
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                         0xa
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                      0x200
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                        0x9
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                       0x100
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                         0x8
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                   0x8
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                   0x3
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                       0x4
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                       0x2
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                       0x2
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                       0x1
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                               0x1
#define HWIO_SDC3_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                               0x0

#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_ADDR(x)                                  ((x) + 0x00000170)
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_PHYS(x)                                  ((x) + 0x00000170)
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_OFFS                                  (0x00000170)
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_RMSK                                     0x3f7ff
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_ATTR                                         0x3
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                0x20000
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                   0x11
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                0x10000
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                   0x10
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                     0xf000
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                        0xc
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                       0x7ff
#define HWIO_SDC3_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                         0x0

#define HWIO_SDC3_CSR_CDC_STATUS0_ADDR(x)                                        ((x) + 0x00000174)
#define HWIO_SDC3_CSR_CDC_STATUS0_PHYS(x)                                        ((x) + 0x00000174)
#define HWIO_SDC3_CSR_CDC_STATUS0_OFFS                                        (0x00000174)
#define HWIO_SDC3_CSR_CDC_STATUS0_RMSK                                         0x7ffffff
#define HWIO_SDC3_CSR_CDC_STATUS0_ATTR                                               0x1
#define HWIO_SDC3_CSR_CDC_STATUS0_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS0_ADDR(x), HWIO_SDC3_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC3_CSR_CDC_STATUS0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS0_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                          0x7000000
#define HWIO_SDC3_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                               0x18
#define HWIO_SDC3_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                        0xff0000
#define HWIO_SDC3_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                            0x10
#define HWIO_SDC3_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                  0xfff0
#define HWIO_SDC3_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                     0x4
#define HWIO_SDC3_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                   0x8
#define HWIO_SDC3_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                   0x3
#define HWIO_SDC3_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                  0x4
#define HWIO_SDC3_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                  0x2
#define HWIO_SDC3_CSR_CDC_STATUS0_OSC_DONE_BMSK                                      0x2
#define HWIO_SDC3_CSR_CDC_STATUS0_OSC_DONE_SHFT                                      0x1
#define HWIO_SDC3_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                              0x1
#define HWIO_SDC3_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                              0x0

#define HWIO_SDC3_CSR_CDC_STATUS1_ADDR(x)                                        ((x) + 0x00000178)
#define HWIO_SDC3_CSR_CDC_STATUS1_PHYS(x)                                        ((x) + 0x00000178)
#define HWIO_SDC3_CSR_CDC_STATUS1_OFFS                                        (0x00000178)
#define HWIO_SDC3_CSR_CDC_STATUS1_RMSK                                         0xfff0fff
#define HWIO_SDC3_CSR_CDC_STATUS1_ATTR                                               0x1
#define HWIO_SDC3_CSR_CDC_STATUS1_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS1_ADDR(x), HWIO_SDC3_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC3_CSR_CDC_STATUS1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS1_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                        0xfff0000
#define HWIO_SDC3_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                             0x10
#define HWIO_SDC3_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                             0xfff
#define HWIO_SDC3_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                               0x0

#define HWIO_SDC3_CSR_CDC_STATUS2_ADDR(x)                                        ((x) + 0x0000017c)
#define HWIO_SDC3_CSR_CDC_STATUS2_PHYS(x)                                        ((x) + 0x0000017c)
#define HWIO_SDC3_CSR_CDC_STATUS2_OFFS                                        (0x0000017c)
#define HWIO_SDC3_CSR_CDC_STATUS2_RMSK                                        0x1f3f1f3f
#define HWIO_SDC3_CSR_CDC_STATUS2_ATTR                                               0x1
#define HWIO_SDC3_CSR_CDC_STATUS2_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS2_ADDR(x), HWIO_SDC3_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC3_CSR_CDC_STATUS2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS2_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                           0x1f000000
#define HWIO_SDC3_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                 0x18
#define HWIO_SDC3_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                            0x3f0000
#define HWIO_SDC3_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                0x10
#define HWIO_SDC3_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                               0x1f00
#define HWIO_SDC3_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                  0x8
#define HWIO_SDC3_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                0x3f
#define HWIO_SDC3_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                 0x0

#define HWIO_SDC3_CSR_CDC_STATUS3_ADDR(x)                                        ((x) + 0x00000180)
#define HWIO_SDC3_CSR_CDC_STATUS3_PHYS(x)                                        ((x) + 0x00000180)
#define HWIO_SDC3_CSR_CDC_STATUS3_OFFS                                        (0x00000180)
#define HWIO_SDC3_CSR_CDC_STATUS3_RMSK                                        0xffffffff
#define HWIO_SDC3_CSR_CDC_STATUS3_ATTR                                               0x1
#define HWIO_SDC3_CSR_CDC_STATUS3_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS3_ADDR(x), HWIO_SDC3_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC3_CSR_CDC_STATUS3_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS3_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                        0xff000000
#define HWIO_SDC3_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                              0x18
#define HWIO_SDC3_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                              0xfff000
#define HWIO_SDC3_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                   0xc
#define HWIO_SDC3_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                           0xfff
#define HWIO_SDC3_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                             0x0

#define HWIO_SDC3_CSR_CDC_STATUS4_ADDR(x)                                        ((x) + 0x00000184)
#define HWIO_SDC3_CSR_CDC_STATUS4_PHYS(x)                                        ((x) + 0x00000184)
#define HWIO_SDC3_CSR_CDC_STATUS4_OFFS                                        (0x00000184)
#define HWIO_SDC3_CSR_CDC_STATUS4_RMSK                                              0xff
#define HWIO_SDC3_CSR_CDC_STATUS4_ATTR                                               0x1
#define HWIO_SDC3_CSR_CDC_STATUS4_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS4_ADDR(x), HWIO_SDC3_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC3_CSR_CDC_STATUS4_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_STATUS4_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                           0xf0
#define HWIO_SDC3_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                            0x4
#define HWIO_SDC3_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                            0xf
#define HWIO_SDC3_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                            0x0

#define HWIO_SDC3_CSR_CDC_GEN_CFG_ADDR(x)                                        ((x) + 0x00000188)
#define HWIO_SDC3_CSR_CDC_GEN_CFG_PHYS(x)                                        ((x) + 0x00000188)
#define HWIO_SDC3_CSR_CDC_GEN_CFG_OFFS                                        (0x00000188)
#define HWIO_SDC3_CSR_CDC_GEN_CFG_RMSK                                               0x7
#define HWIO_SDC3_CSR_CDC_GEN_CFG_ATTR                                               0x3
#define HWIO_SDC3_CSR_CDC_GEN_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CSR_CDC_GEN_CFG_ADDR(x), HWIO_SDC3_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC3_CSR_CDC_GEN_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CSR_CDC_GEN_CFG_ADDR(x), m)
#define HWIO_SDC3_CSR_CDC_GEN_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CSR_CDC_GEN_CFG_ADDR(x),v)
#define HWIO_SDC3_CSR_CDC_GEN_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CSR_CDC_GEN_CFG_ADDR(x),m,v,HWIO_SDC3_CSR_CDC_GEN_CFG_IN(x))
#define HWIO_SDC3_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                   0x4
#define HWIO_SDC3_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                   0x2
#define HWIO_SDC3_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                              0x2
#define HWIO_SDC3_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                              0x1
#define HWIO_SDC3_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                         0x1
#define HWIO_SDC3_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                         0x0

#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_ADDR(x)                                    ((x) + 0x0000018c)
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_PHYS(x)                                    ((x) + 0x0000018c)
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_OFFS                                    (0x0000018c)
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_RMSK                                     0x3ffffff
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_ATTR                                           0x3
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_ADDR(x), HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_ADDR(x), m)
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_ADDR(x),v)
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_ADDR(x),m,v,HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_IN(x))
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK              0x2000000
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                   0x19
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK              0x1000000
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                   0x18
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK            0xff0000
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                0x10
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                     0xffff
#define HWIO_SDC3_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                        0x0

#define HWIO_SDC3_DDR200_STAT_ADDR(x)                                            ((x) + 0x00000190)
#define HWIO_SDC3_DDR200_STAT_PHYS(x)                                            ((x) + 0x00000190)
#define HWIO_SDC3_DDR200_STAT_OFFS                                            (0x00000190)
#define HWIO_SDC3_DDR200_STAT_RMSK                                                   0x1
#define HWIO_SDC3_DDR200_STAT_ATTR                                                   0x1
#define HWIO_SDC3_DDR200_STAT_IN(x)          \
        in_dword_masked(HWIO_SDC3_DDR200_STAT_ADDR(x), HWIO_SDC3_DDR200_STAT_RMSK)
#define HWIO_SDC3_DDR200_STAT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_DDR200_STAT_ADDR(x), m)
#define HWIO_SDC3_DDR200_STAT_CDC_CAL_VALID_BMSK                                     0x1
#define HWIO_SDC3_DDR200_STAT_CDC_CAL_VALID_SHFT                                     0x0

#define HWIO_SDC3_DDR200_CFG_ADDR(x)                                             ((x) + 0x00000194)
#define HWIO_SDC3_DDR200_CFG_PHYS(x)                                             ((x) + 0x00000194)
#define HWIO_SDC3_DDR200_CFG_OFFS                                             (0x00000194)
#define HWIO_SDC3_DDR200_CFG_RMSK                                                  0x7ff
#define HWIO_SDC3_DDR200_CFG_ATTR                                                    0x3
#define HWIO_SDC3_DDR200_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_DDR200_CFG_ADDR(x), HWIO_SDC3_DDR200_CFG_RMSK)
#define HWIO_SDC3_DDR200_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_DDR200_CFG_ADDR(x), m)
#define HWIO_SDC3_DDR200_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_DDR200_CFG_ADDR(x),v)
#define HWIO_SDC3_DDR200_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_DDR200_CFG_ADDR(x),m,v,HWIO_SDC3_DDR200_CFG_IN(x))
#define HWIO_SDC3_DDR200_CFG_FF_CLK_DIS_BMSK                                       0x400
#define HWIO_SDC3_DDR200_CFG_FF_CLK_DIS_SHFT                                         0xa
#define HWIO_SDC3_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                  0x200
#define HWIO_SDC3_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                    0x9
#define HWIO_SDC3_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                  0x180
#define HWIO_SDC3_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                    0x7
#define HWIO_SDC3_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                 0x40
#define HWIO_SDC3_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                  0x6
#define HWIO_SDC3_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                         0x20
#define HWIO_SDC3_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                          0x5
#define HWIO_SDC3_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                             0x10
#define HWIO_SDC3_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                              0x4
#define HWIO_SDC3_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                0x8
#define HWIO_SDC3_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                0x3
#define HWIO_SDC3_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                     0x4
#define HWIO_SDC3_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                     0x2
#define HWIO_SDC3_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                      0x2
#define HWIO_SDC3_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                      0x1
#define HWIO_SDC3_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                     0x1
#define HWIO_SDC3_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                     0x0

#define HWIO_SDC3_TIME_COUNT_CTRL_ADDR(x)                                        ((x) + 0x00000198)
#define HWIO_SDC3_TIME_COUNT_CTRL_PHYS(x)                                        ((x) + 0x00000198)
#define HWIO_SDC3_TIME_COUNT_CTRL_OFFS                                        (0x00000198)
#define HWIO_SDC3_TIME_COUNT_CTRL_RMSK                                               0x3
#define HWIO_SDC3_TIME_COUNT_CTRL_ATTR                                               0x3
#define HWIO_SDC3_TIME_COUNT_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC3_TIME_COUNT_CTRL_ADDR(x), HWIO_SDC3_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC3_TIME_COUNT_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_TIME_COUNT_CTRL_ADDR(x), m)
#define HWIO_SDC3_TIME_COUNT_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC3_TIME_COUNT_CTRL_ADDR(x),v)
#define HWIO_SDC3_TIME_COUNT_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_TIME_COUNT_CTRL_ADDR(x),m,v,HWIO_SDC3_TIME_COUNT_CTRL_IN(x))
#define HWIO_SDC3_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                    0x2
#define HWIO_SDC3_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                    0x1
#define HWIO_SDC3_TIME_COUNT_CTRL_ENABLE_BMSK                                        0x1
#define HWIO_SDC3_TIME_COUNT_CTRL_ENABLE_SHFT                                        0x0

#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_ADDR(x)                                   ((x) + 0x0000019c)
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_PHYS(x)                                   ((x) + 0x0000019c)
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_OFFS                                   (0x0000019c)
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_RMSK                                   0xffffffff
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_ATTR                                          0x1
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_FLOW_CTRL_TIME_COUNT_ADDR(x), HWIO_SDC3_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_FLOW_CTRL_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                    0xffffffff
#define HWIO_SDC3_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                           0x0

#define HWIO_SDC3_BUSY_TIME_COUNT_ADDR(x)                                        ((x) + 0x000001a0)
#define HWIO_SDC3_BUSY_TIME_COUNT_PHYS(x)                                        ((x) + 0x000001a0)
#define HWIO_SDC3_BUSY_TIME_COUNT_OFFS                                        (0x000001a0)
#define HWIO_SDC3_BUSY_TIME_COUNT_RMSK                                        0xffffffff
#define HWIO_SDC3_BUSY_TIME_COUNT_ATTR                                               0x1
#define HWIO_SDC3_BUSY_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_BUSY_TIME_COUNT_ADDR(x), HWIO_SDC3_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC3_BUSY_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_BUSY_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_BUSY_TIME_COUNT_BUSY_TIME_BMSK                              0xffffffff
#define HWIO_SDC3_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                     0x0

#define HWIO_SDC3_DATA_TIME_COUNT_ADDR(x)                                        ((x) + 0x000001a4)
#define HWIO_SDC3_DATA_TIME_COUNT_PHYS(x)                                        ((x) + 0x000001a4)
#define HWIO_SDC3_DATA_TIME_COUNT_OFFS                                        (0x000001a4)
#define HWIO_SDC3_DATA_TIME_COUNT_RMSK                                        0xffffffff
#define HWIO_SDC3_DATA_TIME_COUNT_ATTR                                               0x1
#define HWIO_SDC3_DATA_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_DATA_TIME_COUNT_ADDR(x), HWIO_SDC3_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC3_DATA_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_DATA_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_DATA_TIME_COUNT_DATA_TIME_CNT_BMSK                          0xffffffff
#define HWIO_SDC3_DATA_TIME_COUNT_DATA_TIME_CNT_SHFT                                 0x0

#define HWIO_SDC3_CMD_TIME_COUNT_ADDR(x)                                         ((x) + 0x000001a8)
#define HWIO_SDC3_CMD_TIME_COUNT_PHYS(x)                                         ((x) + 0x000001a8)
#define HWIO_SDC3_CMD_TIME_COUNT_OFFS                                         (0x000001a8)
#define HWIO_SDC3_CMD_TIME_COUNT_RMSK                                         0xffffffff
#define HWIO_SDC3_CMD_TIME_COUNT_ATTR                                                0x1
#define HWIO_SDC3_CMD_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_CMD_TIME_COUNT_ADDR(x), HWIO_SDC3_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC3_CMD_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_CMD_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_CMD_TIME_COUNT_CMD_TIME_BMSK                                0xffffffff
#define HWIO_SDC3_CMD_TIME_COUNT_CMD_TIME_SHFT                                       0x0

#define HWIO_SDC3_MCI_DLL_CONFIG_2_ADDR(x)                                       ((x) + 0x000001ac)
#define HWIO_SDC3_MCI_DLL_CONFIG_2_PHYS(x)                                       ((x) + 0x000001ac)
#define HWIO_SDC3_MCI_DLL_CONFIG_2_OFFS                                       (0x000001ac)
#define HWIO_SDC3_MCI_DLL_CONFIG_2_RMSK                                         0x2ffc0f
#define HWIO_SDC3_MCI_DLL_CONFIG_2_ATTR                                              0x3
#define HWIO_SDC3_MCI_DLL_CONFIG_2_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DLL_CONFIG_2_ADDR(x), HWIO_SDC3_MCI_DLL_CONFIG_2_RMSK)
#define HWIO_SDC3_MCI_DLL_CONFIG_2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DLL_CONFIG_2_ADDR(x), m)
#define HWIO_SDC3_MCI_DLL_CONFIG_2_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DLL_CONFIG_2_ADDR(x),v)
#define HWIO_SDC3_MCI_DLL_CONFIG_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DLL_CONFIG_2_ADDR(x),m,v,HWIO_SDC3_MCI_DLL_CONFIG_2_IN(x))
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DLL_CLOCK_DISABLE_BMSK                       0x200000
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DLL_CLOCK_DISABLE_SHFT                           0x15
#define HWIO_SDC3_MCI_DLL_CONFIG_2_LOW_FREQ_MODE_BMSK                            0x80000
#define HWIO_SDC3_MCI_DLL_CONFIG_2_LOW_FREQ_MODE_SHFT                               0x13
#define HWIO_SDC3_MCI_DLL_CONFIG_2_FLL_CYCLE_CNT_BMSK                            0x40000
#define HWIO_SDC3_MCI_DLL_CONFIG_2_FLL_CYCLE_CNT_SHFT                               0x12
#define HWIO_SDC3_MCI_DLL_CONFIG_2_MCLK_FREQ_CALC_BMSK                           0x3fc00
#define HWIO_SDC3_MCI_DLL_CONFIG_2_MCLK_FREQ_CALC_SHFT                               0xa
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                         0xc
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                         0x2
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                          0x2
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                          0x1
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                   0x1
#define HWIO_SDC3_MCI_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                   0x0

#define HWIO_SDC3_MCI_DDR_CONFIG_ADDR(x)                                         ((x) + 0x000001b0)
#define HWIO_SDC3_MCI_DDR_CONFIG_PHYS(x)                                         ((x) + 0x000001b0)
#define HWIO_SDC3_MCI_DDR_CONFIG_OFFS                                         (0x000001b0)
#define HWIO_SDC3_MCI_DDR_CONFIG_RMSK                                         0xffffffff
#define HWIO_SDC3_MCI_DDR_CONFIG_ATTR                                                0x3
#define HWIO_SDC3_MCI_DDR_CONFIG_IN(x)          \
        in_dword_masked(HWIO_SDC3_MCI_DDR_CONFIG_ADDR(x), HWIO_SDC3_MCI_DDR_CONFIG_RMSK)
#define HWIO_SDC3_MCI_DDR_CONFIG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_MCI_DDR_CONFIG_ADDR(x), m)
#define HWIO_SDC3_MCI_DDR_CONFIG_OUT(x,v)      \
        out_dword(HWIO_SDC3_MCI_DDR_CONFIG_ADDR(x),v)
#define HWIO_SDC3_MCI_DDR_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_MCI_DDR_CONFIG_ADDR(x),m,v,HWIO_SDC3_MCI_DDR_CONFIG_IN(x))
#define HWIO_SDC3_MCI_DDR_CONFIG_PRG_DLY_EN_BMSK                              0x80000000
#define HWIO_SDC3_MCI_DDR_CONFIG_PRG_DLY_EN_SHFT                                    0x1f
#define HWIO_SDC3_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                     0x40000000
#define HWIO_SDC3_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                           0x1e
#define HWIO_SDC3_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                   0x38000000
#define HWIO_SDC3_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                         0x1b
#define HWIO_SDC3_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                         0x7e00000
#define HWIO_SDC3_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                              0x15
#define HWIO_SDC3_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                      0x1ff000
#define HWIO_SDC3_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                           0xc
#define HWIO_SDC3_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                              0xe00
#define HWIO_SDC3_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                0x9
#define HWIO_SDC3_MCI_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                 0x1ff
#define HWIO_SDC3_MCI_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                   0x0

#define HWIO_SDC3_DML_SW_RESET_ADDR(x)                                           ((x) + 0x000001b4)
#define HWIO_SDC3_DML_SW_RESET_PHYS(x)                                           ((x) + 0x000001b4)
#define HWIO_SDC3_DML_SW_RESET_OFFS                                           (0x000001b4)
#define HWIO_SDC3_DML_SW_RESET_RMSK                                           0xffffffff
#define HWIO_SDC3_DML_SW_RESET_ATTR                                                  0x2
#define HWIO_SDC3_DML_SW_RESET_OUT(x,v)      \
        out_dword(HWIO_SDC3_DML_SW_RESET_ADDR(x),v)
#define HWIO_SDC3_DML_SW_RESET_DML_SW_RESET_WO_BMSK                           0xffffffff
#define HWIO_SDC3_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                  0x0

#define HWIO_SDC3_MCI_FIFO_ALTn_ADDR(x,n)                                       ((x) + 0x00000400 + 0x4 * (n))
#define HWIO_SDC3_MCI_FIFO_ALTn_PHYS(x,n)                                       ((x) + 0x00000400 + 0x4 * (n))
#define HWIO_SDC3_MCI_FIFO_ALTn_OFFS(x,n)                                       (0x00000400 + 0x4 * (n))
#define HWIO_SDC3_MCI_FIFO_ALTn_RMSK                                          0xffffffff
#define HWIO_SDC3_MCI_FIFO_ALTn_MAXn                                                 255
#define HWIO_SDC3_MCI_FIFO_ALTn_ATTR                                                 0x3
#define HWIO_SDC3_MCI_FIFO_ALTn_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_MCI_FIFO_ALTn_ADDR(x,n), HWIO_SDC3_MCI_FIFO_ALTn_RMSK)
#define HWIO_SDC3_MCI_FIFO_ALTn_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_MCI_FIFO_ALTn_ADDR(x,n), mask)
#define HWIO_SDC3_MCI_FIFO_ALTn_OUTI(x,n,val)    \
        out_dword(HWIO_SDC3_MCI_FIFO_ALTn_ADDR(x,n),val)
#define HWIO_SDC3_MCI_FIFO_ALTn_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_MCI_FIFO_ALTn_ADDR(x,n),mask,val,HWIO_SDC3_MCI_FIFO_ALTn_INI(x,n))
#define HWIO_SDC3_MCI_FIFO_ALTn_DATA_BMSK                                     0xffffffff
#define HWIO_SDC3_MCI_FIFO_ALTn_DATA_SHFT                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC3_SDCC5_HC
 *--------------------------------------------------------------------------*/

#define SDC3_SDCC5_HC_REG_BASE                                                                          (SDC3_SDCC5_TOP_BASE      + 0x00024900)
#define SDC3_SDCC5_HC_REG_BASE_PHYS                                                                     (SDC3_SDCC5_TOP_BASE_PHYS + 0x00024900)
#define SDC3_SDCC5_HC_REG_BASE_OFFS                                                                     0x00024900

#define HWIO_SDC3_HC_REG_0_2_ADDR(x)                                                                       ((x) + 0x00000000)
#define HWIO_SDC3_HC_REG_0_2_PHYS(x)                                                                       ((x)+ 0x00000000)
#define HWIO_SDC3_HC_REG_0_2_OFFS                                                                       (0x00000000)
#define HWIO_SDC3_HC_REG_0_2_RMSK                                                                       0xffffffff
#define HWIO_SDC3_HC_REG_0_2_ATTR                                                                              0x3
#define HWIO_SDC3_HC_REG_0_2_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_0_2_ADDR(x), HWIO_SDC3_HC_REG_0_2_RMSK)
#define HWIO_SDC3_HC_REG_0_2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_0_2_ADDR(x), m)
#define HWIO_SDC3_HC_REG_0_2_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_0_2_ADDR(x),v)
#define HWIO_SDC3_HC_REG_0_2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_0_2_ADDR(x),m,v,HWIO_SDC3_HC_REG_0_2_IN(x))
#define HWIO_SDC3_HC_REG_0_2_ARG_2_BMSK                                                                 0xffffffff
#define HWIO_SDC3_HC_REG_0_2_ARG_2_SHFT                                                                        0x0

#define HWIO_SDC3_HC_REG_4_6_ADDR(x)                                                                       ((x) + 0x00000004)
#define HWIO_SDC3_HC_REG_4_6_PHYS(x)                                                                       ((x)+ 0x00000004)
#define HWIO_SDC3_HC_REG_4_6_OFFS                                                                       (0x00000004)
#define HWIO_SDC3_HC_REG_4_6_RMSK                                                                       0xffff7fff
#define HWIO_SDC3_HC_REG_4_6_ATTR                                                                              0x3
#define HWIO_SDC3_HC_REG_4_6_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_4_6_ADDR(x), HWIO_SDC3_HC_REG_4_6_RMSK)
#define HWIO_SDC3_HC_REG_4_6_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_4_6_ADDR(x), m)
#define HWIO_SDC3_HC_REG_4_6_OUT(v)      \
        out_dword(HWIO_SDC3_HC_REG_4_6_ADDR(x),v)
#define HWIO_SDC3_HC_REG_4_6_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_4_6_ADDR(x),m,v,HWIO_SDC3_HC_REG_4_6_IN(x))
#define HWIO_SDC3_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                                 0xffff0000
#define HWIO_SDC3_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                                       0x10
#define HWIO_SDC3_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                                     0x7000
#define HWIO_SDC3_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                                        0xc
#define HWIO_SDC3_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                                             0xfff
#define HWIO_SDC3_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                               0x0

#define HWIO_SDC3_HC_REG_8_A_ADDR(x)                                                                       ((x) + 0x00000008)
#define HWIO_SDC3_HC_REG_8_A_PHYS(x)                                                                       ((x)+ 0x00000008)
#define HWIO_SDC3_HC_REG_8_A_OFFS                                                                       (0x00000008)
#define HWIO_SDC3_HC_REG_8_A_RMSK                                                                       0xffffffff
#define HWIO_SDC3_HC_REG_8_A_ATTR                                                                              0x3
#define HWIO_SDC3_HC_REG_8_A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_8_A_ADDR(x), HWIO_SDC3_HC_REG_8_A_RMSK)
#define HWIO_SDC3_HC_REG_8_A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_8_A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_8_A_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_8_A_ADDR(x),v)
#define HWIO_SDC3_HC_REG_8_A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_8_A_ADDR(x),m,v,HWIO_SDC3_HC_REG_8_A_IN(x))
#define HWIO_SDC3_HC_REG_8_A_CMD_ARG_1_BMSK                                                             0xffffffff
#define HWIO_SDC3_HC_REG_8_A_CMD_ARG_1_SHFT                                                                    0x0

#define HWIO_SDC3_HC_REG_C_E_ADDR(x)                                                                       ((x) + 0x0000000c)
#define HWIO_SDC3_HC_REG_C_E_PHYS(x)                                                                       ((x)+ 0x0000000c)
#define HWIO_SDC3_HC_REG_C_E_OFFS                                                                       (0x0000000c)
#define HWIO_SDC3_HC_REG_C_E_RMSK                                                                       0x3ffb003f
#define HWIO_SDC3_HC_REG_C_E_ATTR                                                                              0x3
#define HWIO_SDC3_HC_REG_C_E_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_C_E_ADDR(x), HWIO_SDC3_HC_REG_C_E_RMSK)
#define HWIO_SDC3_HC_REG_C_E_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_C_E_ADDR(x), m)
#define HWIO_SDC3_HC_REG_C_E_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_C_E_ADDR(x),v)
#define HWIO_SDC3_HC_REG_C_E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_C_E_ADDR(x),m,v,HWIO_SDC3_HC_REG_C_E_IN(x))
#define HWIO_SDC3_HC_REG_C_E_CMD_INDX_BMSK                                                              0x3f000000
#define HWIO_SDC3_HC_REG_C_E_CMD_INDX_SHFT                                                                    0x18
#define HWIO_SDC3_HC_REG_C_E_CMD_TYPE_BMSK                                                                0xc00000
#define HWIO_SDC3_HC_REG_C_E_CMD_TYPE_SHFT                                                                    0x16
#define HWIO_SDC3_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                                    0x200000
#define HWIO_SDC3_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                                        0x15
#define HWIO_SDC3_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                                       0x100000
#define HWIO_SDC3_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                                           0x14
#define HWIO_SDC3_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                                         0x80000
#define HWIO_SDC3_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                                            0x13
#define HWIO_SDC3_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                                        0x30000
#define HWIO_SDC3_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                                           0x10
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                                             0x20
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                              0x5
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                               0x10
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                                0x4
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                                       0xc
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                                       0x2
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                                        0x2
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                                        0x1
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                                            0x1
#define HWIO_SDC3_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                                            0x0

#define HWIO_SDC3_HC_REG_10_12_ADDR(x)                                                                     ((x) + 0x00000010)
#define HWIO_SDC3_HC_REG_10_12_PHYS(x)                                                                     ((x)+ 0x00000010)
#define HWIO_SDC3_HC_REG_10_12_OFFS                                                                     (0x00000010)
#define HWIO_SDC3_HC_REG_10_12_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_10_12_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_10_12_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_10_12_ADDR(x), HWIO_SDC3_HC_REG_10_12_RMSK)
#define HWIO_SDC3_HC_REG_10_12_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_10_12_ADDR(x), m)
#define HWIO_SDC3_HC_REG_10_12_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC3_HC_REG_10_12_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC3_HC_REG_14_16_ADDR(x)                                                                     ((x) + 0x00000014)
#define HWIO_SDC3_HC_REG_14_16_PHYS(x)                                                                     ((x)+ 0x00000014)
#define HWIO_SDC3_HC_REG_14_16_OFFS                                                                     (0x00000014)
#define HWIO_SDC3_HC_REG_14_16_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_14_16_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_14_16_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_14_16_ADDR(x), HWIO_SDC3_HC_REG_14_16_RMSK)
#define HWIO_SDC3_HC_REG_14_16_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_14_16_ADDR(x), m)
#define HWIO_SDC3_HC_REG_14_16_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC3_HC_REG_14_16_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC3_HC_REG_18_1A_ADDR(x)                                                                     ((x) + 0x00000018)
#define HWIO_SDC3_HC_REG_18_1A_PHYS(x)                                                                     ((x)+ 0x00000018)
#define HWIO_SDC3_HC_REG_18_1A_OFFS                                                                     (0x00000018)
#define HWIO_SDC3_HC_REG_18_1A_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_18_1A_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_18_1A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_18_1A_ADDR(x), HWIO_SDC3_HC_REG_18_1A_RMSK)
#define HWIO_SDC3_HC_REG_18_1A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_18_1A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_18_1A_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC3_HC_REG_18_1A_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC3_HC_REG_1C_1E_ADDR(x)                                                                     ((x) + 0x0000001c)
#define HWIO_SDC3_HC_REG_1C_1E_PHYS(x)                                                                     ((x)+ 0x0000001c)
#define HWIO_SDC3_HC_REG_1C_1E_OFFS                                                                     (0x0000001c)
#define HWIO_SDC3_HC_REG_1C_1E_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_1C_1E_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_1C_1E_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_1C_1E_ADDR(x), HWIO_SDC3_HC_REG_1C_1E_RMSK)
#define HWIO_SDC3_HC_REG_1C_1E_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_1C_1E_ADDR(x), m)
#define HWIO_SDC3_HC_REG_1C_1E_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC3_HC_REG_1C_1E_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC3_HC_REG_20_22_ADDR(x)                                                                     ((x) + 0x00000020)
#define HWIO_SDC3_HC_REG_20_22_PHYS(x)                                                                     ((x)+ 0x00000020)
#define HWIO_SDC3_HC_REG_20_22_OFFS                                                                     (0x00000020)
#define HWIO_SDC3_HC_REG_20_22_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_20_22_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_20_22_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_20_22_ADDR(x), HWIO_SDC3_HC_REG_20_22_RMSK)
#define HWIO_SDC3_HC_REG_20_22_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_20_22_ADDR(x), m)
#define HWIO_SDC3_HC_REG_20_22_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_20_22_ADDR(x),v)
#define HWIO_SDC3_HC_REG_20_22_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_20_22_ADDR(x),m,v,HWIO_SDC3_HC_REG_20_22_IN(x))
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                                     0xff000000
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                                           0x18
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                                       0xff0000
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                                           0x10
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                                         0xff00
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                                            0x8
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                                           0xff
#define HWIO_SDC3_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                                            0x0

#define HWIO_SDC3_HC_REG_24_26_ADDR(x)                                                                     ((x) + 0x00000024)
#define HWIO_SDC3_HC_REG_24_26_PHYS(x)                                                                     ((x)+ 0x00000024)
#define HWIO_SDC3_HC_REG_24_26_OFFS                                                                     (0x00000024)
#define HWIO_SDC3_HC_REG_24_26_RMSK                                                                      0x3ff0f0f
#define HWIO_SDC3_HC_REG_24_26_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_24_26_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_24_26_ADDR(x), HWIO_SDC3_HC_REG_24_26_RMSK)
#define HWIO_SDC3_HC_REG_24_26_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_24_26_ADDR(x), m)
#define HWIO_SDC3_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                                           0x2000000
#define HWIO_SDC3_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                                0x19
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                                  0x1000000
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                                       0x18
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                               0xf00000
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                                   0x14
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                              0x80000
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                                 0x13
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                                    0x40000
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                                       0x12
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                                        0x20000
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                                           0x11
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                                            0x10000
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                               0x10
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                                  0x800
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                                    0xb
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                                  0x400
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                                    0xa
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                               0x200
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                                 0x9
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                               0x100
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                                 0x8
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                                 0x8
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                                 0x3
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                                 0x4
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                                 0x2
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                              0x2
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                              0x1
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                              0x1
#define HWIO_SDC3_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                              0x0

#define HWIO_SDC3_HC_REG_28_2A_ADDR(x)                                                                     ((x) + 0x00000028)
#define HWIO_SDC3_HC_REG_28_2A_PHYS(x)                                                                     ((x)+ 0x00000028)
#define HWIO_SDC3_HC_REG_28_2A_OFFS                                                                     (0x00000028)
#define HWIO_SDC3_HC_REG_28_2A_RMSK                                                                      0x70f0fff
#define HWIO_SDC3_HC_REG_28_2A_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_28_2A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_28_2A_ADDR(x), HWIO_SDC3_HC_REG_28_2A_RMSK)
#define HWIO_SDC3_HC_REG_28_2A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_28_2A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_28_2A_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_28_2A_ADDR(x),v)
#define HWIO_SDC3_HC_REG_28_2A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_28_2A_ADDR(x),m,v,HWIO_SDC3_HC_REG_28_2A_IN(x))
#define HWIO_SDC3_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                                     0x4000000
#define HWIO_SDC3_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                                          0x1a
#define HWIO_SDC3_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                                   0x2000000
#define HWIO_SDC3_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                                        0x19
#define HWIO_SDC3_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                                         0x1000000
#define HWIO_SDC3_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                              0x18
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                                        0x80000
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                                           0x13
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                                    0x40000
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                                       0x12
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                               0x20000
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                                  0x11
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                               0x10000
#define HWIO_SDC3_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                                  0x10
#define HWIO_SDC3_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                               0xe00
#define HWIO_SDC3_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                                 0x9
#define HWIO_SDC3_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                                       0x100
#define HWIO_SDC3_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                                         0x8
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                                           0x80
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                                            0x7
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                                           0x40
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                                            0x6
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                                        0x20
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                                         0x5
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                                          0x18
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                                           0x3
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                                             0x4
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                                             0x2
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                                  0x2
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                                  0x1
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                                           0x1
#define HWIO_SDC3_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                                           0x0

#define HWIO_SDC3_HC_REG_2C_2E_ADDR(x)                                                                     ((x) + 0x0000002c)
#define HWIO_SDC3_HC_REG_2C_2E_PHYS(x)                                                                     ((x)+ 0x0000002c)
#define HWIO_SDC3_HC_REG_2C_2E_OFFS                                                                     (0x0000002c)
#define HWIO_SDC3_HC_REG_2C_2E_RMSK                                                                      0x70fffe7
#define HWIO_SDC3_HC_REG_2C_2E_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_2C_2E_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_2C_2E_ADDR(x), HWIO_SDC3_HC_REG_2C_2E_RMSK)
#define HWIO_SDC3_HC_REG_2C_2E_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_2C_2E_ADDR(x), m)
#define HWIO_SDC3_HC_REG_2C_2E_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_2C_2E_ADDR(x),v)
#define HWIO_SDC3_HC_REG_2C_2E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_2C_2E_ADDR(x),m,v,HWIO_SDC3_HC_REG_2C_2E_IN(x))
#define HWIO_SDC3_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                                      0x4000000
#define HWIO_SDC3_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                                           0x1a
#define HWIO_SDC3_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                                      0x2000000
#define HWIO_SDC3_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                                           0x19
#define HWIO_SDC3_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                                       0x1000000
#define HWIO_SDC3_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                                            0x18
#define HWIO_SDC3_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                                   0xf0000
#define HWIO_SDC3_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                                      0x10
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                                  0xff00
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                                     0x8
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                                0xc0
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                                 0x6
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                                           0x20
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                                            0x5
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                                           0x4
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                                           0x2
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                                0x2
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                                0x1
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                                    0x1
#define HWIO_SDC3_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                                    0x0

#define HWIO_SDC3_HC_REG_30_32_ADDR(x)                                                                     ((x) + 0x00000030)
#define HWIO_SDC3_HC_REG_30_32_PHYS(x)                                                                     ((x)+ 0x00000030)
#define HWIO_SDC3_HC_REG_30_32_OFFS                                                                     (0x00000030)
#define HWIO_SDC3_HC_REG_30_32_RMSK                                                                     0x87ffdfff
#define HWIO_SDC3_HC_REG_30_32_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_30_32_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_30_32_ADDR(x), HWIO_SDC3_HC_REG_30_32_RMSK)
#define HWIO_SDC3_HC_REG_30_32_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_30_32_ADDR(x), m)
#define HWIO_SDC3_HC_REG_30_32_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_30_32_ADDR(x),v)
#define HWIO_SDC3_HC_REG_30_32_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_30_32_ADDR(x),m,v,HWIO_SDC3_HC_REG_30_32_IN(x))
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_ERR_BMSK                                     0x80000000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_ERR_SHFT                                           0x1f
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                               0x4000000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                                    0x1a
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                                 0x2000000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                                      0x19
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                                             0x1000000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                                  0x18
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                                         0x800000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                                             0x17
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                                          0x400000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                              0x16
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                              0x200000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                                  0x15
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                                          0x100000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                              0x14
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                               0x80000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                                  0x13
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                                            0x40000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                               0x12
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                                0x20000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                                   0x11
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                                            0x10000
#define HWIO_SDC3_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                               0x10
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                                  0x8000
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                                     0xf
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CMD_QUEUE_BMSK                                                0x4000
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CMD_QUEUE_SHFT                                                   0xe
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                                           0x1000
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                              0xc
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                                     0x800
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                                       0xb
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                                     0x400
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                                       0xa
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                                     0x200
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                                       0x9
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                                  0x100
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                                    0x8
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                               0x80
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                                0x7
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                                             0x40
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                              0x6
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                               0x20
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                                0x5
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                               0x10
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                                0x4
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                                     0x8
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                                     0x3
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                               0x4
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                               0x2
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                              0x2
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                              0x1
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                                0x1
#define HWIO_SDC3_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                                0x0

#define HWIO_SDC3_HC_REG_34_36_ADDR(x)                                                                     ((x) + 0x00000034)
#define HWIO_SDC3_HC_REG_34_36_PHYS(x)                                                                     ((x)+ 0x00000034)
#define HWIO_SDC3_HC_REG_34_36_OFFS                                                                     (0x00000034)
#define HWIO_SDC3_HC_REG_34_36_RMSK                                                                     0x87ff5fff
#define HWIO_SDC3_HC_REG_34_36_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_34_36_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_34_36_ADDR(x), HWIO_SDC3_HC_REG_34_36_RMSK)
#define HWIO_SDC3_HC_REG_34_36_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_34_36_ADDR(x), m)
#define HWIO_SDC3_HC_REG_34_36_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_34_36_ADDR(x),v)
#define HWIO_SDC3_HC_REG_34_36_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_34_36_ADDR(x),m,v,HWIO_SDC3_HC_REG_34_36_IN(x))
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                                  0x80000000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                                        0x1f
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                                            0x4000000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                                 0x1a
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                              0x2000000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                                   0x19
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                                          0x1000000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                               0x18
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                                      0x800000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                                          0x17
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                                       0x400000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                                           0x16
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                                           0x200000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                               0x15
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                                           0x100000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                               0x14
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                                            0x80000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                               0x13
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                                         0x40000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                                            0x12
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                                             0x20000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                                0x11
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                                             0x10000
#define HWIO_SDC3_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                                0x10
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_QUEUE_BMSK                                             0x4000
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_QUEUE_SHFT                                                0xe
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                                        0x1000
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                                           0xc
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                                  0x800
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                                    0xb
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                                  0x400
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                                    0xa
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                                  0x200
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                                    0x9
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                               0x100
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                                 0x8
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                                            0x80
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                                             0x7
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                                          0x40
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                                           0x6
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                                            0x20
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                                             0x5
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                                            0x10
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                                             0x4
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                                  0x8
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                                  0x3
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                                            0x4
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                                            0x2
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                                           0x2
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                                           0x1
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                                             0x1
#define HWIO_SDC3_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                                             0x0

#define HWIO_SDC3_HC_REG_38_3A_ADDR(x)                                                                     ((x) + 0x00000038)
#define HWIO_SDC3_HC_REG_38_3A_PHYS(x)                                                                     ((x)+ 0x00000038)
#define HWIO_SDC3_HC_REG_38_3A_OFFS                                                                     (0x00000038)
#define HWIO_SDC3_HC_REG_38_3A_RMSK                                                                     0x87ffdfff
#define HWIO_SDC3_HC_REG_38_3A_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_38_3A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_38_3A_ADDR(x), HWIO_SDC3_HC_REG_38_3A_RMSK)
#define HWIO_SDC3_HC_REG_38_3A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_38_3A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_38_3A_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_38_3A_ADDR(x),v)
#define HWIO_SDC3_HC_REG_38_3A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_38_3A_ADDR(x),m,v,HWIO_SDC3_HC_REG_38_3A_IN(x))
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                               0x80000000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                                     0x1f
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                                         0x4000000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                              0x1a
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                                           0x2000000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                                0x19
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                                       0x1000000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                                            0x18
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                                   0x800000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                                       0x17
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                                    0x400000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                                        0x16
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                                        0x200000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                                            0x15
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                                        0x100000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                                            0x14
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                                         0x80000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                                            0x13
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                                      0x40000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                                         0x12
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                                          0x20000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                                             0x11
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                                          0x10000
#define HWIO_SDC3_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                                             0x10
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                                            0x8000
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                               0xf
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_QUEUE_BMSK                                          0x4000
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_QUEUE_SHFT                                             0xe
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                                     0x1000
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                                        0xc
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                               0x800
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                                 0xb
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                               0x400
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                                 0xa
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                               0x200
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                                 0x9
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                                            0x100
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                              0x8
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                                         0x80
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                                          0x7
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                                       0x40
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                                        0x6
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                                         0x20
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                                          0x5
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                                         0x10
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                                          0x4
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                               0x8
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                               0x3
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                                         0x4
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                                         0x2
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                                        0x2
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                                        0x1
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                                          0x1
#define HWIO_SDC3_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                                          0x0

#define HWIO_SDC3_HC_REG_3C_3E_ADDR(x)                                                                     ((x) + 0x0000003c)
#define HWIO_SDC3_HC_REG_3C_3E_PHYS(x)                                                                     ((x)+ 0x0000003c)
#define HWIO_SDC3_HC_REG_3C_3E_OFFS                                                                     (0x0000003c)
#define HWIO_SDC3_HC_REG_3C_3E_RMSK                                                                     0xc0ff009f
#define HWIO_SDC3_HC_REG_3C_3E_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_3C_3E_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_3C_3E_ADDR(x), HWIO_SDC3_HC_REG_3C_3E_RMSK)
#define HWIO_SDC3_HC_REG_3C_3E_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_3C_3E_ADDR(x), m)
#define HWIO_SDC3_HC_REG_3C_3E_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_3C_3E_ADDR(x),v)
#define HWIO_SDC3_HC_REG_3C_3E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_3C_3E_ADDR(x),m,v,HWIO_SDC3_HC_REG_3C_3E_IN(x))
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                                            0x80000000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                                  0x1f
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                               0x40000000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                                     0x1e
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                                0x800000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                                    0x17
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                                  0x400000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                                      0x16
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                                          0x300000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                              0x14
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                              0x80000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                                 0x13
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                                  0x70000
#define HWIO_SDC3_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                                     0x10
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                                         0x80
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                                          0x7
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                                         0x10
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                                          0x4
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                                       0x8
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                                       0x3
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                                           0x4
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                                           0x2
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                                           0x2
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                                           0x1
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                                        0x1
#define HWIO_SDC3_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                                        0x0

#define HWIO_SDC3_HC_REG_40_42_ADDR(x)                                                                     ((x) + 0x00000040)
#define HWIO_SDC3_HC_REG_40_42_PHYS(x)                                                                     ((x)+ 0x00000040)
#define HWIO_SDC3_HC_REG_40_42_OFFS                                                                     (0x00000040)
#define HWIO_SDC3_HC_REG_40_42_RMSK                                                                     0xf7efffbf
#define HWIO_SDC3_HC_REG_40_42_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_40_42_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_40_42_ADDR(x), HWIO_SDC3_HC_REG_40_42_RMSK)
#define HWIO_SDC3_HC_REG_40_42_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_40_42_ADDR(x), m)
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                              0xc0000000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                                    0x1e
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                                      0x20000000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                                            0x1d
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                                 0x10000000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                                       0x1c
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                                    0x4000000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                                         0x1a
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                                    0x2000000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                                         0x19
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                                    0x1000000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                                         0x18
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                                   0x800000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                                       0x17
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                                             0x400000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                                 0x16
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                               0x200000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                                   0x15
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                                             0x80000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                                0x13
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                                             0x40000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                                0x12
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                                            0x30000
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                               0x10
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                                            0xff00
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                               0x8
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                                             0x80
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                              0x7
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                                             0x3f
#define HWIO_SDC3_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                              0x0

#define HWIO_SDC3_HC_REG_44_46_ADDR(x)                                                                     ((x) + 0x00000044)
#define HWIO_SDC3_HC_REG_44_46_PHYS(x)                                                                     ((x)+ 0x00000044)
#define HWIO_SDC3_HC_REG_44_46_OFFS                                                                     (0x00000044)
#define HWIO_SDC3_HC_REG_44_46_RMSK                                                                       0xffef77
#define HWIO_SDC3_HC_REG_44_46_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_44_46_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_44_46_ADDR(x), HWIO_SDC3_HC_REG_44_46_RMSK)
#define HWIO_SDC3_HC_REG_44_46_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_44_46_ADDR(x), m)
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                                           0xff0000
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                               0x10
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                              0xc000
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                                 0xe
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                                       0x2000
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                                          0xd
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                                      0xf00
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                                        0x8
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                                        0x40
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                                         0x6
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                                        0x20
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                                         0x5
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                                        0x10
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                                         0x4
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                                0x4
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                                0x2
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                               0x2
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                               0x1
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                                0x1
#define HWIO_SDC3_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                                0x0

#define HWIO_SDC3_HC_REG_48_4A_ADDR(x)                                                                     ((x) + 0x00000048)
#define HWIO_SDC3_HC_REG_48_4A_PHYS(x)                                                                     ((x)+ 0x00000048)
#define HWIO_SDC3_HC_REG_48_4A_OFFS                                                                     (0x00000048)
#define HWIO_SDC3_HC_REG_48_4A_RMSK                                                                       0xffffff
#define HWIO_SDC3_HC_REG_48_4A_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_48_4A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_48_4A_ADDR(x), HWIO_SDC3_HC_REG_48_4A_RMSK)
#define HWIO_SDC3_HC_REG_48_4A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_48_4A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                                      0xff0000
#define HWIO_SDC3_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                                          0x10
#define HWIO_SDC3_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                                        0xff00
#define HWIO_SDC3_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                                           0x8
#define HWIO_SDC3_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                                          0xff
#define HWIO_SDC3_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                                           0x0

#define HWIO_SDC3_HC_REG_50_52_ADDR(x)                                                                     ((x) + 0x00000050)
#define HWIO_SDC3_HC_REG_50_52_PHYS(x)                                                                     ((x)+ 0x00000050)
#define HWIO_SDC3_HC_REG_50_52_OFFS                                                                     (0x00000050)
#define HWIO_SDC3_HC_REG_50_52_RMSK                                                                     0xf3ff009f
#define HWIO_SDC3_HC_REG_50_52_ATTR                                                                            0x2
#define HWIO_SDC3_HC_REG_50_52_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_50_52_ADDR(x),v)
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK                         0xf0000000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                               0x1c
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                                             0x2000000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                                  0x19
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                                         0x1000000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                              0x18
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                                     0x800000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                                         0x17
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                                      0x400000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                                          0x16
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                                          0x200000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                              0x15
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                                      0x100000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                                          0x14
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                                           0x80000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                              0x13
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                                        0x40000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                                           0x12
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                                            0x20000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                               0x11
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                                        0x10000
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                                           0x10
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                              0x80
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                               0x7
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                                         0x10
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                                          0x4
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                                       0x8
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                                       0x3
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                                           0x4
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                                           0x2
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                                       0x2
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                                       0x1
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                                        0x1
#define HWIO_SDC3_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                                        0x0

#define HWIO_SDC3_HC_REG_54_56_ADDR(x)                                                                     ((x) + 0x00000054)
#define HWIO_SDC3_HC_REG_54_56_PHYS(x)                                                                     ((x)+ 0x00000054)
#define HWIO_SDC3_HC_REG_54_56_OFFS                                                                     (0x00000054)
#define HWIO_SDC3_HC_REG_54_56_RMSK                                                                            0x7
#define HWIO_SDC3_HC_REG_54_56_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_54_56_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_54_56_ADDR(x), HWIO_SDC3_HC_REG_54_56_RMSK)
#define HWIO_SDC3_HC_REG_54_56_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_54_56_ADDR(x), m)
#define HWIO_SDC3_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                                   0x4
#define HWIO_SDC3_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                                   0x2
#define HWIO_SDC3_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                                             0x3
#define HWIO_SDC3_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                                             0x0

#define HWIO_SDC3_HC_REG_58_5A_ADDR(x)                                                                     ((x) + 0x00000058)
#define HWIO_SDC3_HC_REG_58_5A_PHYS(x)                                                                     ((x)+ 0x00000058)
#define HWIO_SDC3_HC_REG_58_5A_OFFS                                                                     (0x00000058)
#define HWIO_SDC3_HC_REG_58_5A_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_58_5A_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_58_5A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_58_5A_ADDR(x), HWIO_SDC3_HC_REG_58_5A_RMSK)
#define HWIO_SDC3_HC_REG_58_5A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_58_5A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_58_5A_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_58_5A_ADDR(x),v)
#define HWIO_SDC3_HC_REG_58_5A_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_58_5A_ADDR(x),m,v,HWIO_SDC3_HC_REG_58_5A_IN(x))
#define HWIO_SDC3_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                                    0xffffffff
#define HWIO_SDC3_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                                           0x0

#define HWIO_SDC3_HC_REG_5C_5E_ADDR(x)                                                                     ((x) + 0x0000005c)
#define HWIO_SDC3_HC_REG_5C_5E_PHYS(x)                                                                     ((x)+ 0x0000005c)
#define HWIO_SDC3_HC_REG_5C_5E_OFFS                                                                     (0x0000005c)
#define HWIO_SDC3_HC_REG_5C_5E_RMSK                                                                     0xffffffff
#define HWIO_SDC3_HC_REG_5C_5E_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_5C_5E_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_5C_5E_ADDR(x), HWIO_SDC3_HC_REG_5C_5E_RMSK)
#define HWIO_SDC3_HC_REG_5C_5E_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_5C_5E_ADDR(x), m)
#define HWIO_SDC3_HC_REG_5C_5E_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_5C_5E_ADDR(x),v)
#define HWIO_SDC3_HC_REG_5C_5E_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_5C_5E_ADDR(x),m,v,HWIO_SDC3_HC_REG_5C_5E_IN(x))
#define HWIO_SDC3_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                                 0xffffffff
#define HWIO_SDC3_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                                        0x0

#define HWIO_SDC3_HC_REG_60_62_ADDR(x)                                                                     ((x) + 0x00000060)
#define HWIO_SDC3_HC_REG_60_62_PHYS(x)                                                                     ((x)+ 0x00000060)
#define HWIO_SDC3_HC_REG_60_62_OFFS                                                                     (0x00000060)
#define HWIO_SDC3_HC_REG_60_62_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC3_HC_REG_60_62_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_60_62_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_60_62_ADDR(x), HWIO_SDC3_HC_REG_60_62_RMSK)
#define HWIO_SDC3_HC_REG_60_62_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_60_62_ADDR(x), m)
#define HWIO_SDC3_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                                   0xc0000000
#define HWIO_SDC3_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                                         0x1e
#define HWIO_SDC3_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                                            0x4000000
#define HWIO_SDC3_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                                 0x1a
#define HWIO_SDC3_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                                         0x3ff0000
#define HWIO_SDC3_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                              0x10
#define HWIO_SDC3_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                                0xc000
#define HWIO_SDC3_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                                   0xe
#define HWIO_SDC3_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                                         0x400
#define HWIO_SDC3_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                                           0xa
#define HWIO_SDC3_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                                      0x3ff
#define HWIO_SDC3_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                                        0x0

#define HWIO_SDC3_HC_REG_64_66_ADDR(x)                                                                     ((x) + 0x00000064)
#define HWIO_SDC3_HC_REG_64_66_PHYS(x)                                                                     ((x)+ 0x00000064)
#define HWIO_SDC3_HC_REG_64_66_OFFS                                                                     (0x00000064)
#define HWIO_SDC3_HC_REG_64_66_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC3_HC_REG_64_66_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_64_66_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_64_66_ADDR(x), HWIO_SDC3_HC_REG_64_66_RMSK)
#define HWIO_SDC3_HC_REG_64_66_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_64_66_ADDR(x), m)
#define HWIO_SDC3_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                                           0xc0000000
#define HWIO_SDC3_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                                 0x1e
#define HWIO_SDC3_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                                    0x4000000
#define HWIO_SDC3_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                                         0x1a
#define HWIO_SDC3_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                                 0x3ff0000
#define HWIO_SDC3_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                                      0x10
#define HWIO_SDC3_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                                  0xc000
#define HWIO_SDC3_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                                     0xe
#define HWIO_SDC3_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                                           0x400
#define HWIO_SDC3_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                                             0xa
#define HWIO_SDC3_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                                        0x3ff
#define HWIO_SDC3_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                                          0x0

#define HWIO_SDC3_HC_REG_68_6A_ADDR(x)                                                                     ((x) + 0x00000068)
#define HWIO_SDC3_HC_REG_68_6A_PHYS(x)                                                                     ((x)+ 0x00000068)
#define HWIO_SDC3_HC_REG_68_6A_OFFS                                                                     (0x00000068)
#define HWIO_SDC3_HC_REG_68_6A_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC3_HC_REG_68_6A_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_68_6A_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_68_6A_ADDR(x), HWIO_SDC3_HC_REG_68_6A_RMSK)
#define HWIO_SDC3_HC_REG_68_6A_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_68_6A_ADDR(x), m)
#define HWIO_SDC3_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                                           0xc0000000
#define HWIO_SDC3_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                                 0x1e
#define HWIO_SDC3_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                                    0x4000000
#define HWIO_SDC3_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                                         0x1a
#define HWIO_SDC3_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                                 0x3ff0000
#define HWIO_SDC3_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                                      0x10
#define HWIO_SDC3_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                               0xc000
#define HWIO_SDC3_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                                  0xe
#define HWIO_SDC3_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                                        0x400
#define HWIO_SDC3_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                                          0xa
#define HWIO_SDC3_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                                     0x3ff
#define HWIO_SDC3_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                                       0x0

#define HWIO_SDC3_HC_REG_6C_6E_ADDR(x)                                                                     ((x) + 0x0000006c)
#define HWIO_SDC3_HC_REG_6C_6E_PHYS(x)                                                                     ((x)+ 0x0000006c)
#define HWIO_SDC3_HC_REG_6C_6E_OFFS                                                                     (0x0000006c)
#define HWIO_SDC3_HC_REG_6C_6E_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC3_HC_REG_6C_6E_ATTR                                                                            0x1
#define HWIO_SDC3_HC_REG_6C_6E_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_6C_6E_ADDR(x), HWIO_SDC3_HC_REG_6C_6E_RMSK)
#define HWIO_SDC3_HC_REG_6C_6E_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_6C_6E_ADDR(x), m)
#define HWIO_SDC3_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                                           0xc0000000
#define HWIO_SDC3_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                                 0x1e
#define HWIO_SDC3_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                                    0x4000000
#define HWIO_SDC3_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                                         0x1a
#define HWIO_SDC3_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                                 0x3ff0000
#define HWIO_SDC3_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                                      0x10
#define HWIO_SDC3_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                              0xc000
#define HWIO_SDC3_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                                 0xe
#define HWIO_SDC3_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                                       0x400
#define HWIO_SDC3_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                                         0xa
#define HWIO_SDC3_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                                    0x3ff
#define HWIO_SDC3_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                                      0x0

#define HWIO_SDC3_HC_REG_E0_E2_ADDR(x)                                                                     ((x) + 0x000000e0)
#define HWIO_SDC3_HC_REG_E0_E2_PHYS(x)                                                                     ((x)+ 0x000000e0)
#define HWIO_SDC3_HC_REG_E0_E2_OFFS                                                                     (0x000000e0)
#define HWIO_SDC3_HC_REG_E0_E2_RMSK                                                                     0x7f777f37
#define HWIO_SDC3_HC_REG_E0_E2_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_E0_E2_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_E0_E2_ADDR(x), HWIO_SDC3_HC_REG_E0_E2_RMSK)
#define HWIO_SDC3_HC_REG_E0_E2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_E0_E2_ADDR(x), m)
#define HWIO_SDC3_HC_REG_E0_E2_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_E0_E2_ADDR(x),v)
#define HWIO_SDC3_HC_REG_E0_E2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_E0_E2_ADDR(x),m,v,HWIO_SDC3_HC_REG_E0_E2_IN(x))
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                                         0x7f000000
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                               0x18
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_BMSK                                                0x700000
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_SHFT                                                    0x14
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                                             0x70000
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                                0x10
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                                         0x7f00
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                                            0x8
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                                         0x30
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                                          0x4
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                                0x7
#define HWIO_SDC3_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                                0x0

#define HWIO_SDC3_HC_REG_FC_FE_ADDR(x)                                                                     ((x) + 0x000000fc)
#define HWIO_SDC3_HC_REG_FC_FE_PHYS(x)                                                                     ((x)+ 0x000000fc)
#define HWIO_SDC3_HC_REG_FC_FE_OFFS                                                                     (0x000000fc)
#define HWIO_SDC3_HC_REG_FC_FE_RMSK                                                                     0xffff00ff
#define HWIO_SDC3_HC_REG_FC_FE_ATTR                                                                            0x3
#define HWIO_SDC3_HC_REG_FC_FE_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_FC_FE_ADDR(x), HWIO_SDC3_HC_REG_FC_FE_RMSK)
#define HWIO_SDC3_HC_REG_FC_FE_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_FC_FE_ADDR(x), m)
#define HWIO_SDC3_HC_REG_FC_FE_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_FC_FE_ADDR(x),v)
#define HWIO_SDC3_HC_REG_FC_FE_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_FC_FE_ADDR(x),m,v,HWIO_SDC3_HC_REG_FC_FE_IN(x))
#define HWIO_SDC3_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                               0xff000000
#define HWIO_SDC3_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                                     0x18
#define HWIO_SDC3_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                                   0xff0000
#define HWIO_SDC3_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                                       0x10
#define HWIO_SDC3_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                                  0xff
#define HWIO_SDC3_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                                   0x0

#define HWIO_SDC3_HC_REG_DLL_CONFIG_ADDR(x)                                                                ((x) + 0x00000100)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_PHYS(x)                                                                ((x)+ 0x00000100)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_OFFS                                                                (0x00000100)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_RMSK                                                                0xffffffff
#define HWIO_SDC3_HC_REG_DLL_CONFIG_ATTR                                                                       0x3
#define HWIO_SDC3_HC_REG_DLL_CONFIG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_CONFIG_ADDR(x), HWIO_SDC3_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_CONFIG_ADDR(x), m)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_DLL_CONFIG_ADDR(x),v)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_DLL_CONFIG_ADDR(x),m,v,HWIO_SDC3_HC_REG_DLL_CONFIG_IN(x))
#define HWIO_SDC3_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                                  0x80000000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                                        0x1f
#define HWIO_SDC3_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                                        0x40000000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                              0x1e
#define HWIO_SDC3_HC_REG_DLL_CONFIG_PDN_BMSK                                                            0x20000000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_PDN_SHFT                                                                  0x1d
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                                    0x10000000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                                          0x1c
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                                      0x8000000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                                           0x1b
#define HWIO_SDC3_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                                       0x7000000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                                            0x18
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                                       0xf00000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                                           0x14
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                                        0x80000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                                           0x13
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                                         0x40000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                                            0x12
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                                            0x20000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                               0x11
#define HWIO_SDC3_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                                            0x10000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                               0x10
#define HWIO_SDC3_HC_REG_DLL_CONFIG_SDC4_CONFIG_BMSK                                                        0xffff
#define HWIO_SDC3_HC_REG_DLL_CONFIG_SDC4_CONFIG_SHFT                                                           0x0

#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_ADDR(x)                                                              ((x) + 0x00000104)
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_PHYS(x)                                                              ((x)+ 0x00000104)
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_OFFS                                                              (0x00000104)
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_ATTR                                                                     0x3
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_TEST_CTL_ADDR(x), HWIO_SDC3_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_TEST_CTL_ADDR(x), m)
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_DLL_TEST_CTL_ADDR(x),v)
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_DLL_TEST_CTL_ADDR(x),m,v,HWIO_SDC3_HC_REG_DLL_TEST_CTL_IN(x))
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                                            0xffffffff
#define HWIO_SDC3_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                                                   0x0

#define HWIO_SDC3_HC_REG_DLL_STATUS_ADDR(x)                                                                ((x) + 0x00000108)
#define HWIO_SDC3_HC_REG_DLL_STATUS_PHYS(x)                                                                ((x)+ 0x00000108)
#define HWIO_SDC3_HC_REG_DLL_STATUS_OFFS                                                                (0x00000108)
#define HWIO_SDC3_HC_REG_DLL_STATUS_RMSK                                                                    0x1ffd
#define HWIO_SDC3_HC_REG_DLL_STATUS_ATTR                                                                       0x1
#define HWIO_SDC3_HC_REG_DLL_STATUS_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_STATUS_ADDR(x), HWIO_SDC3_HC_REG_DLL_STATUS_RMSK)
#define HWIO_SDC3_HC_REG_DLL_STATUS_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_STATUS_ADDR(x), m)
#define HWIO_SDC3_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                                                  0x1000
#define HWIO_SDC3_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                                                     0xc
#define HWIO_SDC3_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                                                    0x800
#define HWIO_SDC3_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                                                      0xb
#define HWIO_SDC3_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                                             0x600
#define HWIO_SDC3_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                                               0x9
#define HWIO_SDC3_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                                                  0x100
#define HWIO_SDC3_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                                                    0x8
#define HWIO_SDC3_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                                             0x80
#define HWIO_SDC3_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                              0x7
#define HWIO_SDC3_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                                            0x78
#define HWIO_SDC3_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                                             0x3
#define HWIO_SDC3_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                                       0x4
#define HWIO_SDC3_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                                       0x2
#define HWIO_SDC3_HC_REG_DLL_STATUS_DDR_DLL_LOCK_BMSK                                                          0x1
#define HWIO_SDC3_HC_REG_DLL_STATUS_DDR_DLL_LOCK_SHFT                                                          0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADDR(x)                                                          ((x) + 0x0000010c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_PHYS(x)                                                          ((x)+ 0x0000010c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_OFFS                                                          (0x0000010c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_RMSK                                                          0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ATTR                                                                 0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                                      0xffc00000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                                            0x16
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_BMSK                                               0x380000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_SHFT                                                   0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_BMSK                                             0x40000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_SHFT                                                0x12
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_BMSK                                          0x20000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_SHFT                                             0x11
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                                        0x10000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                                           0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                                      0x8000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                                         0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                              0x4000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                                 0xe
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                                             0x2000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                                0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                                0x1000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                                   0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                              0x800
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                                0xb
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                                          0x400
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                                            0xa
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                                 0x300
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                                   0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                               0x80
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                                0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                               0x40
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                                0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                               0x20
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                                0x5
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                                0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                                 0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                                  0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                                  0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                                         0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                                         0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                                         0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                                         0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                                         0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                                         0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x)                                                         ((x) + 0x00000110)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_PHYS(x)                                                         ((x)+ 0x00000110)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_OFFS                                                         (0x00000110)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_RMSK                                                         0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ATTR                                                                0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ADDR,m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_BMSK                                          0x80000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_SHFT                                                0x1f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_BMSK                                    0x70000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_SHFT                                          0x1c
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_BMSK                                    0x8000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_SHFT                                         0x1b
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_BMSK                                       0x4000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_SHFT                                            0x1a
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_BMSK                                          0x2000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_SHFT                                               0x19
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_BMSK                                     0x1c00000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_SHFT                                          0x16
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_BMSK                                             0x200000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_SHFT                                                 0x15
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_BMSK                                   0x100000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_SHFT                                       0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_BMSK                                             0x80000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_SHFT                                                0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_BMSK                                             0x40000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SHFT                                                0x12
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_BMSK                                               0x20000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_SHFT                                                  0x11
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_BMSK                                       0x10000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_SHFT                                          0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_BMSK                                           0x8000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_SHFT                                              0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_BMSK                                            0x4000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_SHFT                                               0xe
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_BMSK                                     0x2000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_SHFT                                        0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_BMSK                                           0x1000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_SHFT                                              0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_BMSK                                               0x800
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_SHFT                                                 0xb
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_BMSK                                          0x600
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_SHFT                                            0x9
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_BMSK                                              0x1c0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_SHFT                                                0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_BMSK                                            0x20
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_SHFT                                             0x5
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_BMSK                                           0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_SHFT                                            0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_BMSK                                                 0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_SHFT                                                 0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_BMSK                                                  0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_SHFT                                                  0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_BMSK                                                  0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_SHFT                                                  0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_BMSK                                                  0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_SHFT                                                  0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x)                                                ((x) + 0x00000114)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS(x)                                                ((x)+ 0x00000114)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                                (0x00000114)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                                0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ATTR                                                       0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ERROR_TYPE_BMSK                                     0xc0000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ERROR_TYPE_SHFT                                           0x1e
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_BMSK                                   0x38000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_SHFT                                         0x1b
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_22_BMSK                                 0x7ffe000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_22_SHFT                                       0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_BMSK                                     0x1fff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_SHFT                                        0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x)                                                ((x) + 0x00000118)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS(x)                                                ((x)+ 0x00000118)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                                (0x00000118)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                                  0x3fffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ATTR                                                       0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                                   0x300000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                                       0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                                    0x80000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                                       0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                                    0x70000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                                       0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                                     0x8000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                                        0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                                      0x7000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                                         0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                                       0xf00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                                         0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                                   0xff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                                    0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x)                                                 ((x) + 0x0000011c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_PHYS(x)                                                 ((x)+ 0x0000011c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_OFFS                                                 (0x0000011c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK                                                 0xf7efffbf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_ATTR                                                        0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_BMSK                       0xc0000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_SHFT                             0x1e
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK               0x20000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                     0x1d
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK          0x10000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                0x1c
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK             0x4000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                  0x1a
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK             0x2000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                  0x19
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK             0x1000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                  0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK            0x800000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                0x17
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_BMSK                      0x400000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_SHFT                          0x16
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_BMSK                        0x200000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_SHFT                            0x15
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_BMSK                      0x80000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_SHFT                         0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_BMSK                      0x40000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_SHFT                         0x12
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_BMSK                     0x30000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_SHFT                        0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                     0xff00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                        0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                      0x80
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                       0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                      0x3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                       0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x)                                                 ((x) + 0x00000120)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_PHYS(x)                                                 ((x)+ 0x00000120)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_OFFS                                                 (0x00000120)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK                                                 0xffffefff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_ATTR                                                        0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_BMSK                                    0xff000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_SHFT                                          0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_BMSK                    0xff0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_SHFT                        0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_BMSK                       0xc000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_SHFT                          0xe
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                0x2000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                   0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK               0xf00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                 0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CMDQ_SUPPORT_BMSK                          0x80
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CMDQ_SUPPORT_SHFT                           0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                 0x40
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                  0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                 0x20
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                  0x5
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                 0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                  0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_HS400_SUPPORT_BMSK                          0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_HS400_SUPPORT_SHFT                          0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_BMSK                         0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_SHFT                         0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_BMSK                        0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_SHFT                        0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_BMSK                         0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_SHFT                         0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x)                                                   ((x) + 0x00000124)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_PHYS(x)                                                   ((x)+ 0x00000124)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OFFS                                                   (0x00000124)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK                                                       0xffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ATTR                                                          0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                                      0xc000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                         0xe
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                                   0x2000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                                      0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                                    0x1800
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                       0xb
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                       0x400
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                         0xa
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                       0x200
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                         0x9
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                                    0x100
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                                      0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                                      0xff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                       0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x)                                                   ((x) + 0x00000128)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_PHYS(x)                                                   ((x)+ 0x00000128)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_OFFS                                                   (0x00000128)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK                                                       0xffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ATTR                                                          0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                                      0xc000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                         0xe
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                        0x2000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                           0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                              0x1fc0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                                 0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                                0x30
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                                 0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                        0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                        0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x)                                             ((x) + 0x00000130)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_PHYS(x)                                             ((x)+ 0x00000130)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OFFS                                             (0x00000130)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK                                              0x3ff37ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ATTR                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                              0x2000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                                   0x19
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                             0x1000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                                  0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                       0xf00000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                           0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                               0x80000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                                  0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                                     0x40000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                        0x12
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                                 0x20000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                                    0x11
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                             0x10000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                                0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                                     0x3000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                        0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                        0x7ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                          0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x)                                             ((x) + 0x00000134)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_PHYS(x)                                             ((x)+ 0x00000134)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OFFS                                             (0x00000134)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK                                              0x7f77777
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ATTR                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                              0x7000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                                   0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                                 0xf00000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                                     0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                                 0x70000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                                    0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                                  0x7000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                                     0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                                    0x700
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                                      0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                                     0x70
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                                      0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                                   0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                                   0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x)                                        ((x) + 0x00000138)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_PHYS(x)                                        ((x)+ 0x00000138)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OFFS                                        (0x00000138)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK                                         0x1f1ffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ATTR                                               0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                       0x1000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                            0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                        0xf00000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                            0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                                 0x10000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                                    0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                                  0xffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                                     0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x)                                        ((x) + 0x0000013c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_PHYS(x)                                        ((x)+ 0x0000013c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OFFS                                        (0x0000013c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK                                            0x13ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ATTR                                               0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                               0x1000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                                  0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                                0x3ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                                  0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x)                                          ((x) + 0x00000140)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_PHYS(x)                                          ((x)+ 0x00000140)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OFFS                                          (0x00000140)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK                                          0xffff3f3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ATTR                                                 0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                                     0xffff0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                           0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                               0x3f00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                                  0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                                 0x3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                                  0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x)                                        ((x) + 0x00000144)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_PHYS(x)                                        ((x)+ 0x00000144)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OFFS                                        (0x00000144)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK                                            0x1f3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ATTR                                               0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                          0x1f00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                             0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                               0x3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                                0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x)                                              ((x) + 0x00000148)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_PHYS(x)                                              ((x)+ 0x00000148)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OFFS                                              (0x00000148)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK                                                  0xffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ATTR                                                     0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                       0xffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                          0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x)                                            ((x) + 0x0000014c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_PHYS(x)                                            ((x)+ 0x0000014c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OFFS                                            (0x0000014c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK                                              0x19f1bf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ATTR                                                   0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                          0x100000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                              0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                           0x80000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                              0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                                0x1f000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                                    0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                                0x100
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                                  0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                                 0x80
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                                  0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                                      0x3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                       0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x)                                             ((x) + 0x00000150)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_PHYS(x)                                             ((x)+ 0x00000150)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OFFS                                             (0x00000150)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK                                             0x1fff0fff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ATTR                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                            0x10000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                                  0x1c
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                                 0xfff0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                                      0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                        0xfff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                          0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x)                                           ((x) + 0x00000154)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_PHYS(x)                                           ((x)+ 0x00000154)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OFFS                                           (0x00000154)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK                                                  0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ATTR                                                  0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                                      0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                                      0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                                      0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                                      0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                        0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                        0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                          0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                          0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x)                                              ((x) + 0x00000158)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_PHYS(x)                                              ((x)+ 0x00000158)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OFFS                                              (0x00000158)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK                                                     0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ATTR                                                     0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                                    0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                                     0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                                     0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                         0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                         0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                                     0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                                     0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x)                                           ((x) + 0x0000015c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_PHYS(x)                                           ((x)+ 0x0000015c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OFFS                                           (0x0000015c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK                                              0x10f0f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ATTR                                                  0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                                  0x10000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                                     0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                             0x800
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                               0xb
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                              0x400
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                                0xa
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                             0x200
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                               0x9
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                              0x100
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                                0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                          0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                          0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                              0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                              0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                              0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                              0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                                      0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x)                                         ((x) + 0x00000160)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_PHYS(x)                                         ((x)+ 0x00000160)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OFFS                                         (0x00000160)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK                                            0x3f7ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ATTR                                                0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                       0x20000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                          0x11
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                       0x10000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                          0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                            0xf000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                               0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                              0x7ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                                0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x)                                               ((x) + 0x00000164)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_PHYS(x)                                               ((x)+ 0x00000164)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OFFS                                               (0x00000164)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK                                                0x7ffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                                 0x7000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                                      0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                               0xff0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                                   0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                         0xfff0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                            0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                          0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                          0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                         0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                         0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_BMSK                                             0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_SHFT                                             0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                                     0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                                     0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x)                                               ((x) + 0x00000168)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_PHYS(x)                                               ((x)+ 0x00000168)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_OFFS                                               (0x00000168)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK                                                0xfff0fff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                               0xfff0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                                    0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                                    0xfff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                                      0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x)                                               ((x) + 0x0000016c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_PHYS(x)                                               ((x)+ 0x0000016c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_OFFS                                               (0x0000016c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK                                               0x1f3f1f3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                                  0x1f000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                        0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                                   0x3f0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                       0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                                      0x1f00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                         0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                       0x3f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                        0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x)                                               ((x) + 0x00000170)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_PHYS(x)                                               ((x)+ 0x00000170)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_OFFS                                               (0x00000170)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK                                               0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                               0xff000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                                     0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                                     0xfff000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                          0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                                  0xfff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                                    0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x)                                               ((x) + 0x00000174)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_PHYS(x)                                               ((x)+ 0x00000174)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_OFFS                                               (0x00000174)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK                                                     0xff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                                  0xf0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                                   0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                                   0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                                   0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x)                                               ((x) + 0x00000178)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_PHYS(x)                                               ((x)+ 0x00000178)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OFFS                                               (0x00000178)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK                                                      0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ATTR                                                      0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                          0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                          0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                                     0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                                     0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                                0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                                0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x)                                           ((x) + 0x0000017c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_PHYS(x)                                           ((x)+ 0x0000017c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OFFS                                           (0x0000017c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK                                            0x3ffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ATTR                                                  0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK                     0x2000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                          0x19
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK                     0x1000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                          0x18
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK                   0xff0000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                       0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                            0xffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                               0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x)                                                   ((x) + 0x00000180)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_PHYS(x)                                                   ((x)+ 0x00000180)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_OFFS                                                   (0x00000180)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK                                                          0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_ATTR                                                          0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_BMSK                                            0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x)                                                    ((x) + 0x00000184)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_PHYS(x)                                                    ((x)+ 0x00000184)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_OFFS                                                    (0x00000184)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK                                                         0x7ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_ATTR                                                           0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_BMSK                                              0x400
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_SHFT                                                0xa
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                         0x200
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                           0x9
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                         0x180
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                           0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                        0x40
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                         0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                                0x20
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                                 0x5
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                                    0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                                     0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                       0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                       0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                            0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                            0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                             0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                             0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                            0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x)                                               ((x) + 0x00000188)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_PHYS(x)                                               ((x)+ 0x00000188)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OFFS                                               (0x00000188)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK                                                      0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ATTR                                                      0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                           0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                           0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_BMSK                                               0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_SHFT                                               0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x)                                          ((x) + 0x0000018c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_PHYS(x)                                          ((x)+ 0x0000018c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_OFFS                                          (0x0000018c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK                                          0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ATTR                                                 0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                           0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                                  0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x)                                               ((x) + 0x00000190)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_PHYS(x)                                               ((x)+ 0x00000190)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_OFFS                                               (0x00000190)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK                                               0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_BMSK                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x)                                               ((x) + 0x00000194)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_PHYS(x)                                               ((x)+ 0x00000194)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_OFFS                                               (0x00000194)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK                                               0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ATTR                                                      0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_BMSK                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x)                                                ((x) + 0x00000198)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_PHYS(x)                                                ((x)+ 0x00000198)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_OFFS                                                (0x00000198)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK                                                0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ATTR                                                       0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_BMSK                                       0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_SHFT                                              0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x)                                                   ((x) + 0x0000019c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_PHYS(x)                                                   ((x)+ 0x0000019c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_OFFS                                                   (0x0000019c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK                                                          0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_ATTR                                                          0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_BMSK                                             0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_SHFT                                             0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_BMSK                                             0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_SHFT                                             0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_BMSK                                    0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_SHFT                                    0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_BMSK                                   0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_SHFT                                   0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x)                                             ((x) + 0x000001a0)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_PHYS(x)                                             ((x)+ 0x000001a0)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_OFFS                                             (0x000001a0)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK                                                    0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ATTR                                                    0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                          0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                          0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                           0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                           0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_BMSK                                             0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_SHFT                                             0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                            0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x)                                               ((x) + 0x000001a4)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_PHYS(x)                                               ((x)+ 0x000001a4)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OFFS                                               (0x000001a4)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK                                                      0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ATTR                                                      0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                            0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                            0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                             0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                             0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_BMSK                                               0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_SHFT                                               0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_BMSK                                              0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_SHFT                                              0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR(x)                                              ((x) + 0x000001a8)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_PHYS(x)                                              ((x)+ 0x000001a8)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OFFS                                              (0x000001a8)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_RMSK                                                     0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ATTR                                                     0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                              0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                              0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x)                                                ((x) + 0x000001ac)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_PHYS(x)                                                ((x)+ 0x000001ac)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OFFS                                                (0x000001ac)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK                                                     0x3ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ATTR                                                       0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                                0x200
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                                  0x9
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                             0x100
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                               0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                                 0xc0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                                  0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                0x20
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                 0x5
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                     0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                      0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                    0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                 0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                 0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                       0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                       0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                    0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                    0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x)                                                         ((x) + 0x000001b0)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_PHYS(x)                                                         ((x)+ 0x000001b0)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_OFFS                                                         (0x000001b0)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_RMSK                                                           0x1fffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_ATTR                                                                0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HX_RX_DATA_PEND_BMSK                                           0x100000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HX_RX_DATA_PEND_SHFT                                               0x14
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HS400_BLK_END_RST_DISABLE_BMSK                                  0x80000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HS400_BLK_END_RST_DISABLE_SHFT                                     0x13
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_CNT_BMSK                                 0x70000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_CNT_SHFT                                    0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_CNT_BMSK                                  0xe000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_CNT_SHFT                                     0xd
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_DIS_BMSK                                  0x1000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_DATEN_HS400_INPUT_MASK_DIS_SHFT                                     0xc
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_DIS_BMSK                                   0x800
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_CMDEN_HS400_INPUT_MASK_DIS_SHFT                                     0xb
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HC_FIFO_ALT_ENABLE_BMSK                                           0x400
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HC_FIFO_ALT_ENABLE_SHFT                                             0xa
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_WIDEBUS_MASK_DISABLE_BMSK                                         0x200
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_WIDEBUS_MASK_DISABLE_SHFT                                           0x9
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_TXFLOWCONTROL_WITH_NO_TX_BMSK                                     0x100
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_TXFLOWCONTROL_WITH_NO_TX_SHFT                                       0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_MCLK_DURING_SW_RST_REQ_DIS_BMSK                                    0x80
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_MCLK_DURING_SW_RST_REQ_DIS_SHFT                                     0x7
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_BMSK                                    0x40
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_SHFT                                     0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_BMSK                                          0x20
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_SHFT                                           0x5
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_BMSK                                          0x10
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_SHFT                                           0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_BMSK                                                    0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_SHFT                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_BMSK                                                     0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_SHFT                                                     0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_BMSK                                               0x2
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_SHFT                                               0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_BMSK                                               0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_SHFT                                               0x0

#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_ADDR(x)                                                              ((x) + 0x000001b4)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_PHYS(x)                                                              ((x)+ 0x000001b4)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_OFFS                                                              (0x000001b4)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_RMSK                                                                0x2ffc0f
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_ATTR                                                                     0x3
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_CONFIG_2_ADDR(x), HWIO_SDC3_HC_REG_DLL_CONFIG_2_RMSK)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_DLL_CONFIG_2_ADDR(x), m)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_DLL_CONFIG_2_ADDR(x),v)
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_DLL_CONFIG_2_ADDR(x),m,v,HWIO_SDC3_HC_REG_DLL_CONFIG_2_IN(x))
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DLL_CLOCK_DISABLE_BMSK                                              0x200000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DLL_CLOCK_DISABLE_SHFT                                                  0x15
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_LOW_FREQ_MODE_BMSK                                                   0x80000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_LOW_FREQ_MODE_SHFT                                                      0x13
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_FLL_CYCLE_CNT_BMSK                                                   0x40000
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_FLL_CYCLE_CNT_SHFT                                                      0x12
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_MCLK_FREQ_CALC_BMSK                                                  0x3fc00
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_MCLK_FREQ_CALC_SHFT                                                      0xa
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                                                0xc
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                                                0x2
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                                                 0x2
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                                                 0x1
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                                          0x1
#define HWIO_SDC3_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                                          0x0

#define HWIO_SDC3_HC_REG_DDR_CONFIG_ADDR(x)                                                                ((x) + 0x000001b8)
#define HWIO_SDC3_HC_REG_DDR_CONFIG_PHYS(x)                                                                ((x)+ 0x000001b8)
#define HWIO_SDC3_HC_REG_DDR_CONFIG_OFFS                                                                (0x000001b8)
#define HWIO_SDC3_HC_REG_DDR_CONFIG_RMSK                                                                0xffffffff
#define HWIO_SDC3_HC_REG_DDR_CONFIG_ATTR                                                                       0x3
#define HWIO_SDC3_HC_REG_DDR_CONFIG_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_REG_DDR_CONFIG_ADDR(x), HWIO_SDC3_HC_REG_DDR_CONFIG_RMSK)
#define HWIO_SDC3_HC_REG_DDR_CONFIG_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_REG_DDR_CONFIG_ADDR(x), m)
#define HWIO_SDC3_HC_REG_DDR_CONFIG_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_REG_DDR_CONFIG_ADDR(x),v)
#define HWIO_SDC3_HC_REG_DDR_CONFIG_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_REG_DDR_CONFIG_ADDR(x),m,v,HWIO_SDC3_HC_REG_DDR_CONFIG_IN(x))
#define HWIO_SDC3_HC_REG_DDR_CONFIG_PRG_DLY_EN_BMSK                                                     0x80000000
#define HWIO_SDC3_HC_REG_DDR_CONFIG_PRG_DLY_EN_SHFT                                                           0x1f
#define HWIO_SDC3_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                                            0x40000000
#define HWIO_SDC3_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                                                  0x1e
#define HWIO_SDC3_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                                          0x38000000
#define HWIO_SDC3_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                                                0x1b
#define HWIO_SDC3_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                                                0x7e00000
#define HWIO_SDC3_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                                                     0x15
#define HWIO_SDC3_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                                             0x1ff000
#define HWIO_SDC3_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                                                  0xc
#define HWIO_SDC3_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                                                     0xe00
#define HWIO_SDC3_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                                       0x9
#define HWIO_SDC3_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                                        0x1ff
#define HWIO_SDC3_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                                          0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x)                                                         ((x) + 0x000001bc)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_PHYS(x)                                                         ((x)+ 0x000001bc)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_OFFS                                                         (0x000001bc)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_RMSK                                                              0xfff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_ATTR                                                                0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_BMSK                                                0xc00
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_SHFT                                                  0xa
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_BMSK                                                0x300
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_SHFT                                                  0x8
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_BMSK                                                0xf0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_SHFT                                                 0x4
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_BMSK                                                 0xf
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_SHFT                                                 0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x)(n)                                           ((x) + 0x000001c0 + 0x4 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_PHYS(x)(n)                                           ((x)+ 0x000001c0 + 0x4 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OFFS(n)                                           (0x000001c0 + 0x4 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_RMSK                                              0x80000001
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_MAXn                                                      31
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ATTR                                                     0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INI(n)        \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x)(n), HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x)(n), mask)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OUTI(n,val)    \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x)(n),val)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_ADDR(x)(n),mask,val,HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_INI(n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_EN_BMSK                                  0x80000000
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_EN_SHFT                                        0x1f
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_SEL_BMSK                                        0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_HW_EVENT_MUXSELn_HW_EVENT_SEL_SHFT                                        0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x)                                                    ((x) + 0x00000240)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_PHYS(x)                                                    ((x)+ 0x00000240)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_OFFS                                                    (0x00000240)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_RMSK                                                    0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_ATTR                                                           0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_HC_AXI_AW_CNTR_BMSK                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AW_MON_HC_AXI_AW_CNTR_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x)                                                     ((x) + 0x00000244)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_PHYS(x)                                                     ((x)+ 0x00000244)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_OFFS                                                     (0x00000244)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_RMSK                                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_ATTR                                                            0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_HC_AXI_W_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_W_MON_HC_AXI_W_CNTR_SHFT                                              0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x)                                                     ((x) + 0x00000248)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_PHYS(x)                                                     ((x)+ 0x00000248)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_OFFS                                                     (0x00000248)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_RMSK                                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_ATTR                                                            0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_HC_AXI_B_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_B_MON_HC_AXI_B_CNTR_SHFT                                              0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x)                                                    ((x) + 0x0000024c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_PHYS(x)                                                    ((x)+ 0x0000024c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_OFFS                                                    (0x0000024c)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_RMSK                                                    0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_ATTR                                                           0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_HC_AXI_AR_CNTR_BMSK                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_AR_MON_HC_AXI_AR_CNTR_SHFT                                            0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x)                                                     ((x) + 0x00000250)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_PHYS(x)                                                     ((x)+ 0x00000250)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_OFFS                                                     (0x00000250)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_RMSK                                                     0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_ATTR                                                            0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_HC_AXI_R_CNTR_BMSK                                       0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_AXI_R_MON_HC_AXI_R_CNTR_SHFT                                              0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x)                                                      ((x) + 0x00000300)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_PHYS(x)                                                      ((x)+ 0x00000300)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_OFFS                                                      (0x00000300)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_RMSK                                                             0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ATTR                                                             0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_IN(x)          \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x), HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INM(x,m)      \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x), m)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_OUT(x,v)      \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x),v)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_OUTM(x,m,v) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ADDR(x),m,v,HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_IN(x))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ICE_SW_RST_EN_BMSK                                               0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_ICE_SW_RST_EN_SHFT                                               0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n)                                          ((x) + 0x00000304 + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_PHYS(x,n)                                          ((x)+ 0x00000304 + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OFFS(x,n)                                          (0x00000304 + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_RMSK                                             0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_MAXn                                                     31
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ATTR                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n), HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n), mask)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n),val)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_ADDR(x,n),mask,val,HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_INI(x,n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_CDU_BASE_NUM_LSB_BMSK                            0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_1_n_CDU_BASE_NUM_LSB_SHFT                                   0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n)                                          ((x) + 0x00000308 + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_PHYS(x,n)                                          ((x)+ 0x00000308 + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OFFS(x,n)                                          (0x00000308 + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_RMSK                                             0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_MAXn                                                     31
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ATTR                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n), HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n), mask)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n),val)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_ADDR(x,n),mask,val,HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_INI(x,n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_CDU_BASE_NUM_MSB_BMSK                            0xffffffff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_2_n_CDU_BASE_NUM_MSB_SHFT                                   0x0

#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n)                                          ((x) + 0x0000030c + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_PHYS(x,n)                                          ((x)+ 0x0000030c + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OFFS(x,n)                                          (0x0000030c + 0x10 * (n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_RMSK                                                  0x1ff
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_MAXn                                                     31
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ATTR                                                    0x3
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INI(x,n)        \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n), HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_RMSK)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INMI(x,n,mask)    \
        in_dword_masked(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n), mask)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OUTI(x,n,val)    \
        out_dword(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n),val)
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_OUTMI(x,n,mask,val) \
        out_dword_masked_ns(HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_ADDR(x,n),mask,val,HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_INI(x,n))
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CDU_SIZE_BMSK                                         0x1c0
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CDU_SIZE_SHFT                                           0x6
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CNFG_CNTXT_INDX_BMSK                                   0x3e
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_CNFG_CNTXT_INDX_SHFT                                    0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_BYPASS_BMSK                                             0x1
#define HWIO_SDC3_HC_VENDOR_SPECIFIC_ICE_CTRL_INFO_3_n_BYPASS_SHFT                                             0x0

/*----------------------------------------------------------------------------
 * MODULE: TLMM_CSR
 *--------------------------------------------------------------------------*/

#define TLMM_CSR_REG_BASE                                                                   (TLMM_BASE      + 0x00000000)
#define TLMM_CSR_REG_BASE_PHYS                                                              (TLMM_BASE_PHYS + 0x00000000)
#define TLMM_CSR_REG_BASE_OFFS                                                              0x00000000

#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_PHYS                                                   (TLMM_CSR_REG_BASE_PHYS + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK                                                      0x1ffff
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_ATTR                                                          0x3
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_RCLK_PULL_BMSK                                       0x18000
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_RCLK_PULL_SHFT                                           0xf
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_BMSK                                         0x6000
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_SHFT                                            0xd
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_BMSK                                         0x1800
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_SHFT                                            0xb
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_BMSK                                         0x600
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_SHFT                                           0x9
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_BMSK                                          0x1c0
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_SHFT                                            0x6
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_BMSK                                           0x38
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_SHFT                                            0x3
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_BMSK                                           0x7
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_SHFT                                           0x0

#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x00109000)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_PHYS                                                   (TLMM_CSR_REG_BASE_PHYS + 0x00109000)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x00109000)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_RMSK                                                       0xffff
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_ATTR                                                          0x3
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC2_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC2_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_PULL_BMSK                                         0xc000
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_PULL_SHFT                                            0xe
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_BMSK                                          0x2000
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_SHFT                                             0xd
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_PULL_BMSK                                         0x1800
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_PULL_SHFT                                            0xb
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_PULL_BMSK                                         0x600
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_PULL_SHFT                                           0x9
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_HDRV_BMSK                                          0x1c0
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_HDRV_SHFT                                            0x6
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_HDRV_BMSK                                           0x38
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_HDRV_SHFT                                            0x3
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_HDRV_BMSK                                           0x7
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_HDRV_SHFT                                           0x0


/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_PHYS                                                           (CLK_CTL_BASE_PHYS + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                           0x00000000


#define HWIO_GCC_SDCC1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC1_BCR_ATTR                                                                        0x3
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ATTR                                                              0x3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ATTR                                                              0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_M_ATTR                                                                     0x3
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_N_ATTR                                                                     0x3
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_D_ATTR                                                                     0x3
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_ATTR                                                                  0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_ATTR                                                                   0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SDCC1_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_RMSK                                                                       0x1
#define HWIO_GCC_SDCC1_MISC_ATTR                                                                       0x3
#define HWIO_GCC_SDCC1_MISC_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, HWIO_GCC_SDCC1_MISC_RMSK)
#define HWIO_GCC_SDCC1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, m)
#define HWIO_GCC_SDCC1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_MISC_ADDR,v)
#define HWIO_GCC_SDCC1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_MISC_ADDR,m,v,HWIO_GCC_SDCC1_MISC_IN)
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_BMSK                                                              0x1
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_SHFT                                                              0x0
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC2_BCR_ATTR                                                                        0x3
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ATTR                                                              0x3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ATTR                                                              0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_M_ATTR                                                                     0x3
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_N_ATTR                                                                     0x3
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_D_ATTR                                                                     0x3
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC2_APPS_CBCR_ATTR                                                                  0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC2_AHB_CBCR_ATTR                                                                   0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SDCC3_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00039000)
#define HWIO_GCC_SDCC3_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00039000)
#define HWIO_GCC_SDCC3_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039000)
#define HWIO_GCC_SDCC3_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC3_BCR_ATTR                                                                        0x3
#define HWIO_GCC_SDCC3_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_BCR_ADDR, HWIO_GCC_SDCC3_BCR_RMSK)
#define HWIO_GCC_SDCC3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_BCR_ADDR, m)
#define HWIO_GCC_SDCC3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_BCR_ADDR,v)
#define HWIO_GCC_SDCC3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_BCR_ADDR,m,v,HWIO_GCC_SDCC3_BCR_IN)
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00039004)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00039004)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039004)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ATTR                                                              0x3
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00039008)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00039008)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039008)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_ATTR                                                              0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC3_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003900c)
#define HWIO_GCC_SDCC3_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003900c)
#define HWIO_GCC_SDCC3_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003900c)
#define HWIO_GCC_SDCC3_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC3_APPS_M_ATTR                                                                     0x3
#define HWIO_GCC_SDCC3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_M_ADDR, HWIO_GCC_SDCC3_APPS_M_RMSK)
#define HWIO_GCC_SDCC3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_M_ADDR,m,v,HWIO_GCC_SDCC3_APPS_M_IN)
#define HWIO_GCC_SDCC3_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC3_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC3_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00039010)
#define HWIO_GCC_SDCC3_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00039010)
#define HWIO_GCC_SDCC3_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039010)
#define HWIO_GCC_SDCC3_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC3_APPS_N_ATTR                                                                     0x3
#define HWIO_GCC_SDCC3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_N_ADDR, HWIO_GCC_SDCC3_APPS_N_RMSK)
#define HWIO_GCC_SDCC3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_N_ADDR,m,v,HWIO_GCC_SDCC3_APPS_N_IN)
#define HWIO_GCC_SDCC3_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC3_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC3_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00039014)
#define HWIO_GCC_SDCC3_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00039014)
#define HWIO_GCC_SDCC3_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039014)
#define HWIO_GCC_SDCC3_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC3_APPS_D_ATTR                                                                     0x3
#define HWIO_GCC_SDCC3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_D_ADDR, HWIO_GCC_SDCC3_APPS_D_RMSK)
#define HWIO_GCC_SDCC3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_D_ADDR,m,v,HWIO_GCC_SDCC3_APPS_D_IN)
#define HWIO_GCC_SDCC3_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC3_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC3_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00039018)
#define HWIO_GCC_SDCC3_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00039018)
#define HWIO_GCC_SDCC3_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00039018)
#define HWIO_GCC_SDCC3_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC3_APPS_CBCR_ATTR                                                                  0x3
#define HWIO_GCC_SDCC3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CBCR_ADDR, HWIO_GCC_SDCC3_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CBCR_IN)
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC3_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003901c)
#define HWIO_GCC_SDCC3_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003901c)
#define HWIO_GCC_SDCC3_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003901c)
#define HWIO_GCC_SDCC3_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC3_AHB_CBCR_ATTR                                                                   0x3
#define HWIO_GCC_SDCC3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_AHB_CBCR_ADDR, HWIO_GCC_SDCC3_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_AHB_CBCR_IN)
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#endif /* __SDCC_HWIO_8916_H__ */
