Running: /opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/cpu_tb_isim_beh.exe -prj /home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/cpu_tb_beh.prj work.cpu_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../rf.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../peripheral.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../dmem_decoder.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../dmem.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../alu_32_bit.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../pipeline_wb.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../pipeline_mem.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../pipeline_if.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../pipeline_id.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../pipeline_ex.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../CPU.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/../cpu_tb.v" into library work
Analyzing Verilog file "/opt/tools/xilinx/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104060 KB
Fuse CPU Usage: 1030 ms
Compiling module pipeline_if
Compiling module pipeline_id
Compiling module alu_32_bit
Compiling module rf
Compiling module pipeline_ex
Compiling module dmem
Compiling module peripheral
Compiling module dmem_decoder
Compiling module pipeline_mem
Compiling module pipeline_wb
Compiling module CPU
Compiling module cpu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable /home/omshripc/Sem 5/EE2003/ISE/expt5/exp5/cpu_tb_isim_beh.exe
Fuse Memory Usage: 1189068 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 2490 ms
