iwb_biu.biu_ack_cnt==x
iwb_biu.biu_err_cnt==x
iwb_biu.biu_rty_cnt==x
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==x
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==x
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==x
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==x
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==x
dwb_biu.biu_err_cnt==x
dwb_biu.biu_rty_cnt==x
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==x
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==x
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==x
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==x
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==x
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==x
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==x
fpu_arith.inf_o==x
fpu_arith.output_o==x
fpu_arith.overflow_o==x
fpu_arith.qnan_o==x
fpu_arith.ready_o==x
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==x
fpu_arith.s_ine_o==x
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==x
fpu_arith.s_output_o==x
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==x
fpu_arith.snan_o==x
fpu_arith.underflow_o==x
fpu_arith.zero_o==x
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==x
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==x
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==x
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==x
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x
fpu_div.s_dvsor_i==x
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==x
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==x
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==x
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==x
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==x
or1200_except.delayed_tee==x
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==x
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==x
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==x
fpu_arith.inf_o==x
fpu_arith.output_o==x
fpu_arith.overflow_o==x
fpu_arith.qnan_o==x
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==x
fpu_arith.underflow_o==x
fpu_arith.zero_o==x
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==x
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==x1
or1200_except.delayed_tee==x1
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==x
fpu_arith.inf_o==x
fpu_arith.output_o==x
fpu_arith.overflow_o==x
fpu_arith.qnan_o==x
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==x
fpu_arith.underflow_o==x
fpu_arith.zero_o==x
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==x
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==x1
or1200_except.delayed_tee==x1
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==x11
or1200_except.delayed_tee==x11
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==x11
or1200_except.delayed_tee==x11
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==x0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==x
iwb_biu.burst_len==x
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==x
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==x
iwb_biu.wb_cti_o==x
iwb_biu.wb_cyc_nxt==x
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==x
iwb_biu.wb_fsm_state_nxt==x
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==x
iwb_biu.wb_stb_nxt==x
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==x
dwb_biu.burst_len==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==x
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==x
dwb_biu.wb_cti_o==x
dwb_biu.wb_cyc_nxt==x
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==x
dwb_biu.wb_fsm_state_nxt==x
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==x
dwb_biu.wb_stb_nxt==x
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_frst_clk==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default==x
or1200_immu_top.icpu_adr_o==x
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r==x
or1200_immu_top.itlb_en_r==x
or1200_immu_top.spr_dat_reg==x
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==x
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==x
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==x
or1200_genpc.pcreg==x
or1200_genpc.pcreg_default==x
or1200_genpc.pcreg_select==x
or1200_genpc.wait_lsu==x
or1200_if.addr_saved==x
or1200_if.err_saved==x
or1200_if.if_bypass_reg==x
or1200_if.insn_saved==x
or1200_if.saved==x
or1200_ctrl.alu_op==x
or1200_ctrl.alu_op2==x
or1200_ctrl.comp_op==x
or1200_ctrl.ex_branch_addrtarget==x
or1200_ctrl.ex_branch_op==x
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn==x
or1200_ctrl.ex_mac_op==x
or1200_ctrl.ex_macrc_op==x
or1200_ctrl.ex_simm==x
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op==x
or1200_ctrl.id_insn==x
or1200_ctrl.id_lsu_op==x
or1200_ctrl.id_mac_op==x
or1200_ctrl.id_simm==x
or1200_ctrl.multicycle==x
or1200_ctrl.rf_addrw==x
or1200_ctrl.rfwb_op==x
or1200_ctrl.sel_a==x
or1200_ctrl.sel_b==x
or1200_ctrl.sel_imm==x
or1200_ctrl.sig_syscall==x
or1200_ctrl.sig_trap==x
or1200_ctrl.spr_read==x
or1200_ctrl.spr_write==x
or1200_ctrl.wait_on==x
or1200_ctrl.wb_insn==x
or1200_ctrl.wb_rfaddrw==x
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==x
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==x
or1200_operandmuxes.operand_b==x
or1200_operandmuxes.saved_a==x
or1200_operandmuxes.saved_b==x
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==x
or1200_alu.flag_we==0
or1200_alu.flagcomp==0
or1200_alu.flagforw==0
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==x
or1200_alu.shifted_rotated==x
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r==x
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==x
fpu_fcmp.altb==x
fpu_fcmp.blta==x
or1200_mult_mac.div_cntr==x
or1200_mult_mac.div_free==x
or1200_mult_mac.div_quot_r==x
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1==x
or1200_mult_mac.mac_op_r2==x
or1200_mult_mac.mac_op_r3==x
or1200_mult_mac.mac_r==x
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r==x
or1200_mult_mac.mul_stall_count==0x
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==x
or1200_gmultp2_32x32.p0==x
or1200_gmultp2_32x32.p1==x
or1200_sprs.sr==x
or1200_sprs.sr_reg==x
or1200_sprs.sr_reg_bit_eph==x
or1200_sprs.sr_reg_bit_eph_select==x
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==x
or1200_lsu.dcpu_adr_r==x
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==x
or1200_lsu.except_align==x
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==x
or1200_reg2mem.memdata_hl==x
or1200_reg2mem.memdata_lh==x
or1200_reg2mem.memdata_ll==x
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==x
or1200_wbmux.muxreg_valid==x
or1200_freeze.flushpipe_r==x
or1200_freeze.multicycle_cnt==x
or1200_freeze.waiting_on==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_iee==111
or1200_except.delayed_tee==111
or1200_except.dl_pc==x
or1200_except.dmr1_bt_prev==x
or1200_except.dmr1_st_prev==x
or1200_except.dsr_te_prev==x
or1200_except.dsx==x
or1200_except.eear==x
or1200_except.epcr==x
or1200_except.esr==x
or1200_except.ex_dslot==x
or1200_except.ex_exceptflags==x
or1200_except.ex_freeze_prev==x
or1200_except.ex_pc==x
or1200_except.ex_pc_val==x
or1200_except.except_type==x
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags==x
or1200_except.id_pc==x
or1200_except.id_pc_val==x
or1200_except.sr_ted_prev==x
or1200_except.state==x
or1200_except.trace_trap==x
or1200_except.wb_pc==x
or1200_cfgr.spr_dat_o==0
or1200_dmmu_top.dcpu_vpn_r==x
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==x
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt==x
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state==x
or1200_dc_fsm.store==x
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==x
or1200_du.dbg_ack_o==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==x
or1200_du.dmr1==x
or1200_du.drr==x
or1200_du.dsr==x
or1200_du.du_hwbkpt_hold==x
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==x
or1200_pic.picsr==x
or1200_pic.spr_dat_o==0xxxxxxxxxxxxxxxxxxxx
or1200_tt.spr_dat_o==x
or1200_tt.ttcr==x
or1200_tt.ttmr==x
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==x
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==x
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==x
fpu_arith.s_opb_i==x
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==x
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==x
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==x
fpu_pre_norm_div.s_dvd_zeros==x
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==x
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==x
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==x
or1200_mem2reg.regdata==x
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==x
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==x
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==x
fpu_prenorm_addsub.s_exp_diff==x
fpu_prenorm_addsub.s_exp_o==x
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==x
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==x
fpu_mul.s_fractb_i==x
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==x
fpu_post_norm_mul.s_expb==x
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==x
fpu_post_norm_mul.s_opb_i==x
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==x
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==x
fpu_pre_norm_div.s_expb_in==x
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==x00000000000000000000000000
fpu_div.s_dvsor_i==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==x
fpu_post_norm_div.s_expb==x
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==x
fpu_post_norm_div.s_opb_i==x
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==x
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==x
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r1==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==x
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==x
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==x
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x00
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x00
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==x
fpu_prenorm_addsub.fracta_28_o==x
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==x
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==x
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.output_o==x
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==x
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==x
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.sign_fasu_r==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==x
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==x
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==x
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==x
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==x
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==x
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==x
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==x
u4.fract_in_00==x
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x0000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x0000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==x
fpu_postnorm_addsub.s_expo9_1==x
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==x
fpu_postnorm_addsub.s_shr1==0x
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==x
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==x
u4.exp_out_rnd==x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x00000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0xxxxxxxx00000000000000000000000
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x00000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0xxxxxxxx00000000000000000000000
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==x
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x000000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0xxxxxxxx00000000000000000000000
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==x000000
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0xxxxxxxx00000000000000000000000
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
..
iwb_biu.biu_ack_cnt==0
iwb_biu.biu_err_cnt==0
iwb_biu.biu_rty_cnt==0
iwb_biu.biu_stb_reg==0
iwb_biu.burst_len==0
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o==0
iwb_biu.wb_bte_o==1
iwb_biu.wb_cti_nxt==111
iwb_biu.wb_cti_o==111
iwb_biu.wb_cyc_nxt==0
iwb_biu.wb_cyc_o==0
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur==0
iwb_biu.wb_fsm_state_nxt==0
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o==1111
iwb_biu.wb_stb_nxt==0
iwb_biu.wb_stb_o==0
iwb_biu.wb_we_o==0
dwb_biu.biu_ack_cnt==0
dwb_biu.biu_err_cnt==0
dwb_biu.biu_rty_cnt==0
dwb_biu.biu_stb_reg==0
dwb_biu.burst_len==0
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o==0
dwb_biu.wb_bte_o==1
dwb_biu.wb_cti_nxt==111
dwb_biu.wb_cti_o==111
dwb_biu.wb_cyc_nxt==0
dwb_biu.wb_cyc_o==0
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur==0
dwb_biu.wb_fsm_state_nxt==0
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o==1111
dwb_biu.wb_stb_nxt==0
dwb_biu.wb_stb_o==0
dwb_biu.wb_we_o==0
or1200_immu_top.dis_spr_access_frst_clk==0
or1200_immu_top.dis_spr_access_scnd_clk==0
or1200_immu_top.icpu_adr_default==100000000
or1200_immu_top.icpu_adr_o==100000000
or1200_immu_top.icpu_adr_select==1
or1200_immu_top.icpu_vpn_r==0
or1200_immu_top.itlb_en_r==0
or1200_immu_top.spr_dat_reg==0
itlb_mr_ram.addr_reg==x
itlb_tr_ram.addr_reg==x
or1200_ic_top.ic_inv_q==0
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt==0
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==0
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r==0
or1200_ic_fsm.state==0
ic_ram0.addr_reg==x
ic_tag0.addr_reg==x
or1200_genpc.ex_branch_taken==0
or1200_genpc.genpc_refetch_r==0
or1200_genpc.pc==100000100
or1200_genpc.pcreg==1000000
or1200_genpc.pcreg_default==111100
or1200_genpc.pcreg_select==1
or1200_genpc.wait_lsu==0
or1200_if.addr_saved==0
or1200_if.err_saved==0
or1200_if.if_bypass_reg==0
or1200_if.insn_saved==10100010000010000000000000000
or1200_if.saved==0
or1200_ctrl.alu_op==100
or1200_ctrl.alu_op2==0
or1200_ctrl.comp_op==0
or1200_ctrl.ex_branch_addrtarget==0
or1200_ctrl.ex_branch_op==0
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_insn==10100010000010000000000000000
or1200_ctrl.ex_mac_op==0
or1200_ctrl.ex_macrc_op==0
or1200_ctrl.ex_simm==0
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op==0
or1200_ctrl.id_insn==10100010000010000000000000000
or1200_ctrl.id_lsu_op==0
or1200_ctrl.id_mac_op==0
or1200_ctrl.id_simm==0
or1200_ctrl.multicycle==0
or1200_ctrl.rf_addrw==0
or1200_ctrl.rfwb_op==0
or1200_ctrl.sel_a==0
or1200_ctrl.sel_b==0
or1200_ctrl.sel_imm==0
or1200_ctrl.sig_syscall==0
or1200_ctrl.sig_trap==0
or1200_ctrl.spr_read==0
or1200_ctrl.spr_write==0
or1200_ctrl.wait_on==0
or1200_ctrl.wb_insn==10100010000010000000000000000
or1200_ctrl.wb_rfaddrw==0
or1200_rf.addra_last==x
or1200_rf.rf_we_allow==1
or1200_rf.spr_du_cs==0
rf_a.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
rf_b.addr_a_reg==x
get_gpr.get_gpr==x
get_gpr.gpr_no==x
set_gpr.gpr_no==x
set_gpr.set_gpr==x
set_gpr.value==x
or1200_operandmuxes.muxed_a==x
or1200_operandmuxes.muxed_b==x
or1200_operandmuxes.operand_a==0
or1200_operandmuxes.operand_b==0
or1200_operandmuxes.saved_a==0
or1200_operandmuxes.saved_b==0
or1200_alu.cy_we==0
or1200_alu.cyforw==0
or1200_alu.extended==0
or1200_alu.flag_we==0
or1200_alu.flagcomp==1
or1200_alu.flagforw==1
or1200_alu.ov_we==0
or1200_alu.ovforw==0
or1200_alu.result==0
or1200_alu.shifted_rotated==0
or1200_fpu.a_b_sign_xor==0
or1200_fpu.a_is_inf==0
or1200_fpu.a_is_qnan==0
or1200_fpu.a_is_snan==0
or1200_fpu.a_is_zero==1
or1200_fpu.b_is_inf==0
or1200_fpu.b_is_qnan==0
or1200_fpu.b_is_snan==0
or1200_fpu.b_is_zero==1
or1200_fpu.flag==0
or1200_fpu.fpcsr_r==0
or1200_fpu.fpu_conv_shr==0
or1200_fpu.fpu_op_r==x
or1200_fpu.fpu_op_valid_re==0
or1200_fpu.fpu_op_valid_re_r==0
fpu_arith.div_zero_o==0
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.output_o==0
fpu_arith.overflow_o==0
fpu_arith.qnan_o==0
fpu_arith.ready_o==0
fpu_arith.s_count==x
fpu_arith.s_fpu_op_i==0xx
fpu_arith.s_ine_o==0
fpu_arith.s_opa_i==0
fpu_arith.s_opb_i==0
fpu_arith.s_output1==0
fpu_arith.s_output_o==0
fpu_arith.s_rmode_i==0
fpu_arith.s_start_i==0
fpu_arith.s_state==0
fpu_arith.snan_o==0
fpu_arith.underflow_o==0
fpu_arith.zero_o==1
fpu_prenorm_addsub.exp_o==0
fpu_prenorm_addsub.fracta_28_o==0
fpu_prenorm_addsub.fractb_28_o==0
fpu_prenorm_addsub.s_exp_diff==0
fpu_prenorm_addsub.s_exp_o==0
fpu_prenorm_addsub.s_rzeros==11100
fpu_addsub.fract_o==0
fpu_addsub.sign_o==0
fpu_postnorm_addsub.ine_o==0
fpu_postnorm_addsub.lzeroes==11011
fpu_postnorm_addsub.output_o==0
fpu_postnorm_addsub.s_expo9_1==1
fpu_postnorm_addsub.s_fracto28_1==0
fpu_postnorm_addsub.s_shl1==0
fpu_postnorm_addsub.s_shr1==0
fpu_pre_norm_mul.exp_10_o==1110000011
fpu_mul.fract_o==x
fpu_mul.ready_o==0
fpu_mul.s_count==x
fpu_mul.s_fract_o==x
fpu_mul.s_fracta_i==0
fpu_mul.s_fractb_i==0
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==0
fpu_mul.s_signb_i==0
fpu_mul.s_start_i==0
fpu_mul.s_state==0
fpu_mul.sign_o==0
fpu_post_norm_mul.ine_o==0
fpu_post_norm_mul.output_o==0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
fpu_post_norm_mul.s_exp_10_i==1110000011
fpu_post_norm_mul.s_expa==0
fpu_post_norm_mul.s_expb==0
fpu_post_norm_mul.s_expo1==x
fpu_post_norm_mul.s_frac2a==x
fpu_post_norm_mul.s_frac_rnd==x
fpu_post_norm_mul.s_fract_48_i==x
fpu_post_norm_mul.s_opa_i==0
fpu_post_norm_mul.s_opb_i==0
fpu_post_norm_mul.s_r_zeros==x
fpu_post_norm_mul.s_rmode_i==0
fpu_post_norm_mul.s_shl2==x
fpu_post_norm_mul.s_shr2==x
fpu_post_norm_mul.s_sign_i==0
fpu_post_norm_mul.s_zeros==0
fpu_pre_norm_div.exp_10_o==1111111
fpu_pre_norm_div.s_div_zeros==11000
fpu_pre_norm_div.s_dvd_zeros==11000
fpu_pre_norm_div.s_exp_10_o==1111111
fpu_pre_norm_div.s_expa_in==1
fpu_pre_norm_div.s_expb_in==1
fpu_div.s_count==x
fpu_div.s_dvd==x
fpu_div.s_dvdnd_i==0
fpu_div.s_dvsor_i==0
fpu_div.s_qutnt_o==x
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o==x
fpu_div.s_sign_div_i==0
fpu_div.s_sign_dvd_i==0
fpu_div.s_start_i==0
fpu_div.s_state==0
fpu_post_norm_div.ine_o==0
fpu_post_norm_div.output_o==1111111110000000000000000000000
fpu_post_norm_div.s_exp_10_i==1111111
fpu_post_norm_div.s_expa==0
fpu_post_norm_div.s_expb==0
fpu_post_norm_div.s_expo1==x
fpu_post_norm_div.s_expo3==x
fpu_post_norm_div.s_fraco1==x
fpu_post_norm_div.s_fraco2==x
fpu_post_norm_div.s_opa_i==0
fpu_post_norm_div.s_opb_i==0
fpu_post_norm_div.s_qutnt_i==x
fpu_post_norm_div.s_r_zeros==x
fpu_post_norm_div.s_rmndr_i==x
fpu_post_norm_div.s_rmode_i==0
fpu_post_norm_div.s_shl1==0x
fpu_post_norm_div.s_shr1==x
fpu_post_norm_div.s_sign_i==0
fpu_intfloat_conv.exp_r==0
fpu_intfloat_conv.fpu_op_r1==x
fpu_intfloat_conv.fpu_op_r2==x
fpu_intfloat_conv.fpu_op_r3==x
fpu_intfloat_conv.fract_i2f==0
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r==0
fpu_intfloat_conv.opa_r1==0
fpu_intfloat_conv.opa_sign_r==0
fpu_intfloat_conv.opas_r1==0
fpu_intfloat_conv.opas_r2==0
fpu_intfloat_conv.out==0xxxxxxxxxxxxxxxxxxxxxxxx
fpu_intfloat_conv.rmode_r1==0
fpu_intfloat_conv.rmode_r2==0
fpu_intfloat_conv.rmode_r3==0
fpu_intfloat_conv.sign==0
fpu_intfloat_conv.sign_fasu_r==0
fpu_intfloat_conv.snan==0
fpu_intfloat_conv.zero==x
u0.expa_00==1
u0.expa_ff==0
u0.expb_00==x
u0.expb_ff==x
u0.fracta_00==1
u0.fractb_00==x
u0.ind==0
u0.inf==0
u0.infa_f_r==1
u0.infb_f_r==x
u0.opa_00==1
u0.opa_dn==1
u0.opa_inf==0
u0.opa_nan==0
u0.opb_00==x
u0.opb_dn==x
u0.opb_inf==x
u0.opb_nan==x
u0.qnan==0
u0.qnan_r_a==0
u0.qnan_r_b==z
u0.snan==0
u0.snan_r_a==0
u0.snan_r_b==x
u4.exp_out==0
u4.exp_out_rnd==0x
u4.fi_ldz==110000
u4.fract_in_00==1
u4.fract_out==x
u4.fract_out_rnd==x
u4.fract_trunc==x
fpu_fcmp.aeqb==1
fpu_fcmp.altb==0
fpu_fcmp.blta==0
or1200_mult_mac.div_cntr==0
or1200_mult_mac.div_free==1
or1200_mult_mac.div_quot_r==0
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1==0
or1200_mult_mac.mac_op_r2==0
or1200_mult_mac.mac_op_r3==0
or1200_mult_mac.mac_r==0
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r==0
or1200_mult_mac.mul_stall_count==0
or1200_mult_mac.ov_we==0
or1200_mult_mac.ovforw==0
or1200_mult_mac.result==0
or1200_gmultp2_32x32.p0==0
or1200_gmultp2_32x32.p1==0
or1200_sprs.sr==1000000000000001
or1200_sprs.sr_reg==1000000000000001
or1200_sprs.sr_reg_bit_eph==0
or1200_sprs.sr_reg_bit_eph_select==1
or1200_sprs.to_wbmux==0
or1200_sprs.unqualified_cs==1
or1200_lsu.dcpu_adr_r==0
or1200_lsu.dcpu_sel_o==0
or1200_lsu.ex_lsu_op==0
or1200_lsu.except_align==0
or1200_mem2reg.aligned==0
or1200_mem2reg.regdata==0
or1200_reg2mem.memdata_hh==0
or1200_reg2mem.memdata_hl==0
or1200_reg2mem.memdata_lh==0
or1200_reg2mem.memdata_ll==0
or1200_wbmux.muxout==0
or1200_wbmux.muxreg==0
or1200_wbmux.muxreg_valid==0
or1200_freeze.flushpipe_r==0
or1200_freeze.multicycle_cnt==0
or1200_freeze.waiting_on==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_iee==0
or1200_except.delayed_tee==0
or1200_except.dl_pc==0
or1200_except.dmr1_bt_prev==0
or1200_except.dmr1_st_prev==0
or1200_except.dsr_te_prev==0
or1200_except.dsx==0
or1200_except.eear==0
or1200_except.epcr==0
or1200_except.esr==1000000000000001
or1200_except.ex_dslot==0
or1200_except.ex_exceptflags==0
or1200_except.ex_freeze_prev==0
or1200_except.ex_pc==0
or1200_except.ex_pc_val==0
or1200_except.except_type==0
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags==0
or1200_except.id_pc==0
or1200_except.id_pc_val==0
or1200_except.sr_ted_prev==0
or1200_except.state==0
or1200_except.trace_trap==0
or1200_except.wb_pc==0
or1200_cfgr.spr_dat_o==10010000000000000000000001000
or1200_dmmu_top.dcpu_vpn_r==0
or1200_dmmu_top.dtlb_done==0
dtlb_ram.addr_reg==x
dtlb_tr_ram.addr_reg==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r==0
or1200_dc_fsm.cache_dirty_needs_writeback==0
or1200_dc_fsm.cache_inhibit==0
or1200_dc_fsm.cache_miss==0
or1200_dc_fsm.cache_spr_block_flush==0
or1200_dc_fsm.cache_spr_block_writeback==0
or1200_dc_fsm.cnt==0
or1200_dc_fsm.did_early_load_ack==0
or1200_dc_fsm.hitmiss_eval==0
or1200_dc_fsm.load==0
or1200_dc_fsm.state==0
or1200_dc_fsm.store==0
dc_ram.addr_reg==x
dc_tag0.addr_reg==x
or1200_du.dbg_ack==0
or1200_du.dbg_ack_o==0
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o==0
or1200_du.dbg_is_o==0
or1200_du.dmr1==0
or1200_du.drr==0
or1200_du.dsr==0
or1200_du.du_hwbkpt_hold==0
or1200_du.ex_freeze_q==1
or1200_du.except_stop==0
or1200_du.spr_dat_o==0
or1200_pic.picmr==100000000000000000
or1200_pic.picsr==0
or1200_pic.spr_dat_o==10000000000000000011
or1200_tt.spr_dat_o==0
or1200_tt.ttcr==0
or1200_tt.ttmr==0
--
