================================================================================
Timing constraint: PERIOD analysis for net "m__0/clk100_0" derived from  NET 
"m__0/clk50_in" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 10 nS  HIGH 5 
nS  

 36139 items analyzed, 140 timing errors detected. (140 setup errors, 0 hold errors)
 Minimum period is  11.702ns.
--------------------------------------------------------------------------------
Slack:                  -1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y74.G3      net (fanout=20)       1.458   memoryWriteData__0<1>
    SLICE_X64Y74.Y       Tilo                  0.759   N3683
                                                       sourceValue2__0<1>1_2
    SLICE_X66Y79.G3      net (fanout=13)       0.653   sourceValue2__0<1>1_1
    SLICE_X66Y79.Y       Tilo                  0.759   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<5>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>_SW1
    SLICE_X65Y81.F3      net (fanout=2)        0.370   N3686
    SLICE_X65Y81.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>
    SLICE_X55Y76.G2      net (fanout=5)        0.694   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>
    SLICE_X55Y76.Y       Tilo                  0.704   execOpTemporaryResultShiftLeft__0<6>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<38>1
    SLICE_X55Y76.F3      net (fanout=1)        0.023   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<38>
    SLICE_X55Y76.X       Tilo                  0.704   execOpTemporaryResultShiftLeft__0<6>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<22>0
    SLICE_X54Y83.SR      net (fanout=1)        1.150   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<22>_map0
    SLICE_X54Y83.CLK     Tsrck                 0.910   execOpTemporaryResultShiftLeft__0<22>
                                                       execOpTemporaryResultShiftLeft__0_22
    -------------------------------------------------  ---------------------------
    Total                                     11.700ns (7.352ns logic, 4.348ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.438ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y78.G3      net (fanout=20)       1.713   memoryWriteData__0<1>
    SLICE_X64Y78.Y       Tilo                  0.759   N3824
                                                       sourceValue2__0<1>1
    SLICE_X55Y82.G3      net (fanout=68)       0.840   sourceValue2__0<1>
    SLICE_X55Y82.Y       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<10>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>_SW1
    SLICE_X61Y90.F4      net (fanout=2)        1.000   N3860
    SLICE_X61Y90.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>
    SLICE_X61Y89.F3      net (fanout=4)        0.381   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>
    SLICE_X61Y89.X       Tif5x                 1.025   execOpTemporaryResultShiftLeft__0<15>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<47>31_G
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<47>31
    SLICE_X64Y90.G3      net (fanout=1)        0.608   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<47>
    SLICE_X64Y90.CLK     Tgck                  0.892   execOpTemporaryResultShiftLeft__0<31>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<31>98
                                                       execOpTemporaryResultShiftLeft__0_31
    -------------------------------------------------  ---------------------------
    Total                                     11.438ns (6.896ns logic, 4.542ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          Mram_registers__0.A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.410ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to Mram_registers__0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y78.G3      net (fanout=20)       1.713   memoryWriteData__0<1>
    SLICE_X64Y78.Y       Tilo                  0.759   N3824
                                                       sourceValue2__0<1>1
    SLICE_X64Y76.G4      net (fanout=68)       0.533   sourceValue2__0<1>
    SLICE_X64Y76.X       Tif5x                 1.152   mux11_6_f5
                                                       mux11_8
                                                       mux11_6_f5
    SLICE_X64Y50.G3      net (fanout=1)        0.992   mux11_6_f5
    SLICE_X64Y50.Y       Tilo                  0.759   registerWriteValue__0<12>_map9
                                                       registerWriteValue__0<1>34
    SLICE_X65Y50.G1      net (fanout=1)        0.195   registerWriteValue__0<1>_map14
    SLICE_X65Y50.Y       Tilo                  0.704   registerWriteValue__0<1>
                                                       registerWriteValue__0<1>48
    SLICE_X65Y50.F3      net (fanout=1)        0.023   registerWriteValue__0<1>_map16
    SLICE_X65Y50.X       Tilo                  0.704   registerWriteValue__0<1>
                                                       registerWriteValue__0<1>60
    RAMB16_X1Y5.DIA1     net (fanout=1)        0.837   registerWriteValue__0<1>
    RAMB16_X1Y5.CLKA     Tbdck                 0.227   Mram_registers__0
                                                       Mram_registers__0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.410ns (7.117ns logic, 4.293ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.382ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y78.G3      net (fanout=20)       1.713   memoryWriteData__0<1>
    SLICE_X64Y78.Y       Tilo                  0.759   N3824
                                                       sourceValue2__0<1>1
    SLICE_X56Y91.G4      net (fanout=68)       1.233   sourceValue2__0<1>
    SLICE_X56Y91.Y       Tilo                  0.759   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<21>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<22>_SW1
    SLICE_X54Y87.G3      net (fanout=2)        0.606   N3827
    SLICE_X54Y87.Y       Tilo                  0.759   N2510
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<22>
    SLICE_X54Y87.F2      net (fanout=3)        0.429   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<22>
    SLICE_X54Y87.X       Tilo                  0.759   N2510
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<22>12
    SLICE_X54Y85.G3      net (fanout=1)        0.268   N2510
    SLICE_X54Y85.CLK     Tgck                  1.285   execOpTemporaryResultShiftLeft__0<26>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<26>_F
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<26>
                                                       execOpTemporaryResultShiftLeft__0_26
    -------------------------------------------------  ---------------------------
    Total                                     11.382ns (7.133ns logic, 4.249ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.363ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y74.G3      net (fanout=20)       1.458   memoryWriteData__0<1>
    SLICE_X64Y74.Y       Tilo                  0.759   N3683
                                                       sourceValue2__0<1>1_2
    SLICE_X64Y74.F4      net (fanout=13)       0.099   sourceValue2__0<1>1_1
    SLICE_X64Y74.X       Tilo                  0.759   N3683
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<7>_SW1
    SLICE_X65Y81.F4      net (fanout=2)        0.587   N3683
    SLICE_X65Y81.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>
    SLICE_X55Y76.G2      net (fanout=5)        0.694   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<6>
    SLICE_X55Y76.Y       Tilo                  0.704   execOpTemporaryResultShiftLeft__0<6>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<38>1
    SLICE_X55Y76.F3      net (fanout=1)        0.023   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<38>
    SLICE_X55Y76.X       Tilo                  0.704   execOpTemporaryResultShiftLeft__0<6>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<22>0
    SLICE_X54Y83.SR      net (fanout=1)        1.150   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<22>_map0
    SLICE_X54Y83.CLK     Tsrck                 0.910   execOpTemporaryResultShiftLeft__0<22>
                                                       execOpTemporaryResultShiftLeft__0_22
    -------------------------------------------------  ---------------------------
    Total                                     11.363ns (7.352ns logic, 4.011ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          Mram_registers__0.A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.345ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to Mram_registers__0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y78.G3      net (fanout=20)       1.713   memoryWriteData__0<1>
    SLICE_X64Y78.Y       Tilo                  0.759   N3824
                                                       sourceValue2__0<1>1
    SLICE_X64Y76.F4      net (fanout=68)       0.468   sourceValue2__0<1>
    SLICE_X64Y76.X       Tif5x                 1.152   mux11_6_f5
                                                       mux11_7
                                                       mux11_6_f5
    SLICE_X64Y50.G3      net (fanout=1)        0.992   mux11_6_f5
    SLICE_X64Y50.Y       Tilo                  0.759   registerWriteValue__0<12>_map9
                                                       registerWriteValue__0<1>34
    SLICE_X65Y50.G1      net (fanout=1)        0.195   registerWriteValue__0<1>_map14
    SLICE_X65Y50.Y       Tilo                  0.704   registerWriteValue__0<1>
                                                       registerWriteValue__0<1>48
    SLICE_X65Y50.F3      net (fanout=1)        0.023   registerWriteValue__0<1>_map16
    SLICE_X65Y50.X       Tilo                  0.704   registerWriteValue__0<1>
                                                       registerWriteValue__0<1>60
    RAMB16_X1Y5.DIA1     net (fanout=1)        0.837   registerWriteValue__0<1>
    RAMB16_X1Y5.CLKA     Tbdck                 0.227   Mram_registers__0
                                                       Mram_registers__0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.345ns (7.117ns logic, 4.228ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.281ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y78.G3      net (fanout=20)       1.713   memoryWriteData__0<1>
    SLICE_X64Y78.Y       Tilo                  0.759   N3824
                                                       sourceValue2__0<1>1
    SLICE_X55Y82.G3      net (fanout=68)       0.840   sourceValue2__0<1>
    SLICE_X55Y82.Y       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<10>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>_SW1
    SLICE_X61Y90.F4      net (fanout=2)        1.000   N3860
    SLICE_X61Y90.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>
    SLICE_X59Y91.G4      net (fanout=4)        0.393   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<11>
    SLICE_X59Y91.Y       Tilo                  0.704   execOpTemporaryResultShiftLeft__0<11>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<43>_SW0
    SLICE_X59Y90.F2      net (fanout=2)        0.494   N3657
    SLICE_X59Y90.CLK     Tfck                  1.158   execOpTemporaryResultShiftLeft__0<27>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<27>_G
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<27>
                                                       execOpTemporaryResultShiftLeft__0_27
    -------------------------------------------------  ---------------------------
    Total                                     11.281ns (6.841ns logic, 4.440ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.270ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y73.G1      net (fanout=13)       1.441   memoryWriteData__0<0>
    SLICE_X65Y73.Y       Tilo                  0.704   memoryWriteData__0<8>
                                                       sourceValue2__0<0>1
    SLICE_X65Y89.BX      net (fanout=79)       2.123   sourceValue2__0<0>
    SLICE_X65Y89.X       Tbxx                  0.739   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X64Y83.F4      net (fanout=7)        0.590   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X64Y83.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>31_G
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>31
    SLICE_X66Y84.G4      net (fanout=2)        0.424   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>
    SLICE_X66Y84.CLK     Tgck                  1.285   execOpTemporaryResultShiftRight__0<19>
                                                       execOpTemporaryResultShiftRight__0_mux0000<19>_F
                                                       execOpTemporaryResultShiftRight__0_mux0000<19>
                                                       execOpTemporaryResultShiftRight__0_19
    -------------------------------------------------  ---------------------------
    Total                                     11.270ns (6.692ns logic, 4.578ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.243ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y74.G3      net (fanout=20)       1.458   memoryWriteData__0<1>
    SLICE_X64Y74.Y       Tilo                  0.759   N3683
                                                       sourceValue2__0<1>1_2
    SLICE_X64Y74.F4      net (fanout=13)       0.099   sourceValue2__0<1>1_1
    SLICE_X64Y74.X       Tilo                  0.759   N3683
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<7>_SW1
    SLICE_X65Y82.F1      net (fanout=2)        1.091   N3683
    SLICE_X65Y82.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<7>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<7>
    SLICE_X64Y79.G3      net (fanout=5)        0.309   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<7>
    SLICE_X64Y79.Y       Tilo                  0.759   execOpTemporaryResultShiftLeft__0<7>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<39>1
    SLICE_X64Y79.F3      net (fanout=1)        0.023   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<39>
    SLICE_X64Y79.X       Tilo                  0.759   execOpTemporaryResultShiftLeft__0<7>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<23>0
    SLICE_X64Y89.SR      net (fanout=1)        0.801   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<23>_map0
    SLICE_X64Y89.CLK     Tsrck                 0.910   execOpTemporaryResultShiftLeft__0<23>
                                                       execOpTemporaryResultShiftLeft__0_23
    -------------------------------------------------  ---------------------------
    Total                                     11.243ns (7.462ns logic, 3.781ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.209ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y73.G1      net (fanout=13)       1.441   memoryWriteData__0<0>
    SLICE_X65Y73.Y       Tilo                  0.704   memoryWriteData__0<8>
                                                       sourceValue2__0<0>1
    SLICE_X65Y89.BX      net (fanout=79)       2.123   sourceValue2__0<0>
    SLICE_X65Y89.X       Tbxx                  0.739   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X64Y83.F4      net (fanout=7)        0.590   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X64Y83.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>31_G
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>31
    SLICE_X66Y82.F4      net (fanout=2)        0.363   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<51>
    SLICE_X66Y82.CLK     Tfck                  1.285   execOpTemporaryResultShiftRight__0<3>
                                                       execOpTemporaryResultShiftRight__0_mux0000<3>_G
                                                       execOpTemporaryResultShiftRight__0_mux0000<3>
                                                       execOpTemporaryResultShiftRight__0_3
    -------------------------------------------------  ---------------------------
    Total                                     11.209ns (6.692ns logic, 4.517ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.181ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y73.G1      net (fanout=13)       1.441   memoryWriteData__0<0>
    SLICE_X65Y73.Y       Tilo                  0.704   memoryWriteData__0<8>
                                                       sourceValue2__0<0>1
    SLICE_X65Y89.BX      net (fanout=79)       2.123   sourceValue2__0<0>
    SLICE_X65Y89.X       Tbxx                  0.739   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X66Y85.F4      net (fanout=7)        0.635   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X66Y85.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_then_container__0_Sh<83>
                                                       Mshift_execOpTemporaryResultShiftRight_d_then_container__0_Sh<83>31_G
                                                       Mshift_execOpTemporaryResultShiftRight_d_then_container__0_Sh<83>31
    SLICE_X66Y82.F3      net (fanout=2)        0.290   Mshift_execOpTemporaryResultShiftRight_d_then_container__0_Sh<83>
    SLICE_X66Y82.CLK     Tfck                  1.285   execOpTemporaryResultShiftRight__0<3>
                                                       execOpTemporaryResultShiftRight__0_mux0000<3>_G
                                                       execOpTemporaryResultShiftRight__0_mux0000<3>
                                                       execOpTemporaryResultShiftRight__0_3
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (6.692ns logic, 4.489ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftLeft__0_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.153ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftLeft__0_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y78.G3      net (fanout=20)       1.713   memoryWriteData__0<1>
    SLICE_X64Y78.Y       Tilo                  0.759   N3824
                                                       sourceValue2__0<1>1
    SLICE_X61Y91.F4      net (fanout=68)       1.307   sourceValue2__0<1>
    SLICE_X61Y91.X       Tilo                  0.704   N3854
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<13>_SW1
    SLICE_X57Y91.F3      net (fanout=2)        0.328   N3854
    SLICE_X57Y91.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<13>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<13>
    SLICE_X55Y86.G3      net (fanout=4)        0.640   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<13>
    SLICE_X55Y86.X       Tif5x                 1.025   execOpTemporaryResultShiftLeft__0<13>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<45>30_F
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<45>30
    SLICE_X54Y88.F3      net (fanout=1)        0.269   Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Sh<45>
    SLICE_X54Y88.CLK     Tfck                  0.892   execOpTemporaryResultShiftLeft__0<29>
                                                       Mshift_execOpTemporaryResultShiftLeft__0_shift0000_Result<29>63
                                                       execOpTemporaryResultShiftLeft__0_29
    -------------------------------------------------  ---------------------------
    Total                                     11.153ns (6.896ns logic, 4.257ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.145ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y72.G3      net (fanout=20)       1.483   memoryWriteData__0<1>
    SLICE_X65Y72.Y       Tilo                  0.704   N3689
                                                       sourceValue2__0<1>1_3
    SLICE_X66Y62.G3      net (fanout=13)       1.231   sourceValue2__0<1>1_2
    SLICE_X66Y62.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>_F
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X66Y70.G4      net (fanout=5)        0.679   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X66Y70.Y       Tilo                  0.759   execOpTemporaryResultShiftRight__0_mux0000<6>_map14
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Result<10>21
    SLICE_X66Y70.F4      net (fanout=1)        0.023   Mshift_execOpTemporaryResultShiftRight_d_else__0_Result<10>21/O
    SLICE_X66Y70.X       Tilo                  0.759   execOpTemporaryResultShiftRight__0_mux0000<6>_map14
                                                       execOpTemporaryResultShiftRight__0_mux0000<6>43
    SLICE_X67Y79.SR      net (fanout=1)        0.633   execOpTemporaryResultShiftRight__0_mux0000<6>_map14
    SLICE_X67Y79.CLK     Tsrck                 0.910   execOpTemporaryResultShiftRight__0<6>
                                                       execOpTemporaryResultShiftRight__0_6
    -------------------------------------------------  ---------------------------
    Total                                     11.145ns (7.096ns logic, 4.049ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.145ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y72.G3      net (fanout=20)       1.483   memoryWriteData__0<1>
    SLICE_X65Y72.Y       Tilo                  0.704   N3689
                                                       sourceValue2__0<1>1_3
    SLICE_X66Y62.F3      net (fanout=13)       1.231   sourceValue2__0<1>1_2
    SLICE_X66Y62.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>_G
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X66Y70.G4      net (fanout=5)        0.679   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X66Y70.Y       Tilo                  0.759   execOpTemporaryResultShiftRight__0_mux0000<6>_map14
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Result<10>21
    SLICE_X66Y70.F4      net (fanout=1)        0.023   Mshift_execOpTemporaryResultShiftRight_d_else__0_Result<10>21/O
    SLICE_X66Y70.X       Tilo                  0.759   execOpTemporaryResultShiftRight__0_mux0000<6>_map14
                                                       execOpTemporaryResultShiftRight__0_mux0000<6>43
    SLICE_X67Y79.SR      net (fanout=1)        0.633   execOpTemporaryResultShiftRight__0_mux0000<6>_map14
    SLICE_X67Y79.CLK     Tsrck                 0.910   execOpTemporaryResultShiftRight__0<6>
                                                       execOpTemporaryResultShiftRight__0_6
    -------------------------------------------------  ---------------------------
    Total                                     11.145ns (7.096ns logic, 4.049ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.138ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y74.G3      net (fanout=20)       1.458   memoryWriteData__0<1>
    SLICE_X64Y74.Y       Tilo                  0.759   N3683
                                                       sourceValue2__0<1>1_2
    SLICE_X67Y80.G2      net (fanout=13)       0.749   sourceValue2__0<1>1_1
    SLICE_X67Y80.Y       Tilo                  0.704   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<15>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<15>_SW0
    SLICE_X67Y81.F3      net (fanout=4)        0.090   N4814
    SLICE_X67Y81.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
    SLICE_X64Y62.F4      net (fanout=2)        1.174   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
    SLICE_X64Y62.X       Tif5x                 1.152   execOpTemporaryResultShiftRight__0_mux0000<10>_map10
                                                       execOpTemporaryResultShiftRight__0_mux0000<10>27_G
                                                       execOpTemporaryResultShiftRight__0_mux0000<10>27
    SLICE_X65Y57.SR      net (fanout=1)        0.626   execOpTemporaryResultShiftRight__0_mux0000<10>_map10
    SLICE_X65Y57.CLK     Tsrck                 0.910   execOpTemporaryResultShiftRight__0<10>
                                                       execOpTemporaryResultShiftRight__0_10
    -------------------------------------------------  ---------------------------
    Total                                     11.138ns (7.041ns logic, 4.097ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.116ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X64Y74.G3      net (fanout=20)       1.458   memoryWriteData__0<1>
    SLICE_X64Y74.Y       Tilo                  0.759   N3683
                                                       sourceValue2__0<1>1_2
    SLICE_X67Y81.G2      net (fanout=13)       0.749   sourceValue2__0<1>1_1
    SLICE_X67Y81.Y       Tilo                  0.704   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>_SW0
    SLICE_X67Y81.F4      net (fanout=4)        0.068   N4817
    SLICE_X67Y81.X       Tilo                  0.704   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
    SLICE_X64Y62.F4      net (fanout=2)        1.174   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<14>
    SLICE_X64Y62.X       Tif5x                 1.152   execOpTemporaryResultShiftRight__0_mux0000<10>_map10
                                                       execOpTemporaryResultShiftRight__0_mux0000<10>27_G
                                                       execOpTemporaryResultShiftRight__0_mux0000<10>27
    SLICE_X65Y57.SR      net (fanout=1)        0.626   execOpTemporaryResultShiftRight__0_mux0000<10>_map10
    SLICE_X65Y57.CLK     Tsrck                 0.910   execOpTemporaryResultShiftRight__0<10>
                                                       execOpTemporaryResultShiftRight__0_10
    -------------------------------------------------  ---------------------------
    Total                                     11.116ns (7.041ns logic, 4.075ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.112ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y73.G1      net (fanout=13)       1.441   memoryWriteData__0<0>
    SLICE_X65Y73.Y       Tilo                  0.704   memoryWriteData__0<8>
                                                       sourceValue2__0<0>1
    SLICE_X65Y89.BX      net (fanout=79)       2.123   sourceValue2__0<0>
    SLICE_X65Y89.X       Tbxx                  0.739   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X66Y88.G3      net (fanout=7)        0.505   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X66Y88.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>_F
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>
    SLICE_X66Y91.G3      net (fanout=3)        0.351   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>
    SLICE_X66Y91.CLK     Tgck                  1.285   execOpTemporaryResultShiftRight__0<23>
                                                       execOpTemporaryResultShiftRight__0_mux0000<23>_F
                                                       execOpTemporaryResultShiftRight__0_mux0000<23>
                                                       execOpTemporaryResultShiftRight__0_23
    -------------------------------------------------  ---------------------------
    Total                                     11.112ns (6.692ns logic, 4.420ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.112ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y73.G1      net (fanout=13)       1.441   memoryWriteData__0<0>
    SLICE_X65Y73.Y       Tilo                  0.704   memoryWriteData__0<8>
                                                       sourceValue2__0<0>1
    SLICE_X65Y89.BX      net (fanout=79)       2.123   sourceValue2__0<0>
    SLICE_X65Y89.X       Tbxx                  0.739   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X66Y88.G3      net (fanout=7)        0.505   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<23>
    SLICE_X66Y88.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>_F
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>
    SLICE_X66Y91.F3      net (fanout=3)        0.351   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<55>
    SLICE_X66Y91.CLK     Tfck                  1.285   execOpTemporaryResultShiftRight__0<23>
                                                       execOpTemporaryResultShiftRight__0_mux0000<23>_G
                                                       execOpTemporaryResultShiftRight__0_mux0000<23>
                                                       execOpTemporaryResultShiftRight__0_23
    -------------------------------------------------  ---------------------------
    Total                                     11.112ns (6.692ns logic, 4.420ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.083ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y72.G3      net (fanout=20)       1.483   memoryWriteData__0<1>
    SLICE_X65Y72.Y       Tilo                  0.704   N3689
                                                       sourceValue2__0<1>1_3
    SLICE_X66Y62.G3      net (fanout=13)       1.231   sourceValue2__0<1>1_2
    SLICE_X66Y62.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>_F
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X67Y69.G4      net (fanout=5)        0.642   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X67Y69.X       Tif5x                 1.025   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>31_F
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>31
    SLICE_X64Y68.G3      net (fanout=3)        0.360   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>
    SLICE_X64Y68.Y       Tilo                  0.759   execOpTemporaryResultShiftRight__0<2>
                                                       execOpTemporaryResultShiftRight__0_mux0000<2>_SW0
    SLICE_X64Y68.F4      net (fanout=1)        0.023   execOpTemporaryResultShiftRight__0_mux0000<2>_SW0/O
    SLICE_X64Y68.CLK     Tfck                  0.892   execOpTemporaryResultShiftRight__0<2>
                                                       execOpTemporaryResultShiftRight__0_mux0000<2>
                                                       execOpTemporaryResultShiftRight__0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.083ns (7.344ns logic, 3.739ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_registers__0.A (RAM)
  Destination:          execOpTemporaryResultShiftRight__0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.083ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mp__0 rising at 0.000ns
  Destination Clock:    mp__0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mram_registers__0.A to execOpTemporaryResultShiftRight__0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA1     Tbcko                 2.812   Mram_registers__0
                                                       Mram_registers__0.A
    SLICE_X65Y72.G3      net (fanout=20)       1.483   memoryWriteData__0<1>
    SLICE_X65Y72.Y       Tilo                  0.704   N3689
                                                       sourceValue2__0<1>1_3
    SLICE_X66Y62.F3      net (fanout=13)       1.231   sourceValue2__0<1>1_2
    SLICE_X66Y62.X       Tif5x                 1.152   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>_G
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X67Y69.G4      net (fanout=5)        0.642   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<18>
    SLICE_X67Y69.X       Tif5x                 1.025   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>31_F
                                                       Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>31
    SLICE_X64Y68.G3      net (fanout=3)        0.360   Mshift_execOpTemporaryResultShiftRight_d_else__0_Sh<50>
    SLICE_X64Y68.Y       Tilo                  0.759   execOpTemporaryResultShiftRight__0<2>
                                                       execOpTemporaryResultShiftRight__0_mux0000<2>_SW0
    SLICE_X64Y68.F4      net (fanout=1)        0.023   execOpTemporaryResultShiftRight__0_mux0000<2>_SW0/O
    SLICE_X64Y68.CLK     Tfck                  0.892   execOpTemporaryResultShiftRight__0<2>
                                                       execOpTemporaryResultShiftRight__0_mux0000<2>
                                                       execOpTemporaryResultShiftRight__0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.083ns (7.344ns logic, 3.739ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock pinC9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pinC9          |   11.702|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 140  Score: 78580

Constraints cover 37039 paths, 0 nets, and 5913 connections

Design statistics:
   Minimum period:  11.702ns{1}   (Maximum frequency:  85.455MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun  3 17:23:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



