
---------- Begin Simulation Statistics ----------
final_tick                               894876009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169592                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863484                       # Number of bytes of host memory used
host_op_rate                                   180219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12087.84                       # Real time elapsed on the host
host_tick_rate                               24667745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000008                       # Number of instructions simulated
sim_ops                                    2178457825                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.298180                       # Number of seconds simulated
sim_ticks                                298179646500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       314851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        629788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.089210                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     144895908                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    146227736                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          388                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     15628925                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    269668854                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1904425                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1910242                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         5817                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     317113105                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       347752                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong        20992                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      1653825                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      3664096                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect      1644979                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       681617                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0     25979842                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      1963972                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      1607615                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      1119412                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      1554051                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1377347                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      1056304                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10       978265                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11      1255617                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12      1269537                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       904452                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       870040                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       568894                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       577345                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       322374                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       326293                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       163276                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       145692                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22        79433                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24        41267                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26        16997                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28         3416                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      1611658                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit      1941401                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       945554                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect    106916152                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong      4524334                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      4282111                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      3054952                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      2475183                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      3372560                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      3063250                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      2425508                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      2576282                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11      3552597                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      3512050                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      2712702                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      2552971                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      1780859                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      1761167                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1192498                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1181768                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       809792                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       850637                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       441050                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       282859                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       163360                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28        92109                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30        45176                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     35626227                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit      1067253                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      3998002                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS      10893907                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorCorrect       222268                       # Number of time the WH predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorWrong         7119                       # Number of time the WH predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPredindirectMispredicted       215443                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       531237918                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      499073638                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     15298768                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        192333216                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     49089053                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           36                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    333934938                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1001169238                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1066150110                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    543455063                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.961800                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.604384                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    236557162     43.53%     43.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    103336958     19.01%     62.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     52012241      9.57%     72.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     34991173      6.44%     78.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20291722      3.73%     82.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     13656452      2.51%     84.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     22988535      4.23%     89.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     10531767      1.94%     90.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     49089053      9.03%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    543455063                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      7599489                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       924440586                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           183231373                       # Number of loads committed
system.switch_cpus_1.commit.membars                24                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          227      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    798482646     74.89%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      5129954      0.48%     75.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       497356      0.05%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            1      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            7      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            1      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            1      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc           36      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          455      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          919      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp          908      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          684      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    183231373     17.19%     92.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     78805542      7.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1066150110                       # Class of committed instruction
system.switch_cpus_1.commit.refs            262036915                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts            4762                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1064980877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.596360                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.596360                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     92120235                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       331772                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    135064044                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1541583458                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      206428491                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       255480810                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     15351948                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts       559593                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     24241659                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         317113105                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       196309926                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           349219581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      5896226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1551278134                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          193                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      31332542                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.531748                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    228736917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    157694240                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.601245                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    593623150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.753950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.220124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      280088062     47.18%     47.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       34546527      5.82%     53.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       38643926      6.51%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       24358652      4.10%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       27780059      4.68%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       35336036      5.95%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       25297815      4.26%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10265961      1.73%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117306112     19.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    593623150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2736680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     18439570                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      218153619                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             2380589                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.068557                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          308611404                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         84325616                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      38091131                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    240536943                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           49                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      3762386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     94232733                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1400046582                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    224285788                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     19655361                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1233604223                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       204979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1780492                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     15351948                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      2069236                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       133622                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      5446512                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        47741                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        49895                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       427842                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     57305561                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     15427191                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        49895                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     10116189                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      8323381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1445329128                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1208995080                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.541889                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       783208321                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.027291                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1212664103                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1407180093                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     934181373                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.676840                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.676840                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          275      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    930176926     74.22%     74.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      5559879      0.44%     74.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       546776      0.04%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            1      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            7      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            1      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            1      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc           36      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          500      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         1004      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          988      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          756      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    231205152     18.45%     93.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     85767286      6.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1253259588                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              1808                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000001                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult         1741     96.29%     96.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv            67      3.71%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1253256196                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3113622506                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1208989956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1730393322                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1397665944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1253259588                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           49                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    332685071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     13488720                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    319479924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    593623150                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.111204                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.717228                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    188067885     31.68%     31.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60790840     10.24%     41.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     62753276     10.57%     52.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     61082400     10.29%     62.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    220928749     37.22%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    593623150                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.101516                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         4925                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        10344                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         5124                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         6502                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      6149164                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6120250                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    240536943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     94232733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     719531078                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          106                       # number of misc regfile writes
system.switch_cpus_1.numCycles              596359830                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      48394913                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1254692953                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     19018164                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      221130462                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1904014                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       856573                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2384839899                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1492356925                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1777281529                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       262657256                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     19572736                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     15351948                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     46078104                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      522588480                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1691944619                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        10460                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        80470491                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         7377                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1894450876                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2850872046                       # The number of ROB writes
system.switch_cpus_1.timesIdled                633907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           6592                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes          4032                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         4394                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4528304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9056610                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            785                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             299281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       236063                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78788                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15653                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        299281                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       944722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 944722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35263808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35263808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            314937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  314937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              314937                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1642298500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1731316750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 894876009000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3299784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2336221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1415526                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1092188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1228309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1228309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1415533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1884251                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4246586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9338329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13584915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    181187392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    333613952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              514801344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          315642                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15108416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4843947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4838763     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5184      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4843947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8043989000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4669079239                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2125042008                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1414862                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      2798291                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4213153                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1414862                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      2798291                       # number of overall hits
system.l2.overall_hits::total                 4213153                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          665                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       314269                       # number of demand (read+write) misses
system.l2.demand_misses::total                 314934                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          665                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       314269                       # number of overall misses
system.l2.overall_misses::total                314934                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     65455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  29405248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29470704000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     65455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  29405248500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29470704000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1415527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3112560                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4528087                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1415527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3112560                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4528087                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.100968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069551                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.100968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069551                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98429.323308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 93567.130388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93577.397169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98429.323308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 93567.130388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93577.397169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              236063                       # number of writebacks
system.l2.writebacks::total                    236063                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       314269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            314934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       314269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           314934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     58805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  26262558500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26321364000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     58805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  26262558500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26321364000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.100968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069551                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.100968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069551                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88429.323308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 83567.130388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83577.397169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88429.323308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 83567.130388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83577.397169                       # average overall mshr miss latency
system.l2.replacements                         315636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2100158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2100158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2100158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2100158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1415524                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1415524                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1415524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1415524                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus_1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      1212656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1212656                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        15653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15653                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1310819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1310819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1228309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1228309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.012744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83742.349709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83742.349709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        15653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1154289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1154289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.012744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73742.349709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73742.349709                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1414862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1414862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     65455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1415527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1415527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98429.323308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98429.323308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     58805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88429.323308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88429.323308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1585635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1585635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       298616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          298616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  28094429500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28094429500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1884251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1884251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.158480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 94082.130562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94082.130562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       298616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       298616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  25108269500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25108269500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.158480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 84082.130562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84082.130562                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          210                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               210                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          213                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           213                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.014085                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.014085                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.014085                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.014085                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.985679                       # Cycle average of tags in use
system.l2.tags.total_refs                    16478831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    348614                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.269562                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     377.206612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       104.541136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1670.195759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    20.433944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1063.190557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   122.011023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 29410.406647                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.050970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.032446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.003723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.897534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22836                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72768662                       # Number of tag accesses
system.l2.tags.data_accesses                 72768662                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     20113216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15108032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15108032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       314269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              314934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       236063                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             236063                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       142733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     67453350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67596083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       142733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           142733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50667550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50667550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50667550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       142733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     67453350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            118263632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    236063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    314249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001126034500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13166                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13166                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              923582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             223083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      314934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     236063                       # Number of write requests accepted
system.mem_ctrls.readBursts                    314934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   236063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14832                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7397036500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1574570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13301674000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23489.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42239.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                314934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               236063                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  194332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       530230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.500711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.714363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.892038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       510344     96.25%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19730      3.72%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       530230                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.917895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.672142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.451957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             9      0.07%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            12      0.09%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            20      0.15%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           170      1.29%      1.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19           767      5.83%      7.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          2191     16.64%     24.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3222     24.47%     48.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          2914     22.13%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          2047     15.55%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           996      7.56%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           480      3.65%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           203      1.54%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            73      0.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            35      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            16      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             8      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13166                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.927844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.902440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.938336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1955     14.85%     14.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              340      2.58%     17.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7666     58.23%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3114     23.65%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               88      0.67%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13166                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20154496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15106432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20155776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15108032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        67.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  298254976000                       # Total gap between requests
system.mem_ctrls.avgGap                     541300.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        42560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     20111936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15106432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 142732.746850982658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 67449057.090487897396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50662183.610845483840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       314269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       236063                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     31345250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  13270328750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7029147128250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     47135.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     42226.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29776572.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1890036540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1004570655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1121151360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          615620700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23537638800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100153554870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30161148960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158483721885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.504158                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77453355750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9956700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210769590750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1895834220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1007652195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1127334600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          616497660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23537638800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100169472120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30147744960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       158502174555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.566042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77410611250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9956700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 210812335250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    998938483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49943133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    194796857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1243678473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    998938483                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49943133                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    194796857                       # number of overall hits
system.cpu.icache.overall_hits::total      1243678473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1105684                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        56872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1513067                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2675623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1105684                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        56872                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1513067                       # number of overall misses
system.cpu.icache.overall_misses::total       2675623                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    752631000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  19231444998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19984075998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    752631000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  19231444998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19984075998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000044167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50000005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    196309924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1246354096                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000044167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50000005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    196309924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1246354096                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.007708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.007708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13233.770573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12710.240193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7468.943120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13233.770573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12710.240193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7468.943120                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1882                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.902439                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2577572                       # number of writebacks
system.cpu.icache.writebacks::total           2577572                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        97534                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        97534                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        97534                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        97534                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        56872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1415533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1472405                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        56872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1415533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1472405                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    695759000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  17215532998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17911291998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    695759000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  17215532998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17911291998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007211                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001181                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007211                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001181                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12233.770573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12161.873300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12164.650350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12233.770573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12161.873300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12164.650350                       # average overall mshr miss latency
system.cpu.icache.replacements                2577572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    998938483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49943133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    194796857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1243678473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1105684                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        56872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1513067                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2675623                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    752631000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  19231444998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19984075998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000044167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50000005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    196309924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1246354096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.007708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13233.770573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12710.240193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7468.943120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        97534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        97534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        56872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1415533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1472405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    695759000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  17215532998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17911291998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.007211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12233.770573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12161.873300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12164.650350                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.981358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1246256562                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2578089                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            483.403235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   375.841557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    15.145879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   115.993922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.734066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.029582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.226551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2495286281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2495286281                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    249196423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12961628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    277491933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        539649984                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    249196440                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12961628                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    277491934                       # number of overall hits
system.cpu.dcache.overall_hits::total       539650002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11117481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       139834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8303306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19560621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11117484                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       139834                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8303306                       # number of overall misses
system.cpu.dcache.overall_misses::total      19560624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2908724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 159726405868                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162635130368                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2908724500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 159726405868                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162635130368                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    260313904                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13101462                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    285795239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    559210605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    260313924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13101462                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    285795240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    559210626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.029053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.029053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034979                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20801.267932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 19236.483139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8314.415497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20801.267932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 19236.483139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8314.414222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1345095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          284                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            144334                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.319322                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12456351                       # number of writebacks
system.cpu.dcache.writebacks::total          12456351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5190528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5190528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5190528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5190528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       139834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3112778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3252612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       139834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3112778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3252612                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2768890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  64111063491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  66879953991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2768890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  64111063491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66879953991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010892                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010892                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005816                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19801.267932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20596.092459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20561.921923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19801.267932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20596.092459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20561.921923                       # average overall mshr miss latency
system.cpu.dcache.replacements               14369580                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    175529133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9048965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    203666487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       388244585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1657128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        81897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3152374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4891399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2061714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  95640002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  97701716000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    177186261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9130862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    206818861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    393135984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.015242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25174.475256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 30339.040355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19974.186526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1268033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1268033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1884341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1966238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1979817000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  47834094500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49813911500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.009111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24174.475256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 25385.052122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25334.629633                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73667284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3912663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     73825446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      151405393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1208640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        57937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      5150930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6417507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    847010500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  64086338368                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  64933348868                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     74875924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3970600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     78976376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157822900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.065221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14619.509122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 12441.702444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10118.157856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      3922495                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3922495                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        57937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1228435                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1286372                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    789073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  16276905491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17065978991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.015554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13619.509122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 13250.115383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13266.752534                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.142857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251713                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data            2                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251715                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data        65500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total        65500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251719                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data            2                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251721                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data        32750                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total     0.007938                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data            2                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            2                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data        63500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        63500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data        31750                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        31750                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          389                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          422                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.002564                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004717                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        36500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          420                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          420                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           554020941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14370092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.553750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   304.067555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    37.474693                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   170.452238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.593882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.073193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.332915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1132793032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1132793032                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 894876009000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 530131437500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 364744571500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
