
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    ACTEL-25
Date:        Tue Sep 19 14:55:20 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log MyFirstProject_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srr"

Running: synthesis in foreground



Running MyFirstProject_syn|synthesis


Running: compile (Compile) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:20 2017


Running: compile_flow (Compile Process) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:20 2017


Running: compiler (Compile Input) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:20 2017

Copied E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synwork\MyFirstProject_comp.srs to E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srs


compiler completed
# Tue Sep 19 14:55:22 2017

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:22 2017


multi_srs_gen completed
# Tue Sep 19 14:55:22 2017

Return Code: 0
Run Time:00h:00m:00s

Copied E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synwork\MyFirstProject_mult.srs to E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srs

Complete: Compile Process on MyFirstProject_syn|synthesis


Running: premap (Pre-mapping) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:22 2017


premap completed with warnings
# Tue Sep 19 14:55:22 2017

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on MyFirstProject_syn|synthesis


Running: map (Map) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:22 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on MyFirstProject_syn|synthesis
# Tue Sep 19 14:55:22 2017

Copied E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\synwork\MyFirstProject_m.srm to E:\Projects\Actel\ActelKit\M2S\RefDes\3\38400\MyFirstProject\synthesis\MyFirstProject.srm


fpga_mapper completed with warnings
# Tue Sep 19 14:55:24 2017

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on MyFirstProject_syn|synthesis

Complete: Logic Synthesis on MyFirstProject_syn|synthesis

TCL script complete: "MyFirstProject_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

