Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 14 13:54:38 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[16]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[18]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 829 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.269        0.000                      0                   67        0.108        0.000                      0                   67        4.500        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.269        0.000                      0                   67        0.108        0.000                      0                   67        4.500        0.000                       0                   214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 3.491ns (41.644%)  route 4.892ns (58.356%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.858     5.460    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.914 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.402    10.317    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[314]
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.441 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.441    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_11_n_0
    SLICE_X25Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    10.686 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.686    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X25Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    10.790 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.407    12.196    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I0_O)        0.316    12.512 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.639    13.151    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[2]
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.275 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[2]_i_2/O
                         net (fo=1, routed)           0.444    13.719    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[2]_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.843 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.843    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[2]
    SLICE_X44Y65         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.509    14.932    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X44Y65         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X44Y65         FDCE (Setup_fdce_C_D)        0.029    15.112    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 3.491ns (41.540%)  route 4.913ns (58.460%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.840     5.442    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.896 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.287    10.183    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[307]
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124    10.307 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.307    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I1_O)      0.245    10.552 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.552    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I0_O)      0.104    10.656 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.668    12.323    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I0_O)        0.316    12.639 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.465    13.105    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[3]
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.229 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_2/O
                         net (fo=1, routed)           0.493    13.722    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_2_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.846 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.846    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[3]
    SLICE_X14Y66         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.517    14.940    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X14Y66         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]/C
                         clock pessimism              0.187    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X14Y66         FDCE (Setup_fdce_C_D)        0.081    15.172    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.490ns (42.060%)  route 4.808ns (57.940%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.840     5.442    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.896 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.178    10.074    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[310]
    SLICE_X12Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.198 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.198    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_n_0
    SLICE_X12Y29         MUXF7 (Prop_muxf7_I1_O)      0.247    10.445 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.445    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_n_0
    SLICE_X12Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    10.543 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.844    12.386    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X31Y67         LUT5 (Prop_lut5_I0_O)        0.319    12.705 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.628    13.334    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[6]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.458 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[6]_i_2/O
                         net (fo=1, routed)           0.158    13.616    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[6]_i_2_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.740 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.740    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[6]
    SLICE_X44Y67         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.507    14.930    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X44Y67         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X44Y67         FDCE (Setup_fdce_C_D)        0.031    15.112    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 3.447ns (41.841%)  route 4.791ns (58.159%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.845     5.447    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.901 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.309    10.210    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[361]
    SLICE_X8Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.334 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.334    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_13_n_0
    SLICE_X8Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    10.548 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.548    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X8Y31          MUXF8 (Prop_muxf8_I1_O)      0.088    10.636 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.741    12.377    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I0_O)        0.319    12.696 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.577    13.273    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[1]
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.397 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_2/O
                         net (fo=1, routed)           0.165    13.561    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_2_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.685 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.685    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[1]
    SLICE_X14Y66         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.517    14.940    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X14Y66         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]/C
                         clock pessimism              0.187    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X14Y66         FDCE (Setup_fdce_C_D)        0.077    15.168    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 3.490ns (42.366%)  route 4.748ns (57.634%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.840     5.442    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.896 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.101     9.997    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[311]
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.121 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.121    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    10.368 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.368    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    10.466 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.876    12.342    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I0_O)        0.319    12.661 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.464    13.125    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[7]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.249 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[7]_i_2/O
                         net (fo=1, routed)           0.307    13.556    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[7]_i_2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.680 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.680    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[7]
    SLICE_X42Y64         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.510    14.933    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X42Y64         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X42Y64         FDCE (Setup_fdce_C_D)        0.081    15.165    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 3.491ns (42.644%)  route 4.695ns (57.356%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.840     5.442    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.896 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.028     9.924    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[308]
    SLICE_X22Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.048 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.048    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_11_n_0
    SLICE_X22Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    10.293 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.293    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X22Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    10.397 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.869    12.266    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.316    12.582 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.634    13.216    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[4]
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.340 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[4]_i_2/O
                         net (fo=1, routed)           0.165    13.505    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[4]_i_2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.629 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.629    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[4]
    SLICE_X42Y64         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.510    14.933    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X42Y64         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X42Y64         FDCE (Setup_fdce_C_D)        0.077    15.161    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 3.447ns (42.623%)  route 4.640ns (57.377%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.845     5.447    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.901 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.194    10.095    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[365]
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.219 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.219    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_13_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I1_O)      0.214    10.433 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.433    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X10Y32         MUXF8 (Prop_muxf8_I1_O)      0.088    10.521 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.832    12.353    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I0_O)        0.319    12.672 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           0.170    12.842    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[5]
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.966 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[5]_i_2/O
                         net (fo=1, routed)           0.444    13.410    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[5]_i_2_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.534 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.534    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[5]
    SLICE_X32Y65         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.514    14.937    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X32Y65         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X32Y65         FDCE (Setup_fdce_C_D)        0.029    15.117    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 3.484ns (42.993%)  route 4.620ns (57.007%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.758     5.360    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.814 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.122     9.936    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[152]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124    10.060 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.060    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_14_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    10.301 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.301    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_6_n_0
    SLICE_X8Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    10.399 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.728    12.127    sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I2_O)        0.319    12.446 r  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.458    12.904    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[7]_1[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.028 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[0]_i_2__1/O
                         net (fo=1, routed)           0.312    13.340    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[0]_i_2__1_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.464 r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.464    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/SFX_MUX_MAP/z[0]
    SLICE_X38Y64         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.513    14.936    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/clka
    SLICE_X38Y64         FDCE                                         r  sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.077    15.164    sound_main_uut/sound_top_MAP/HEX2PWM_reg_MAP/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.902ns (44.757%)  route 2.348ns (55.243%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.625     5.228    clkdiv_uut/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           0.568     6.252    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  clk25_BUFG_inst/O
                         net (fo=135, routed)         1.779     8.127    clkdiv_uut/q_reg[3]_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.801 r  clkdiv_uut/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    clkdiv_uut/q_reg[0]_i_1__0_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  clkdiv_uut/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.915    clkdiv_uut/q_reg[4]_i_1__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  clkdiv_uut/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.029    clkdiv_uut/q_reg[8]_i_1__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.143 r  clkdiv_uut/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.143    clkdiv_uut/q_reg[12]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.477 r  clkdiv_uut/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.477    clkdiv_uut/q_reg[16]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.489    14.911    clkdiv_uut/clka
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[17]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.062    15.118    clkdiv_uut/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.807ns (43.494%)  route 2.348ns (56.506%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.625     5.228    clkdiv_uut/clka
    SLICE_X52Y96         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           0.568     6.252    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  clk25_BUFG_inst/O
                         net (fo=135, routed)         1.779     8.127    clkdiv_uut/q_reg[3]_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.801 r  clkdiv_uut/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    clkdiv_uut/q_reg[0]_i_1__0_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  clkdiv_uut/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.915    clkdiv_uut/q_reg[4]_i_1__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  clkdiv_uut/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.029    clkdiv_uut/q_reg[8]_i_1__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.143 r  clkdiv_uut/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.143    clkdiv_uut/q_reg[12]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.382 r  clkdiv_uut/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.382    clkdiv_uut/q_reg[16]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.489    14.911    clkdiv_uut/clka
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[18]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.062    15.118    clkdiv_uut/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.484    clkdiv_uut/clka
    SLICE_X52Y99         FDCE                                         r  clkdiv_uut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_uut/q_reg_n_0_[14]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_uut/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_uut/q_reg[12]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clkdiv_uut/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    clkdiv_uut/q_reg[16]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.828     1.994    clkdiv_uut/clka
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_uut/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.484    clkdiv_uut/clka
    SLICE_X52Y99         FDCE                                         r  clkdiv_uut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_uut/q_reg_n_0_[14]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_uut/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_uut/q_reg[12]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  clkdiv_uut/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    clkdiv_uut/q_reg[16]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.828     1.994    clkdiv_uut/clka
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_uut/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.484    clkdiv_uut/clka
    SLICE_X52Y99         FDCE                                         r  clkdiv_uut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_uut/q_reg_n_0_[14]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_uut/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_uut/q_reg[12]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  clkdiv_uut/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    clkdiv_uut/q_reg[16]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.828     1.994    clkdiv_uut/clka
    SLICE_X52Y100        FDCE                                         r  clkdiv_uut/q_reg[17]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_uut/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[11]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1_n_4
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[3]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1_n_4
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[7]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1_n_4
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.730    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[4]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]_i_1_n_7
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y94         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.730    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[8]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1_n_7
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.734    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[10]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[8]_i_1_n_5
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y95         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.483    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/Q
                         net (fo=1, routed)           0.109     1.734    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg_n_0_[2]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]_i_1_n_5
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.999    sound_main_uut/sound_top_MAP/clkdiv_MAP/clka
    SLICE_X53Y93         FDCE                                         r  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20  sound_main_uut/sound_top_MAP/audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20  sound_main_uut/sound_top_MAP/audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y94  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y94  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96  clkdiv_uut/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y61  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y63  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y63  sound_main_uut/sound_top_MAP/audio_rom4_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y93  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96  sound_main_uut/sound_top_MAP/clkdiv_MAP/q_reg[12]/C



