Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:41:37 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_trans_top_timing_summary_routed.rpt -pb hdmi_trans_top_timing_summary_routed.pb -rpx hdmi_trans_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_trans_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.944        0.000                      0                  975        0.163        0.000                      0                  975       -0.245       -1.234                       9                   345  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clock  {0.000 3.368}        6.737           148.438         
  clk_out2_clock  {0.000 0.674}        1.347           742.188         
  clkfbout_clock  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clock        0.944        0.000                      0                  975        0.163        0.000                      0                  975        2.868        0.000                       0                   331  
  clk_out2_clock                                                                                                                                                   -0.245       -1.234                       9                    10  
  clkfbout_clock                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.433ns (8.747%)  route 4.517ns (91.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 5.718 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.500    -0.563    inst_rd_image/clk_out1
    SLICE_X92Y63         FDRE                                         r  inst_rd_image/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.130 r  inst_rd_image/rd_addr_reg[10]/Q
                         net (fo=46, routed)          4.517     4.387    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y8          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.361     5.718    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     6.035    
                         clock uncertainty           -0.214     5.821    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490     5.331    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.331    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 0.433ns (8.875%)  route 4.446ns (91.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 5.708 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.500    -0.563    inst_rd_image/clk_out1
    SLICE_X92Y63         FDRE                                         r  inst_rd_image/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.130 r  inst_rd_image/rd_addr_reg[10]/Q
                         net (fo=46, routed)          4.446     4.316    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.351     5.708    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     6.025    
                         clock uncertainty           -0.214     5.811    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490     5.321    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.433ns (9.047%)  route 4.353ns (90.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 5.634 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.498    -0.565    inst_rd_image/clk_out1
    SLICE_X92Y64         FDRE                                         r  inst_rd_image/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.132 r  inst_rd_image/rd_addr_reg[11]/Q
                         net (fo=46, routed)          4.353     4.221    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.277     5.634    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.951    
                         clock uncertainty           -0.214     5.737    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490     5.247    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.433ns (9.078%)  route 4.337ns (90.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 5.634 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.501    -0.562    inst_rd_image/clk_out1
    SLICE_X92Y61         FDRE                                         r  inst_rd_image/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y61         FDRE (Prop_fdre_C_Q)         0.433    -0.129 r  inst_rd_image/rd_addr_reg[0]/Q
                         net (fo=47, routed)          4.337     4.208    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.277     5.634    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.951    
                         clock uncertainty           -0.214     5.737    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490     5.247    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.398ns (8.659%)  route 4.199ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 5.634 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.500    -0.563    inst_rd_image/clk_out1
    SLICE_X92Y63         FDRE                                         r  inst_rd_image/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.398    -0.165 r  inst_rd_image/rd_addr_reg[6]/Q
                         net (fo=46, routed)          4.199     4.034    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.277     5.634    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.951    
                         clock uncertainty           -0.214     5.737    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.617     5.120    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.120    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.433ns (9.209%)  route 4.269ns (90.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 5.638 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.500    -0.563    inst_rd_image/clk_out1
    SLICE_X92Y63         FDRE                                         r  inst_rd_image/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.130 r  inst_rd_image/rd_addr_reg[10]/Q
                         net (fo=46, routed)          4.269     4.139    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.281     5.638    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.955    
                         clock uncertainty           -0.214     5.741    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490     5.251    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.433ns (9.232%)  route 4.257ns (90.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 5.634 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.500    -0.563    inst_rd_image/clk_out1
    SLICE_X92Y63         FDRE                                         r  inst_rd_image/rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.130 r  inst_rd_image/rd_addr_reg[4]/Q
                         net (fo=46, routed)          4.257     4.128    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.277     5.634    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.951    
                         clock uncertainty           -0.214     5.737    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490     5.247    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.398ns (8.810%)  route 4.120ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 5.638 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.498    -0.565    inst_rd_image/clk_out1
    SLICE_X92Y64         FDRE                                         r  inst_rd_image/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.398    -0.167 r  inst_rd_image/rd_addr_reg[9]/Q
                         net (fo=46, routed)          4.120     3.953    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y6          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.281     5.638    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.955    
                         clock uncertainty           -0.214     5.741    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.617     5.124    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 inst_rd_image/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.398ns (8.868%)  route 4.090ns (91.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 5.634 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.500    -0.563    inst_rd_image/clk_out1
    SLICE_X92Y63         FDRE                                         r  inst_rd_image/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.398    -0.165 r  inst_rd_image/rd_addr_reg[8]/Q
                         net (fo=46, routed)          4.090     3.926    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.277     5.634    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.317     5.951    
                         clock uncertainty           -0.214     5.737    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.617     5.120    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.120    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.360ns (26.072%)  route 3.856ns (73.928%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 5.701 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.524    -0.539    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.734     0.195 r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.780     1.975    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.105     2.080 r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.080    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I0_O)      0.178     2.258 r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.258    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X33Y40         MUXF8 (Prop_muxf8_I1_O)      0.079     2.337 r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           2.076     4.413    inst_vga_shift/douta[9]
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.264     4.677 r  inst_vga_shift/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000     4.677    inst_vga_shift/rgb[9]
    SLICE_X104Y64        FDRE                                         r  inst_vga_shift/rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         1.344     5.701    inst_vga_shift/clk_out1
    SLICE_X104Y64        FDRE                                         r  inst_vga_shift/rgb_reg[9]/C
                         clock pessimism              0.317     6.018    
                         clock uncertainty           -0.214     5.805    
    SLICE_X104Y64        FDRE (Setup_fdre_C_D)        0.072     5.877    inst_vga_shift/rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.555%)  route 0.111ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.630    -0.590    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X113Y67        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[1]/Q
                         net (fo=4, routed)           0.111    -0.337    inst_hdmi_trans/inst_encode_chn_g/n1d[1]
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    inst_hdmi_trans/inst_encode_chn_g/q_m_1
    SLICE_X112Y67        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.900    -0.829    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y67        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X112Y67        FDRE (Hold_fdre_C_D)         0.121    -0.456    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_vga_shift/cnt_v_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/vpg_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.687%)  route 0.097ns (34.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.632    -0.588    inst_vga_shift/clk_out1
    SLICE_X110Y64        FDRE                                         r  inst_vga_shift/cnt_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  inst_vga_shift/cnt_v_reg[10]/Q
                         net (fo=40, routed)          0.097    -0.349    inst_vga_shift/cnt_v_reg[10]
    SLICE_X111Y64        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  inst_vga_shift/vpg_vs_i_1/O
                         net (fo=1, routed)           0.000    -0.304    inst_vga_shift/vpg_vs_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/vpg_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.903    -0.826    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/vpg_vs_reg/C
                         clock pessimism              0.252    -0.575    
    SLICE_X111Y64        FDRE (Hold_fdre_C_D)         0.091    -0.484    inst_vga_shift/vpg_vs_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.409%)  route 0.132ns (41.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.631    -0.589    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y64        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[4]/Q
                         net (fo=6, routed)           0.132    -0.315    inst_hdmi_trans/inst_encode_chn_b/p_0_in2_in
    SLICE_X111Y65        LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.270    inst_hdmi_trans/inst_encode_chn_b/q_m_reg[5]_i_1__1_n_0
    SLICE_X111Y65        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.902    -0.827    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y65        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[5]/C
                         clock pessimism              0.276    -0.552    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.091    -0.461    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/din_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.227ns (77.425%)  route 0.066ns (22.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.598    -0.622    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X105Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[1]/Q
                         net (fo=10, routed)          0.066    -0.427    inst_hdmi_trans/inst_encode_chn_r/p_0_in5_in
    SLICE_X105Y71        LUT6 (Prop_lut6_I4_O)        0.099    -0.328 r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    inst_hdmi_trans/inst_encode_chn_r/q_m_1
    SLICE_X105Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.867    -0.862    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X105Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[1]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X105Y71        FDRE (Hold_fdre_C_D)         0.091    -0.531    inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.227ns (77.399%)  route 0.066ns (22.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.632    -0.588    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[1]/Q
                         net (fo=10, routed)          0.066    -0.393    inst_hdmi_trans/inst_encode_chn_b/p_0_in5_in
    SLICE_X111Y63        LUT6 (Prop_lut6_I4_O)        0.099    -0.294 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.294    inst_hdmi_trans/inst_encode_chn_b/q_m_1
    SLICE_X111Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.903    -0.826    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X111Y63        FDRE (Hold_fdre_C_D)         0.091    -0.497    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.192%)  route 0.138ns (39.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.632    -0.588    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y64        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/Q
                         net (fo=19, routed)          0.138    -0.285    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg_n_0_[8]
    SLICE_X112Y66        LUT3 (Prop_lut3_I1_O)        0.045    -0.240 r  inst_hdmi_trans/inst_encode_chn_b/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.240    inst_hdmi_trans/inst_encode_chn_b/dout[8]_i_1__1_n_0
    SLICE_X112Y66        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.901    -0.828    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y66        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[8]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.121    -0.454    inst_hdmi_trans/inst_encode_chn_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.960%)  route 0.140ns (40.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.287    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg_n_0_[5]
    SLICE_X112Y69        LUT5 (Prop_lut5_I4_O)        0.045    -0.242 r  inst_hdmi_trans/inst_encode_chn_g/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.242    inst_hdmi_trans/inst_encode_chn_g/dout[5]_i_1__0_n_0
    SLICE_X112Y69        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898    -0.831    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y69        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/dout_reg[5]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.120    -0.458    inst_hdmi_trans/inst_encode_chn_g/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.945%)  route 0.141ns (43.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.631    -0.589    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y64        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[3]/Q
                         net (fo=11, routed)          0.141    -0.307    inst_hdmi_trans/inst_encode_chn_b/p_0_in3_in
    SLICE_X109Y66        LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.262    inst_hdmi_trans/inst_encode_chn_b/q_m_6
    SLICE_X109Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.898    -0.831    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[6]/C
                         clock pessimism              0.256    -0.576    
    SLICE_X109Y66        FDRE (Hold_fdre_C_D)         0.092    -0.484    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_rd_image/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.403%)  route 0.327ns (66.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.604    -0.616    inst_rd_image/clk_out1
    SLICE_X92Y61         FDRE                                         r  inst_rd_image/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  inst_rd_image/rd_addr_reg[0]/Q
                         net (fo=47, routed)          0.327    -0.125    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y11         RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.914    -0.815    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276    -0.540    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.357    inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (67.989%)  route 0.116ns (32.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.623    -0.597    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X108Y73        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.332    inst_hdmi_trans/inst_encode_chn_r/q_m_reg[2]
    SLICE_X110Y73        LUT5 (Prop_lut5_I4_O)        0.099    -0.233 r  inst_hdmi_trans/inst_encode_chn_r/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    inst_hdmi_trans/inst_encode_chn_r/dout[2]
    SLICE_X110Y73        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=329, routed)         0.893    -0.836    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X110Y73        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[2]/C
                         clock pessimism              0.276    -0.561    
    SLICE_X110Y73        FDCE (Hold_fdce_C_D)         0.092    -0.469    inst_hdmi_trans/inst_encode_chn_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y5      inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y10     inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y7      inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y8      inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y14     inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y11     inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y12     inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y9      inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y15     inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X5Y6      inst_rd_image/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X111Y74    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y61     inst_rd_image/rd_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y64     inst_rd_image/rd_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y64     inst_rd_image/rd_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y64     inst_rd_image/rd_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y64     inst_rd_image/rd_addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y64     inst_rd_image/rd_addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X92Y64     inst_rd_image/rd_addr_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X107Y68    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X109Y64    inst_hdmi_trans/inst_encode_chn_b/din_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y65    inst_vga_shift/cnt_h_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y65    inst_vga_shift/cnt_h_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y65    inst_vga_shift/cnt_h_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y65    inst_vga_shift/cnt_h_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y65    inst_vga_shift/cnt_h_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y65    inst_vga_shift/cnt_h_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X110Y58    inst_vga_shift/flag_y_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X110Y58    inst_vga_shift/flag_y_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X113Y64    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X113Y64    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y17   inst_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



