D:/CodeField/Verilog/Diamond_design/spi_lcd/source/char_ram.v {1 {vlog -work work -stats=none D:/CodeField/Verilog/Diamond_design/spi_lcd/source/char_ram.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module char_ram

Top level modules:
	char_ram

} {} {}} D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v {1 {vlog -work work -stats=none D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
-- Compiling module tb

Top level modules:
	tb

} {} {}}
