-makelib ies_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xbip_utils_v3_0_10 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_reg_fd_v12_0_6 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_6 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_addsub_v3_0_6 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_addsub_v12_0_13 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_gate_bit_v12_0_6 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_counter_v3_0_6 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_counter_binary_v12_0_13 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/src/CT_TIMER/sim/CT_TIMER.vhd" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/c9c6/src/SDDR_CT.vhd" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/c9c6/src/ISERDES_WRAPPER.vhd" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_SDDR_CT_0_0/sim/SDDR_CT_AXI_SDDR_CT_0_0.vhd" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/interrupt_control_v3_1_4 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_gpio_v2_0_21 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_axi_gpio_0_0/sim/SDDR_CT_AXI_axi_gpio_0_0.vhd" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_axi_gpio_0_1/sim/SDDR_CT_AXI_axi_gpio_0_1.vhd" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_CTA_SPLIT_0_0/sim/SDDR_CT_AXI_CTA_SPLIT_0_0.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_4 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_4 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_4 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_fifo_generator_0_0/sim/SDDR_CT_AXI_fifo_generator_0_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_CT_FIFO_R_CT_0_0/sim/SDDR_CT_AXI_CT_FIFO_R_CT_0_0.vhd" \
-endlib
-makelib ies_lib/xlconcat_v2_1_3 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlconcat_0_1/sim/SDDR_CT_AXI_xlconcat_0_1.v" \
-endlib
-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_0_0/sim/SDDR_CT_AXI_util_vector_logic_0_0.v" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_0_1/sim/SDDR_CT_AXI_util_vector_logic_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_ct_capacity_controll_0_0/sim/SDDR_CT_AXI_ct_capacity_controll_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_2_0/sim/SDDR_CT_AXI_util_vector_logic_2_0.v" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_util_vector_logic_3_0/sim/SDDR_CT_AXI_util_vector_logic_3_0.v" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlconcat_1_1/sim/SDDR_CT_AXI_xlconcat_1_1.v" \
-endlib
-makelib ies_lib/xlslice_v1_0_2 \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlslice_0_0/sim/SDDR_CT_AXI_xlslice_0_0.v" \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/ip/SDDR_CT_AXI_xlslice_0_1/sim/SDDR_CT_AXI_xlslice_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../SDDR_CT_AXI.srcs/sources_1/bd/SDDR_CT_AXI/sim/SDDR_CT_AXI.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

