module testbench();

    reg signed [15:0] x;
    wire [31:0] out;
     
    sigmoid s0(x,out);
   
    initial
    begin
   
    x=16'b11111100_00000000;   
    x=16'b11111101_00000000;   
    x=16'b11111110_00000000; 
    x=16'b11111111_00000000;     
          
    x=16'b00000000_00000000;

    x=16'b00000001_00000000;
    x=16'b00000010_00000000;   
    x=16'b00000011_00000000;
    x=16'b00000100_00000000;
    $finish;
    end

endmodule
