#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1985300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1954320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x195b6b0 .functor NOT 1, L_0x19b1580, C4<0>, C4<0>, C4<0>;
L_0x19b1360 .functor XOR 2, L_0x19b1200, L_0x19b12c0, C4<00>, C4<00>;
L_0x19b1470 .functor XOR 2, L_0x19b1360, L_0x19b13d0, C4<00>, C4<00>;
v0x19adc60_0 .net *"_ivl_10", 1 0, L_0x19b13d0;  1 drivers
v0x19add60_0 .net *"_ivl_12", 1 0, L_0x19b1470;  1 drivers
v0x19ade40_0 .net *"_ivl_2", 1 0, L_0x19b1140;  1 drivers
v0x19adf00_0 .net *"_ivl_4", 1 0, L_0x19b1200;  1 drivers
v0x19adfe0_0 .net *"_ivl_6", 1 0, L_0x19b12c0;  1 drivers
v0x19ae110_0 .net *"_ivl_8", 1 0, L_0x19b1360;  1 drivers
v0x19ae1f0_0 .net "a", 0 0, v0x19abb60_0;  1 drivers
v0x19ae290_0 .net "b", 0 0, v0x19abc00_0;  1 drivers
v0x19ae330_0 .net "c", 0 0, v0x19abca0_0;  1 drivers
v0x19ae3d0_0 .var "clk", 0 0;
v0x19ae470_0 .net "d", 0 0, v0x19abde0_0;  1 drivers
v0x19ae510_0 .net "out_pos_dut", 0 0, L_0x19b0fb0;  1 drivers
v0x19ae5b0_0 .net "out_pos_ref", 0 0, L_0x19afbf0;  1 drivers
v0x19ae650_0 .net "out_sop_dut", 0 0, L_0x19b0460;  1 drivers
v0x19ae6f0_0 .net "out_sop_ref", 0 0, L_0x1986810;  1 drivers
v0x19ae790_0 .var/2u "stats1", 223 0;
v0x19ae830_0 .var/2u "strobe", 0 0;
v0x19ae9e0_0 .net "tb_match", 0 0, L_0x19b1580;  1 drivers
v0x19aeab0_0 .net "tb_mismatch", 0 0, L_0x195b6b0;  1 drivers
v0x19aeb50_0 .net "wavedrom_enable", 0 0, v0x19ac0b0_0;  1 drivers
v0x19aec20_0 .net "wavedrom_title", 511 0, v0x19ac150_0;  1 drivers
L_0x19b1140 .concat [ 1 1 0 0], L_0x19afbf0, L_0x1986810;
L_0x19b1200 .concat [ 1 1 0 0], L_0x19afbf0, L_0x1986810;
L_0x19b12c0 .concat [ 1 1 0 0], L_0x19b0fb0, L_0x19b0460;
L_0x19b13d0 .concat [ 1 1 0 0], L_0x19afbf0, L_0x1986810;
L_0x19b1580 .cmp/eeq 2, L_0x19b1140, L_0x19b1470;
S_0x19583e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1954320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x195ba90 .functor AND 1, v0x19abca0_0, v0x19abde0_0, C4<1>, C4<1>;
L_0x195be70 .functor NOT 1, v0x19abb60_0, C4<0>, C4<0>, C4<0>;
L_0x195c250 .functor NOT 1, v0x19abc00_0, C4<0>, C4<0>, C4<0>;
L_0x195c4d0 .functor AND 1, L_0x195be70, L_0x195c250, C4<1>, C4<1>;
L_0x1973240 .functor AND 1, L_0x195c4d0, v0x19abca0_0, C4<1>, C4<1>;
L_0x1986810 .functor OR 1, L_0x195ba90, L_0x1973240, C4<0>, C4<0>;
L_0x19af070 .functor NOT 1, v0x19abc00_0, C4<0>, C4<0>, C4<0>;
L_0x19af0e0 .functor OR 1, L_0x19af070, v0x19abde0_0, C4<0>, C4<0>;
L_0x19af1f0 .functor AND 1, v0x19abca0_0, L_0x19af0e0, C4<1>, C4<1>;
L_0x19af2b0 .functor NOT 1, v0x19abb60_0, C4<0>, C4<0>, C4<0>;
L_0x19af380 .functor OR 1, L_0x19af2b0, v0x19abc00_0, C4<0>, C4<0>;
L_0x19af3f0 .functor AND 1, L_0x19af1f0, L_0x19af380, C4<1>, C4<1>;
L_0x19af570 .functor NOT 1, v0x19abc00_0, C4<0>, C4<0>, C4<0>;
L_0x19af5e0 .functor OR 1, L_0x19af570, v0x19abde0_0, C4<0>, C4<0>;
L_0x19af500 .functor AND 1, v0x19abca0_0, L_0x19af5e0, C4<1>, C4<1>;
L_0x19af770 .functor NOT 1, v0x19abb60_0, C4<0>, C4<0>, C4<0>;
L_0x19af870 .functor OR 1, L_0x19af770, v0x19abde0_0, C4<0>, C4<0>;
L_0x19af930 .functor AND 1, L_0x19af500, L_0x19af870, C4<1>, C4<1>;
L_0x19afae0 .functor XNOR 1, L_0x19af3f0, L_0x19af930, C4<0>, C4<0>;
v0x195afe0_0 .net *"_ivl_0", 0 0, L_0x195ba90;  1 drivers
v0x195b3e0_0 .net *"_ivl_12", 0 0, L_0x19af070;  1 drivers
v0x195b7c0_0 .net *"_ivl_14", 0 0, L_0x19af0e0;  1 drivers
v0x195bba0_0 .net *"_ivl_16", 0 0, L_0x19af1f0;  1 drivers
v0x195bf80_0 .net *"_ivl_18", 0 0, L_0x19af2b0;  1 drivers
v0x195c360_0 .net *"_ivl_2", 0 0, L_0x195be70;  1 drivers
v0x195c5e0_0 .net *"_ivl_20", 0 0, L_0x19af380;  1 drivers
v0x19aa0d0_0 .net *"_ivl_24", 0 0, L_0x19af570;  1 drivers
v0x19aa1b0_0 .net *"_ivl_26", 0 0, L_0x19af5e0;  1 drivers
v0x19aa290_0 .net *"_ivl_28", 0 0, L_0x19af500;  1 drivers
v0x19aa370_0 .net *"_ivl_30", 0 0, L_0x19af770;  1 drivers
v0x19aa450_0 .net *"_ivl_32", 0 0, L_0x19af870;  1 drivers
v0x19aa530_0 .net *"_ivl_36", 0 0, L_0x19afae0;  1 drivers
L_0x7f30f1026018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19aa5f0_0 .net *"_ivl_38", 0 0, L_0x7f30f1026018;  1 drivers
v0x19aa6d0_0 .net *"_ivl_4", 0 0, L_0x195c250;  1 drivers
v0x19aa7b0_0 .net *"_ivl_6", 0 0, L_0x195c4d0;  1 drivers
v0x19aa890_0 .net *"_ivl_8", 0 0, L_0x1973240;  1 drivers
v0x19aa970_0 .net "a", 0 0, v0x19abb60_0;  alias, 1 drivers
v0x19aaa30_0 .net "b", 0 0, v0x19abc00_0;  alias, 1 drivers
v0x19aaaf0_0 .net "c", 0 0, v0x19abca0_0;  alias, 1 drivers
v0x19aabb0_0 .net "d", 0 0, v0x19abde0_0;  alias, 1 drivers
v0x19aac70_0 .net "out_pos", 0 0, L_0x19afbf0;  alias, 1 drivers
v0x19aad30_0 .net "out_sop", 0 0, L_0x1986810;  alias, 1 drivers
v0x19aadf0_0 .net "pos0", 0 0, L_0x19af3f0;  1 drivers
v0x19aaeb0_0 .net "pos1", 0 0, L_0x19af930;  1 drivers
L_0x19afbf0 .functor MUXZ 1, L_0x7f30f1026018, L_0x19af3f0, L_0x19afae0, C4<>;
S_0x19ab030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1954320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19abb60_0 .var "a", 0 0;
v0x19abc00_0 .var "b", 0 0;
v0x19abca0_0 .var "c", 0 0;
v0x19abd40_0 .net "clk", 0 0, v0x19ae3d0_0;  1 drivers
v0x19abde0_0 .var "d", 0 0;
v0x19abed0_0 .var/2u "fail", 0 0;
v0x19abf70_0 .var/2u "fail1", 0 0;
v0x19ac010_0 .net "tb_match", 0 0, L_0x19b1580;  alias, 1 drivers
v0x19ac0b0_0 .var "wavedrom_enable", 0 0;
v0x19ac150_0 .var "wavedrom_title", 511 0;
E_0x1966d40/0 .event negedge, v0x19abd40_0;
E_0x1966d40/1 .event posedge, v0x19abd40_0;
E_0x1966d40 .event/or E_0x1966d40/0, E_0x1966d40/1;
S_0x19ab360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19ab030;
 .timescale -12 -12;
v0x19ab5a0_0 .var/2s "i", 31 0;
E_0x1966be0 .event posedge, v0x19abd40_0;
S_0x19ab6a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19ab030;
 .timescale -12 -12;
v0x19ab8a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19ab980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19ab030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19ac330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1954320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19afda0 .functor AND 1, v0x19abca0_0, v0x19abde0_0, C4<1>, C4<1>;
L_0x19b0050 .functor NOT 1, v0x19abb60_0, C4<0>, C4<0>, C4<0>;
L_0x19b00e0 .functor NOT 1, v0x19abc00_0, C4<0>, C4<0>, C4<0>;
L_0x19b0260 .functor AND 1, L_0x19b0050, L_0x19b00e0, C4<1>, C4<1>;
L_0x19b03a0 .functor AND 1, L_0x19b0260, v0x19abca0_0, C4<1>, C4<1>;
L_0x19b0460 .functor OR 1, L_0x19afda0, L_0x19b03a0, C4<0>, C4<0>;
L_0x19b0600 .functor NOT 1, v0x19abc00_0, C4<0>, C4<0>, C4<0>;
L_0x19b0670 .functor AND 1, v0x19abca0_0, L_0x19b0600, C4<1>, C4<1>;
L_0x19b0780 .functor OR 1, L_0x19b0670, v0x19abde0_0, C4<0>, C4<0>;
L_0x19b0840 .functor NOT 1, v0x19abb60_0, C4<0>, C4<0>, C4<0>;
L_0x19b0a20 .functor OR 1, L_0x19b0840, v0x19abc00_0, C4<0>, C4<0>;
L_0x19b0a90 .functor AND 1, L_0x19b0780, L_0x19b0a20, C4<1>, C4<1>;
L_0x19b0c10 .functor NOT 1, v0x19abb60_0, C4<0>, C4<0>, C4<0>;
L_0x19b0c80 .functor OR 1, L_0x19b0c10, v0x19abde0_0, C4<0>, C4<0>;
L_0x19b0ba0 .functor AND 1, v0x19abca0_0, L_0x19b0c80, C4<1>, C4<1>;
L_0x19b0e10 .functor XNOR 1, L_0x19b0a90, L_0x19b0ba0, C4<0>, C4<0>;
v0x19ac4f0_0 .net *"_ivl_0", 0 0, L_0x19afda0;  1 drivers
v0x19ac5d0_0 .net *"_ivl_12", 0 0, L_0x19b0600;  1 drivers
v0x19ac6b0_0 .net *"_ivl_14", 0 0, L_0x19b0670;  1 drivers
v0x19ac7a0_0 .net *"_ivl_16", 0 0, L_0x19b0780;  1 drivers
v0x19ac880_0 .net *"_ivl_18", 0 0, L_0x19b0840;  1 drivers
v0x19ac9b0_0 .net *"_ivl_2", 0 0, L_0x19b0050;  1 drivers
v0x19aca90_0 .net *"_ivl_20", 0 0, L_0x19b0a20;  1 drivers
v0x19acb70_0 .net *"_ivl_24", 0 0, L_0x19b0c10;  1 drivers
v0x19acc50_0 .net *"_ivl_26", 0 0, L_0x19b0c80;  1 drivers
v0x19acdc0_0 .net *"_ivl_30", 0 0, L_0x19b0e10;  1 drivers
L_0x7f30f1026060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19ace80_0 .net *"_ivl_32", 0 0, L_0x7f30f1026060;  1 drivers
v0x19acf60_0 .net *"_ivl_4", 0 0, L_0x19b00e0;  1 drivers
v0x19ad040_0 .net *"_ivl_6", 0 0, L_0x19b0260;  1 drivers
v0x19ad120_0 .net *"_ivl_8", 0 0, L_0x19b03a0;  1 drivers
v0x19ad200_0 .net "a", 0 0, v0x19abb60_0;  alias, 1 drivers
v0x19ad2a0_0 .net "b", 0 0, v0x19abc00_0;  alias, 1 drivers
v0x19ad390_0 .net "c", 0 0, v0x19abca0_0;  alias, 1 drivers
v0x19ad590_0 .net "d", 0 0, v0x19abde0_0;  alias, 1 drivers
v0x19ad680_0 .net "out_pos", 0 0, L_0x19b0fb0;  alias, 1 drivers
v0x19ad740_0 .net "out_sop", 0 0, L_0x19b0460;  alias, 1 drivers
v0x19ad800_0 .net "pos0", 0 0, L_0x19b0a90;  1 drivers
v0x19ad8c0_0 .net "pos1", 0 0, L_0x19b0ba0;  1 drivers
L_0x19b0fb0 .functor MUXZ 1, L_0x7f30f1026060, L_0x19b0a90, L_0x19b0e10, C4<>;
S_0x19ada40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1954320;
 .timescale -12 -12;
E_0x19509f0 .event anyedge, v0x19ae830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19ae830_0;
    %nor/r;
    %assign/vec4 v0x19ae830_0, 0;
    %wait E_0x19509f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19ab030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19abed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19abf70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19ab030;
T_4 ;
    %wait E_0x1966d40;
    %load/vec4 v0x19ac010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19abed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19ab030;
T_5 ;
    %wait E_0x1966be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %wait E_0x1966be0;
    %load/vec4 v0x19abed0_0;
    %store/vec4 v0x19abf70_0, 0, 1;
    %fork t_1, S_0x19ab360;
    %jmp t_0;
    .scope S_0x19ab360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19ab5a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19ab5a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1966be0;
    %load/vec4 v0x19ab5a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19ab5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19ab5a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19ab030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1966d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19abde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19abc00_0, 0;
    %assign/vec4 v0x19abb60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19abed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19abf70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1954320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ae3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ae830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1954320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19ae3d0_0;
    %inv;
    %store/vec4 v0x19ae3d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1954320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19abd40_0, v0x19aeab0_0, v0x19ae1f0_0, v0x19ae290_0, v0x19ae330_0, v0x19ae470_0, v0x19ae6f0_0, v0x19ae650_0, v0x19ae5b0_0, v0x19ae510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1954320;
T_9 ;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1954320;
T_10 ;
    %wait E_0x1966d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19ae790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
    %load/vec4 v0x19ae9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19ae790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19ae6f0_0;
    %load/vec4 v0x19ae6f0_0;
    %load/vec4 v0x19ae650_0;
    %xor;
    %load/vec4 v0x19ae6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19ae5b0_0;
    %load/vec4 v0x19ae5b0_0;
    %load/vec4 v0x19ae510_0;
    %xor;
    %load/vec4 v0x19ae5b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19ae790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ae790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response24/top_module.sv";
