// Seed: 1476739732
module module_0 (
    id_1
);
  input wire id_1;
  wand id_2;
  assign id_2 = 1;
  wire id_3;
  generate
    wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  =  id_11  ,  id_15  ,  id_16  ;
  endgenerate
  wire id_17;
  wire id_18;
  genvar id_19;
  id_20 :
  assert property (@(id_4 or posedge id_16) id_17)
  else;
endmodule
module module_1;
  supply0 id_1;
  assign id_1 = 1;
  module_0(
      id_1
  );
  assign id_1 = 1;
  wire id_2;
  assign id_1 = 1;
  wire id_3;
endmodule
