INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mlech/lab2/lab2.srcs/sources_1/new/advanced_logic_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module advanced_logic_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mlech/lab2/lab2.srcs/sim_1/new/tb_advanced_logic_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_advanced_logic_module
