
*** Running vivado
    with args -log FPGA_factorial.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_factorial.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FPGA_factorial.tcl -notrace
Command: synth_design -top FPGA_factorial -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 345.949 ; gain = 102.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPGA_factorial' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/FPGA_factorial.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/button_debouncer.v:23]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/button_debouncer.v:23]
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/Top.v:23]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:23]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:52]
WARNING: [Synth 8-567] referenced signal 'GT12' should be on the sensitivity list [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:51]
WARNING: [Synth 8-567] referenced signal 'cnt_out' should be on the sensitivity list [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:51]
WARNING: [Synth 8-567] referenced signal 'GT' should be on the sensitivity list [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:51]
INFO: [Synth 8-256] done synthesizing module 'CU' (3#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-638] synthesizing module 'DP' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/DP.v:23]
	Parameter size bound to: 32 - type: integer 
	Parameter one bound to: 1 - type: integer 
	Parameter zero bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/MUX.v:23]
	Parameter Data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'CNT' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CNT.v:23]
	Parameter data_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (5#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CNT.v:23]
INFO: [Synth 8-638] synthesizing module 'CMP' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CMP.v:23]
	Parameter datain_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CMP' (6#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/mult.v:23]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mult' (7#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/mult.v:23]
INFO: [Synth 8-638] synthesizing module 'REG' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/REG.v:23]
	Parameter Data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG' (8#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/REG.v:23]
INFO: [Synth 8-256] done synthesizing module 'DP' (9#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/DP.v:23]
INFO: [Synth 8-256] done synthesizing module 'Top' (10#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'bin2bcd32' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/bin2bcd32.v:23]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd32' (11#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/bin2bcd32.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/bcd_to_7seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (12#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/bcd_to_7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/led_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/led_mux.v:32]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (13#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/led_mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'FPGA_factorial' (14#1) [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/FPGA_factorial.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 397.516 ; gain = 153.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 397.516 ; gain = 153.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/constrs_1/new/factorial_constraints.xdc]
Finished Parsing XDC File [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/constrs_1/new/factorial_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/constrs_1/new/factorial_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_factorial_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_factorial_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 743.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 743.285 ; gain = 499.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 743.285 ; gain = 499.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 743.285 ; gain = 499.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "Load_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Load_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CNT.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                             0000
                      S1 |                              001 |                             0001
                      S2 |                              010 |                             0010
                      S6 |                              011 |                             0110
                      S3 |                              100 |                             0011
                      S4 |                              101 |                             0100
                      S5 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 743.285 ; gain = 499.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Multipliers : 
	                 4x32  Multipliers := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK/count_reg was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/clk_gen.v:32]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/clk_gen.v:34]
INFO: [Synth 8-5545] ROM "CLK/count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MCLK/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element factorial/dp/cnt/Q_reg was removed.  [C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CNT.v:31]
DSP Report: Generating DSP factorial/dp/multiplier/z0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: register A is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: operator factorial/dp/multiplier/z0 is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: operator factorial/dp/multiplier/z0 is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: Generating DSP factorial/dp/multiplier/z0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: register A is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: operator factorial/dp/multiplier/z0 is absorbed into DSP factorial/dp/multiplier/z0.
DSP Report: operator factorial/dp/multiplier/z0 is absorbed into DSP factorial/dp/multiplier/z0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:31 . Memory (MB): peak = 743.285 ; gain = 499.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPGA_factorial | A2*B2            | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPGA_factorial | (PCIN>>17)+A2*B2 | 16     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:23 ; elapsed = 00:04:44 . Memory (MB): peak = 859.305 ; gain = 615.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:25 ; elapsed = 00:04:46 . Memory (MB): peak = 863.332 ; gain = 619.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:34 ; elapsed = 00:04:56 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:40 ; elapsed = 00:05:03 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:05:03 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:42 ; elapsed = 00:05:04 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:48 ; elapsed = 00:05:10 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:48 ; elapsed = 00:05:10 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:48 ; elapsed = 00:05:10 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   569|
|3     |DSP48E1 |     2|
|4     |LUT1    |    16|
|5     |LUT2    |   164|
|6     |LUT3    |   394|
|7     |LUT4    |   845|
|8     |LUT5    |  1106|
|9     |LUT6    |  1440|
|10    |MUXF7   |     7|
|11    |FDRE    |    92|
|12    |LD      |     3|
|13    |IBUF    |     8|
|14    |OBUF    |    18|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |  4666|
|2     |  CLK            |clk_gen          |    56|
|3     |  LED            |led_mux          |    28|
|4     |  MCLK           |button_debouncer |    20|
|5     |  convert        |bin2bcd32        |  1888|
|6     |  factorial      |Top              |  2246|
|7     |    cu           |CU               |  1680|
|8     |    dp           |DP               |   566|
|9     |      cnt        |CNT              |     8|
|10    |      m1         |MUX              |    31|
|11    |      multiplier |mult             |     2|
|12    |      reggie     |REG              |   525|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:48 ; elapsed = 00:05:10 . Memory (MB): peak = 1009.164 ; gain = 765.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:04:33 . Memory (MB): peak = 1009.164 ; gain = 419.465
Synthesis Optimization Complete : Time (s): cpu = 00:04:49 ; elapsed = 00:05:11 . Memory (MB): peak = 1009.164 ; gain = 765.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:02 ; elapsed = 00:05:29 . Memory (MB): peak = 1009.164 ; gain = 778.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/Luke/Desktop/Xilinx/factorial/factorial.runs/synth_1/FPGA_factorial.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.164 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FPGA_factorial_utilization_synth.rpt -pb FPGA_factorial_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1009.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 11 16:33:56 2018...
