<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_usb_20_eusb2_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_usb_20_eusb2_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_usb_20_eusb2_if')">svt_usb_20_eusb2_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.78</td>
<td class="s4 cl rt"><a href="mod2850.html#Line" > 42.96</a></td>
<td class="s2 cl rt"><a href="mod2850.html#Cond" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2850.html#Branch" > 18.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_eusb2_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_eusb2_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2850.html#inst_tag_255437"  onclick="showContent('inst_tag_255437')">config_ss_tb.config_ss_env_intf.usb_serial_if.usb_20_eusb2_if</a></td>
<td class="s2 cl rt"> 28.78</td>
<td class="s4 cl rt"><a href="mod2850.html#Line" > 42.96</a></td>
<td class="s2 cl rt"><a href="mod2850.html#Cond" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2850.html#Branch" > 18.37</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_svt_usb_20_eusb2_if'>
<hr>
<a name="inst_tag_255437"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_255437" >config_ss_tb.config_ss_env_intf.usb_serial_if.usb_20_eusb2_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.78</td>
<td class="s4 cl rt"><a href="mod2850.html#Line" > 42.96</a></td>
<td class="s2 cl rt"><a href="mod2850.html#Cond" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2850.html#Branch" > 18.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.78</td>
<td class="s4 cl rt"> 42.96</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.37</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_usb_20_eusb2_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2850.html" >svt_usb_20_eusb2_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>135</td><td>58</td><td>42.96</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>230</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>96</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>106</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>121</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>132</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>149</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>156</td><td>21</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>210</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>220</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">INITIAL</td><td>239</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>248</td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>281</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>289</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>302</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>307</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>316</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>326</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>340</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>345</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>355</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>369</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>379</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>389</td><td>4</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
229                       always @(edp or edm) begin
230        1/1              $sformat(edp_drive_strength,&quot;%v&quot;,edp);
231        1/1              $sformat(edm_drive_strength,&quot;%v&quot;,edm);
</pre>
<pre class="code"><br clear=all>
  FILE: /nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_eusb2_if_shared.svi
96         1/1              dut_hs_termination_reg = 1;  // Assume DUT HS termination in place
97         1/1              vip_hs_termination_reg = 0;  // Assume VIP HS termination not in place
98         2/2              #1;
99         1/1              if (vbus !== 1'b1) begin
100        1/1                dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
101                         end
                   <font color = "red">==>  MISSING_ELSE</font>
102                       end
103                     
104                       // Sample changes on the DUT termination signal
105                       always @ (dut_hs_termination or vbus) begin
106        1/1              if (dut_hs_termination === 1'b0) begin
107        <font color = "red">0/1     ==>        dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB</font>
108        1/1              end else if (vbus !== 1'b1) begin
109        1/1                dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
110                         end else begin
111        <font color = "red">0/1     ==>        dut_hs_termination_reg = 1;  // DUT HS termination in place</font>
112                         end
113                       end
114                     
115                       //-----------------------------------------------------------------------
116                       // Additions for VBUS
117                       //-----------------------------------------------------------------------
118                     
119                       // Initialize VBUS drive off
120                       initial begin
121        1/1              vbus_reg = 1'bz;  // Assume VIP not started
122        1/1              eusbtx_dp = 1'bz;
123        1/1              eusbtx_dm = 1'bz;
124                       end
125                     
126                       //-----------------------------------------------------------------------
127                       // Additions for Clock_Recovery
128                       //-----------------------------------------------------------------------
129                     
130                       // Initialize all registers
131                       initial begin
132        1/1              data_phase_0    = 1'b0;
133        1/1              data_phase_1    = 1'b0;
134        1/1              data_phase_2    = 1'b0;
135        1/1              data_phase_3    = 1'b0;
136        1/1              dpdm_phase_0    = 1'b0;
137        1/1              int_se0         = 1'b0;
138        1/1              extract_clk_reg = 1'b0;
139        1/1              feed_back       = 1'b0;
140        1/1              pll_clk         = 1'b0;
141        1/1              pll_rec_clk     = 1'b0;
142        1/1              pll_reset       = 1'b1;
143        1/1              pll_sync_clk    = 1'b0;
144        1/1              saw_sync_clk    = 1'b0;
145                       end
146                     
147                       // Reset the DPLL at startup
148                       initial begin
149        <font color = "red">1/2     ==>      @(posedge clk);</font>
150        <font color = "red">0/2     ==>      @(posedge clk);</font>
151        <font color = "red">0/1     ==>      pll_reset = 0;</font>
152                       end
153                     
154                       // Code to generate the initial recovered clock edge during the first SYNC bit
155                       always @ (posedge clk4x) begin
156        <font color = "red">0/1     ==>      if ((vip_transmit === 1'b0) &amp;&amp; ((!active_driver &amp;&amp; fs_preamble_passive === 1'b0) || (active_driver &amp;&amp; fs_preamble === 1'b0))) begin</font>
157        <font color = "red">0/1     ==>        if (data_in !== data_phase_0) begin</font>
158        <font color = "red">0/1     ==>          saw_sync_clk &lt;= 1'b0;</font>
159        <font color = "red">0/1     ==>          pll_sync_clk &lt;= 1'b0;</font>
160                           end
161                           else begin
162        <font color = "red">0/1     ==>          if ((data_phase_0 !== data_phase_1) &amp;&amp; (pll_rec_clk === 1'b1)) begin</font>
163        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b1;</font>
164                             end
165        <font color = "red">0/1     ==>          else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk === 1'b1)) begin</font>
166        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b1;</font>
167                             end
168        <font color = "red">0/1     ==>          else if ((data_phase_2 !== data_phase_3) &amp;&amp; (pll_rec_clk === 1'b1)) begin</font>
169        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b1;</font>
170                             end
                   <font color = "red">==>  MISSING_ELSE</font>
171                     
172        <font color = "red">0/1     ==>          if ((ls_to_fs_sync_2 === 1'b1)) begin</font>
173                               // Force reasonable clock change over from FS to LS
174        <font color = "red">0/1     ==>            if ((ls_to_fs_phase_0 === 1'b0)) begin</font>
175        <font color = "red">0/1     ==>              pll_sync_clk &lt;= 1'b1;</font>
176        <font color = "red">0/1     ==>              saw_sync_clk &lt;= 1'b1;</font>
177                               end else begin
178        <font color = "red">0/1     ==>              pll_sync_clk &lt;= 1'b0;</font>
179        <font color = "red">0/1     ==>              saw_sync_clk &lt;= 1'b0;</font>
180                               end
181                             end
182        <font color = "red">0/1     ==>          else if ((data_phase_1 !== data_phase_2) &amp;&amp; (pll_rec_clk !== 1'b1)) begin</font>
183        <font color = "red">0/1     ==>            pll_sync_clk &lt;= ~saw_sync_clk;</font>
184        <font color = "red">0/1     ==>            saw_sync_clk &lt;= 1'b0;</font>
185                             end
186                             else begin
187        <font color = "red">0/1     ==>            pll_sync_clk &lt;= 1'b0;</font>
188                             end
189                     
190                           end
191                         end
192                         else begin
193        <font color = "red">0/1     ==>        pll_sync_clk &lt;= 1'b0;</font>
194                         end
195                       end
196                     
197                       // Generation of control signals
198                       always @ (posedge clk4x) begin
199        <font color = "red">0/1     ==>      data_phase_0 &lt;= data_in;</font>
200        <font color = "red">0/1     ==>      data_phase_1 &lt;= data_phase_0;</font>
201        <font color = "red">0/1     ==>      data_phase_2 &lt;= data_phase_1;</font>
202        <font color = "red">0/1     ==>      data_phase_3 &lt;= data_phase_2;</font>
203        <font color = "red">0/1     ==>      dpdm_phase_0 &lt;= se0_detect;</font>
204        <font color = "red">0/1     ==>      int_se0 &lt;= dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect);</font>
205        <font color = "red">0/1     ==>      extract_clk_reg &lt;= phase_det &amp; phase_rst;</font>
206                       end
207                     
208                       // Generation of feedback
209                       always @ (posedge clk4x) begin
210        <font color = "red">0/1     ==>      if (pll_reset) begin</font>
211        <font color = "red">0/1     ==>        feed_back &lt;= 1'b1;</font>
212                         end
213                         else begin
214        <font color = "red">0/1     ==>        feed_back &lt;= (!feed_back) &amp; phase_rst;</font>
215                         end
216                       end
217                     
218                       // Generation of clock
219                       always @ (posedge clk4x) begin
220        <font color = "red">0/1     ==>      if (pll_reset) begin</font>
221        <font color = "red">0/1     ==>        pll_clk &lt;= 1'b1;</font>
222                         end
223                         else begin
224        <font color = "red">0/1     ==>        pll_clk &lt;= phase_det &amp; phase_rst;</font>
225                         end
226                       end
227                     
228                       // Generation of recovered clock
229                       always @ (posedge clk4x) begin
230        <font color = "red">0/1     ==>      if (pll_reset) begin</font>
231        <font color = "red">0/1     ==>        pll_rec_clk &lt;= 1'b0;</font>
232                         end
233                         else begin
234        <font color = "red">0/1     ==>        pll_rec_clk &lt;= extract_clk;</font>
235                         end
236                       end
237                     
238                       // Initialize all registers
239                       initial begin
240                       end
241                     
242                       //-------------------------------------------------------------------------
243                       // Additions for LS_Peripheral, Clock_Recovery and LS_on_FS
244                       //-------------------------------------------------------------------------
245                     
246                       // Initialize all registers
247                       initial begin
248        1/1              hs_to_fs_phase_0 = 0;
249        1/1              hs_to_fs_phase_1 = 0;
250        1/1              hs_to_fs_phase_2 = 0;
251        1/1              hs_to_fs_phase_3 = 0;
252        1/1              ls_to_fs_phase_0 = 0;
253        1/1              ls_to_fs_phase_1 = 0;
254        1/1              ls_to_fs_phase_2 = 0;
255        1/1              ls_to_fs_phase_3 = 0;
256                     
257        1/1              clk4x_240Mhz = 0;
258        1/1              clk4x_120Mhz = 0;
259        1/1              clk4x_48Mhz = 0;
260        1/1              clk4x_24Mhz = 0;
261        1/1              clk4x_12Mhz = 0;
262        1/1              clk4x_6Mhz = 0;
263        1/1              clk4x_3Mhz = 0;
264        1/1              clk4x_1_5Mhz = 0;
265        1/1              clk4x_12Mhz_counter = 5;  // Divide by 10;  clk4x_120Mhz =&gt; clk4x_12Mhz
266                     
267        1/1              clk1x_480Mhz = 0;
268        1/1              clk1x_12Mhz = 0;
269        1/1              clk1x_1_5Mhz = 0;
270        1/1              clk1x_480Mhz_counter = 2;  // Divide by  4;  clk4x_480Mhz =&gt; clk1x_480Mhz
271        1/1              clk1x_12Mhz_counter = 20;  // Divide by 40;  clk1x_480Mhz =&gt; clk1x_12Mhz
272        1/1              clk1x_1_5Mhz_counter = 4;  // Divide by  8;  clk1x_12Mhz  =&gt; clk1x_1_5Mhz
273                       end
274                     
275                       //-------------------------------------------------------------------------
276                       // Generates speed changes synchronization signals for the 4x clocks 
277                       //-------------------------------------------------------------------------
278                     
279                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a HS/FS speed change
280                       always @ (posedge clk4x_480Mhz) begin
281        <font color = "red">0/1     ==>      hs_to_fs_phase_0 &lt;= (HS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;</font>
282        <font color = "red">0/1     ==>      hs_to_fs_phase_1 &lt;= hs_to_fs_phase_0;</font>
283        <font color = "red">0/1     ==>      hs_to_fs_phase_2 &lt;= hs_to_fs_phase_1;</font>
284        <font color = "red">0/1     ==>      hs_to_fs_phase_3 &lt;= hs_to_fs_phase_2;</font>
285                       end
286                     
287                       // Phase signals used to &quot;cleanup&quot; clocking transitions during a FS/LS speed change
288                       always @ (posedge clk4x_12Mhz) begin
289        <font color = "red">0/1     ==>      ls_to_fs_phase_0 &lt;= (LS_speed_enabled === 1'b1) ? 1'b1 : 1'b0;</font>
290        <font color = "red">0/1     ==>      ls_to_fs_phase_1 &lt;= ls_to_fs_phase_0;</font>
291        <font color = "red">0/1     ==>      ls_to_fs_phase_2 &lt;= ls_to_fs_phase_1;</font>
292        <font color = "red">0/1     ==>      ls_to_fs_phase_3 &lt;= ls_to_fs_phase_2;</font>
293                       end
294                     
295                       //-------------------------------------------------------------------------
296                       // Generates 4x clocks for clock recovery enabled mode
297                       //-------------------------------------------------------------------------
298                     
299                       // Generate a 4x HS 480Mhz clock for clock recovery enabled mode
300                       //-------------------------------------------------------------------------
301                       always @ (clk) begin
302        <font color = "red">0/1     ==>     clk4x_480Mhz = clk;</font>
303                       end
304                     
305                       // Synchronized divide by 2 of clk4x_480Mhz 
306                       always @ (posedge clk4x_480Mhz) begin
307        <font color = "red">0/1     ==>      if (hs_to_fs_sync_2) begin</font>
308        <font color = "red">0/1     ==>        clk4x_240Mhz = 1;</font>
309                         end else begin
310        <font color = "red">0/1     ==>        clk4x_240Mhz = ~clk4x_240Mhz;</font>
311                         end
312                       end
313                     
314                       // Synchronized divide by 4 of clk4x_480Mhz 
315                       always @ (posedge clk4x_240Mhz) begin
316        <font color = "red">0/1     ==>      if (hs_to_fs_sync_4) begin</font>
317        <font color = "red">0/1     ==>        clk4x_120Mhz = 1;</font>
318                         end else begin
319        <font color = "red">0/1     ==>        clk4x_120Mhz = ~clk4x_120Mhz;</font>
320                         end
321                       end
322                     
323                       // Generate a 4x FS 12Mhz clock for clock recovery enabled mode
324                       //-------------------------------------------------------------------------
325                       always @ (posedge clk4x_120Mhz or hs_to_fs_sync_2) begin
326        1/1              if (hs_to_fs_sync_2) begin
327        <font color = "red">0/1     ==>        clk4x_12Mhz = 1;</font>
328        <font color = "red">0/1     ==>        clk4x_12Mhz_counter = 5;</font>
329                         end else begin
330        1/1                clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
331        1/1                if (clk4x_12Mhz_counter == 0) begin
332        <font color = "red">0/1     ==>          clk4x_12Mhz = ~clk4x_12Mhz;</font>
333        <font color = "red">0/1     ==>          clk4x_12Mhz_counter = 5;</font>
334                           end
                        MISSING_ELSE
335                         end
336                       end
337                     
338                       // Synchronized divide by 2 of clk4x_12Mhz 
339                       always @ (posedge clk4x_12Mhz) begin
340        <font color = "red">0/1     ==>      clk4x_6Mhz = ~clk4x_6Mhz;</font>
341                       end
342                     
343                       // Synchronized divide by 4 of clk4x_12Mhz
344                       always @ (posedge clk4x_6Mhz or posedge ls_to_fs_sync_2) begin
345        1/1              if (ls_to_fs_sync_2) begin
346        1/1                clk4x_3Mhz = 0;
347                         end else begin
348        <font color = "red">0/1     ==>        clk4x_3Mhz = ~clk4x_3Mhz;</font>
349                         end
350                       end
351                     
352                       // Generate a 4x LS 1.5Mhz clock for clock recovery enabled mode
353                       //-------------------------------------------------------------------------
354                       always @ (posedge clk4x_3Mhz or posedge ls_to_fs_sync_4) begin
355        1/1              if (ls_to_fs_sync_4) begin
356        1/1                clk4x_1_5Mhz = 0;
357                         end else begin
358        <font color = "red">0/1     ==>        clk4x_1_5Mhz = ~clk4x_1_5Mhz;</font>
359                         end
360                       end
361                     
362                       //-------------------------------------------------------------------------
363                       // Generates 1x clocks for clock recovery disabled mode
364                       //-------------------------------------------------------------------------
365                     
366                       // Generate a 1x HS 480Mhz clock for clock recovery disabled mode
367                       //-------------------------------------------------------------------------
368                       always @ (posedge clk4x_480Mhz) begin
369        <font color = "red">0/1     ==>      clk1x_480Mhz_counter = clk1x_480Mhz_counter - 1;</font>
370        <font color = "red">0/1     ==>      if (clk1x_480Mhz_counter == 0) begin</font>
371        <font color = "red">0/1     ==>        clk1x_480Mhz = ~clk1x_480Mhz;</font>
372        <font color = "red">0/1     ==>        clk1x_480Mhz_counter = 2;</font>
373                         end
                   <font color = "red">==>  MISSING_ELSE</font>
374                       end
375                     
376                       // Generate a 1x FS 12Mhz clock for clock recovery disabled mode
377                       //-------------------------------------------------------------------------
378                       always @ (posedge clk1x_480Mhz) begin
379        <font color = "red">0/1     ==>      clk1x_12Mhz_counter = clk1x_12Mhz_counter - 1;</font>
380        <font color = "red">0/1     ==>      if (clk1x_12Mhz_counter == 0) begin</font>
381        <font color = "red">0/1     ==>        clk1x_12Mhz = ~clk1x_12Mhz;</font>
382        <font color = "red">0/1     ==>        clk1x_12Mhz_counter = 20;</font>
383                         end
                   <font color = "red">==>  MISSING_ELSE</font>
384                       end
385                     
386                       // Generate a 1x LS 1.5Mhz clock for clock recovery disabled mode
387                       //-------------------------------------------------------------------------
388                       always @ (posedge clk1x_12Mhz) begin
389        <font color = "red">0/1     ==>      clk1x_1_5Mhz_counter = clk1x_1_5Mhz_counter - 1;</font>
390        <font color = "red">0/1     ==>      if (clk1x_1_5Mhz_counter == 0) begin</font>
391        <font color = "red">0/1     ==>        clk1x_1_5Mhz = ~clk1x_1_5Mhz;</font>
392        <font color = "red">0/1     ==>        clk1x_1_5Mhz_counter = 4;</font>
393                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2850.html" >svt_usb_20_eusb2_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>32</td><td>8</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>32</td><td>8</td><td>25.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION 
 Number  Term
      1  ((!active_driver)) ? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)) : ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1))
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION ((fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1)
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION ((xcvr_select[1] === 1'b0) ? 1'b0 : ((fs_preamble === 1'b1) ? 1'b0 : 1'b1))
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION ((fs_preamble === 1'b1) ? 1'b0 : 1'b1)
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68
 EXPRESSION (LS_speed_enabled ? clk4x_1_5Mhz : (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68
 SUB-EXPRESSION (HS_speed_enabled ? clk4x_480Mhz : clk4x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72
 EXPRESSION (generate_clk1x ? (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)) : clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72
 SUB-EXPRESSION (LS_speed_enabled ? clk1x_1_5Mhz : (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72
 SUB-EXPRESSION (HS_speed_enabled ? clk1x_480Mhz : clk1x_12Mhz)
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76
 EXPRESSION (((!active_driver)) ? ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0) : ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76
 SUB-EXPRESSION ((xcvr_select_passive[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       76
 SUB-EXPRESSION ((xcvr_select[1:0] === 2'b0) ? 1'b1 : 1'b0)
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       204
 EXPRESSION (dpdm_phase_0 &amp;&amp; (int_se0 || se0_detect))
             ------1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       204
 SUB-EXPRESSION (int_se0 || se0_detect)
                 ---1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2850.html" >svt_usb_20_eusb2_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">9</td>
<td class="rt">18.37 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">210</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">220</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">230</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">307</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">316</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">345</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">355</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">370</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">380</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">390</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65           assign LS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1] === 1'b0) ? 1'b0 : (fs_preamble_passive === 1'b1) ? 1'b0 : 1'b1 ) : (xcvr_select[1] === 1'b0) ? 1'b0 : (fs_preamble === 1'b1) ? 1'b0 : 1'b1;

ID         LINE       
-1-        65         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68           assign clk4x = (LS_speed_enabled) ? clk4x_1_5Mhz :
                                               <font color = "red">-1-</font>  
                                               <font color = "green">==></font>  
69                          (HS_speed_enabled) ? clk4x_480Mhz : clk4x_12Mhz;
                                               <font color = "red">-2-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72           assign clk1x = generate_clk1x ? ((LS_speed_enabled) ? clk1x_1_5Mhz :
                                           <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                                                 <font color = "green">==></font>  
                                           <font color = "red">==></font>                      
73                           (HS_speed_enabled) ? clk1x_480Mhz : clk1x_12Mhz) : clk ;
                                                <font color = "red">-3-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76           assign HS_speed_enabled = (!active_driver)? ((xcvr_select_passive[1:0] === 2'b00) ? 1'b1 : 1'b0) : (xcvr_select[1:0] === 2'b00) ? 1'b1 : 1'b0;

ID         LINE       
-1-        76         (!active_driver)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99             if (vbus !== 1'b1) begin
               <font color = "red">-1-</font>  
100              dut_hs_termination_reg = 0;  // Assume no DUT HS termination when VBUS is absent
           <font color = "green">      ==></font>
101            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (dut_hs_termination === 1'b0) begin
               <font color = "red">-1-</font>  
107              dut_hs_termination_reg = 0;  // No DUT HS termination - signaled by TB
           <font color = "red">      ==></font>
108            end else if (vbus !== 1'b1) begin
                        <font color = "red">-2-</font>  
109              dut_hs_termination_reg = 0;  // No DUT HS termination - VBUS is absent
           <font color = "green">      ==></font>
110            end else begin
111              dut_hs_termination_reg = 1;  // DUT HS termination in place
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156            if ((vip_transmit === 1'b0) && ((!active_driver && fs_preamble_passive === 1'b0) || (active_driver && fs_preamble === 1'b0))) begin
               <font color = "red">-1-</font>  
157              if (data_in !== data_phase_0) begin
                 <font color = "red">-2-</font>  
158                saw_sync_clk <= 1'b0;
           <font color = "red">        ==></font>
159                pll_sync_clk <= 1'b0;
160              end
161              else begin
162                if ((data_phase_0 !== data_phase_1) && (pll_rec_clk === 1'b1)) begin
                   <font color = "red">-3-</font>  
163                  saw_sync_clk <= 1'b1;
           <font color = "red">          ==></font>
164                end
165                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk === 1'b1)) begin
                        <font color = "red">-4-</font>  
166                  saw_sync_clk <= 1'b1;
           <font color = "red">          ==></font>
167                end
168                else if ((data_phase_2 !== data_phase_3) && (pll_rec_clk === 1'b1)) begin
                        <font color = "red">-5-</font>  
169                  saw_sync_clk <= 1'b1;
           <font color = "red">          ==></font>
170                end
                   MISSING_ELSE
           <font color = "red">        ==></font>
171        
172                if ((ls_to_fs_sync_2 === 1'b1)) begin
                   <font color = "red">-6-</font>  
173                  // Force reasonable clock change over from FS to LS
174                  if ((ls_to_fs_phase_0 === 1'b0)) begin
                     <font color = "red">-7-</font>  
175                    pll_sync_clk <= 1'b1;
           <font color = "red">            ==></font>
176                    saw_sync_clk <= 1'b1;
177                  end else begin
178                    pll_sync_clk <= 1'b0;
           <font color = "red">            ==></font>
179                    saw_sync_clk <= 1'b0;
180                  end
181                end
182                else if ((data_phase_1 !== data_phase_2) && (pll_rec_clk !== 1'b1)) begin
                        <font color = "red">-8-</font>  
183                  pll_sync_clk <= ~saw_sync_clk;
           <font color = "red">          ==></font>
184                  saw_sync_clk <= 1'b0;
185                end
186                else begin
187                  pll_sync_clk <= 1'b0;
           <font color = "red">          ==></font>
188                end
189        
190              end
191            end
192            else begin
193              pll_sync_clk <= 1'b0;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
210            if (pll_reset) begin
               <font color = "red">-1-</font>  
211              feed_back <= 1'b1;
           <font color = "red">      ==></font>
212            end
213            else begin
214              feed_back <= (!feed_back) & phase_rst;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
220            if (pll_reset) begin
               <font color = "red">-1-</font>  
221              pll_clk <= 1'b1;
           <font color = "red">      ==></font>
222            end
223            else begin
224              pll_clk <= phase_det & phase_rst;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
230            if (pll_reset) begin
               <font color = "red">-1-</font>  
231              pll_rec_clk <= 1'b0;
           <font color = "red">      ==></font>
232            end
233            else begin
234              pll_rec_clk <= extract_clk;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
307            if (hs_to_fs_sync_2) begin
               <font color = "red">-1-</font>  
308              clk4x_240Mhz = 1;
           <font color = "red">      ==></font>
309            end else begin
310              clk4x_240Mhz = ~clk4x_240Mhz;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
316            if (hs_to_fs_sync_4) begin
               <font color = "red">-1-</font>  
317              clk4x_120Mhz = 1;
           <font color = "red">      ==></font>
318            end else begin
319              clk4x_120Mhz = ~clk4x_120Mhz;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
326            if (hs_to_fs_sync_2) begin
               <font color = "red">-1-</font>  
327              clk4x_12Mhz = 1;
           <font color = "red">      ==></font>
328              clk4x_12Mhz_counter = 5;
329            end else begin
330              clk4x_12Mhz_counter = clk4x_12Mhz_counter - 1;
331              if (clk4x_12Mhz_counter == 0) begin
                 <font color = "red">-2-</font>  
332                clk4x_12Mhz = ~clk4x_12Mhz;
           <font color = "red">        ==></font>
333                clk4x_12Mhz_counter = 5;
334              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
345            if (ls_to_fs_sync_2) begin
               <font color = "red">-1-</font>  
346              clk4x_3Mhz = 0;
           <font color = "green">      ==></font>
347            end else begin
348              clk4x_3Mhz = ~clk4x_3Mhz;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
355            if (ls_to_fs_sync_4) begin
               <font color = "red">-1-</font>  
356              clk4x_1_5Mhz = 0;
           <font color = "green">      ==></font>
357            end else begin
358              clk4x_1_5Mhz = ~clk4x_1_5Mhz;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
370            if (clk1x_480Mhz_counter == 0) begin
               <font color = "red">-1-</font>  
371              clk1x_480Mhz = ~clk1x_480Mhz;
           <font color = "red">      ==></font>
372              clk1x_480Mhz_counter = 2;
373            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
380            if (clk1x_12Mhz_counter == 0) begin
               <font color = "red">-1-</font>  
381              clk1x_12Mhz = ~clk1x_12Mhz;
           <font color = "red">      ==></font>
382              clk1x_12Mhz_counter = 20;
383            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
390            if (clk1x_1_5Mhz_counter == 0) begin
               <font color = "red">-1-</font>  
391              clk1x_1_5Mhz = ~clk1x_1_5Mhz;
           <font color = "red">      ==></font>
392              clk1x_1_5Mhz_counter = 4;
393            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_255437">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_usb_20_eusb2_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
