Vivado Simulator 2018.3
Time resolution is 1 ps
------ Starting Simulation ------
Time=0 | rst_n=1 A=0 B=0 | out=000 | internal_state=xxx
Time=5000 -> Asserting Reset (rst_n = 0)
Time=5000 | rst_n=0 A=0 B=0 | out=001 | internal_state=000
Time=25000 -> De-asserting Reset (rst_n = 1)
Time=25000 -> FSM should be transitioning to STATE_1
Time=25000 | rst_n=1 A=0 B=0 | out=001 | internal_state=001
Time=35000 -> Testing STATE_1 (A=1, B=0), should stay in STATE_1
Time=35000 | rst_n=1 A=1 B=0 | out=001 | internal_state=001
Time=45000 -> Testing STATE_1 (A=1, B=1), should transition to STATE_2
Time=45000 | rst_n=1 A=1 B=1 | out=010 | internal_state=001
Time=55000 -> Testing STATE_2 (A=0), should stay in STATE_2
Time=55000 | rst_n=1 A=0 B=1 | out=010 | internal_state=010
Time=65000 -> Testing STATE_2 (A=1), should transition to STATE_3
Time=65000 | rst_n=1 A=1 B=1 | out=011 | internal_state=010
Time=75000 -> Testing STATE_3 (A=1, B=0), should stay in STATE_3
Time=75000 | rst_n=1 A=1 B=0 | out=011 | internal_state=011
Time=85000 -> Testing STATE_3 (A=1, B=1), should transition to STATE_4
Time=85000 | rst_n=1 A=1 B=1 | out=100 | internal_state=011
Time=95000 -> Testing STATE_4 (A=0, B=0), should stay in STATE_4
Time=95000 | rst_n=1 A=0 B=0 | out=100 | internal_state=100
Time=105000 -> Testing STATE_4 (A=1, B=1), should stay in STATE_4
Time=105000 | rst_n=1 A=1 B=1 | out=100 | internal_state=100
------ Simulation Finished ------
$finish called at time : 125 ns : File "C:/Users/ZLL/Desktop/fpga-24su/fsm/fsm.srcs/sim_1/new/tb_fsm.v" Line 108
