

================================================================
== Vitis HLS Report for 'add_clamp_exp_ap_fixed_16_4_4_0_0_ap_fixed_16_4_4_0_0_config3_s'
================================================================
* Date:           Tue Jan 28 17:11:39 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.150 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%k_sq_05_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_29_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 3 'read' 'k_sq_05_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_sq_05_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_28_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 4 'read' 'k_sq_05_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_sq_05_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_27_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 5 'read' 'k_sq_05_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_sq_05_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_26_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 6 'read' 'k_sq_05_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_sq_05_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_25_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 7 'read' 'k_sq_05_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_sq_05_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_24_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 8 'read' 'k_sq_05_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_sq_05_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_23_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 9 'read' 'k_sq_05_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_sq_05_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_22_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 10 'read' 'k_sq_05_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_sq_05_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_21_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 11 'read' 'k_sq_05_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_sq_05_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_20_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 12 'read' 'k_sq_05_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_sq_05_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_19_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 13 'read' 'k_sq_05_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_sq_05_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_18_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 14 'read' 'k_sq_05_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_sq_05_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_17_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 15 'read' 'k_sq_05_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_sq_05_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_16_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 16 'read' 'k_sq_05_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_sq_05_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_15_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 17 'read' 'k_sq_05_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_sq_05_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_14_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 18 'read' 'k_sq_05_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k_sq_05_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_13_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 19 'read' 'k_sq_05_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_sq_05_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_12_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 20 'read' 'k_sq_05_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_sq_05_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_11_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 21 'read' 'k_sq_05_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_sq_05_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_10_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 22 'read' 'k_sq_05_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_sq_05_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_9_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 23 'read' 'k_sq_05_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_sq_05_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_8_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 24 'read' 'k_sq_05_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k_sq_05_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_7_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 25 'read' 'k_sq_05_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_sq_05_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_6_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 26 'read' 'k_sq_05_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%k_sq_05_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_5_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 27 'read' 'k_sq_05_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_sq_05_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_4_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 28 'read' 'k_sq_05_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_sq_05_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_3_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 29 'read' 'k_sq_05_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k_sq_05_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_2_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 30 'read' 'k_sq_05_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k_sq_05_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_1_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 31 'read' 'k_sq_05_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%k_sq_05_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_0_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 32 'read' 'k_sq_05_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%q_sq_05_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_29_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 33 'read' 'q_sq_05_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_sq_05_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_28_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 34 'read' 'q_sq_05_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%q_sq_05_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_27_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 35 'read' 'q_sq_05_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%q_sq_05_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_26_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 36 'read' 'q_sq_05_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%q_sq_05_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_25_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 37 'read' 'q_sq_05_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%q_sq_05_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_24_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 38 'read' 'q_sq_05_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%q_sq_05_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_23_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 39 'read' 'q_sq_05_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%q_sq_05_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_22_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 40 'read' 'q_sq_05_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%q_sq_05_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_21_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 41 'read' 'q_sq_05_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q_sq_05_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_20_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 42 'read' 'q_sq_05_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%q_sq_05_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_19_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 43 'read' 'q_sq_05_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%q_sq_05_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_18_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 44 'read' 'q_sq_05_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%q_sq_05_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_17_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 45 'read' 'q_sq_05_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%q_sq_05_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_16_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 46 'read' 'q_sq_05_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%q_sq_05_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_15_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 47 'read' 'q_sq_05_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%q_sq_05_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_14_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 48 'read' 'q_sq_05_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%q_sq_05_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_13_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 49 'read' 'q_sq_05_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%q_sq_05_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_12_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 50 'read' 'q_sq_05_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%q_sq_05_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_11_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 51 'read' 'q_sq_05_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%q_sq_05_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_10_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 52 'read' 'q_sq_05_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%q_sq_05_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_9_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 53 'read' 'q_sq_05_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%q_sq_05_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_8_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 54 'read' 'q_sq_05_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%q_sq_05_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_7_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 55 'read' 'q_sq_05_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_sq_05_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_6_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 56 'read' 'q_sq_05_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%q_sq_05_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_5_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 57 'read' 'q_sq_05_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%q_sq_05_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_4_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 58 'read' 'q_sq_05_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%q_sq_05_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_3_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 59 'read' 'q_sq_05_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_sq_05_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_2_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 60 'read' 'q_sq_05_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%q_sq_05_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_1_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 61 'read' 'q_sq_05_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%q_sq_05_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_0_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 62 'read' 'q_sq_05_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cluster_sum_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_59_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 63 'read' 'cluster_sum_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cluster_sum_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_58_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 64 'read' 'cluster_sum_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cluster_sum_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_57_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 65 'read' 'cluster_sum_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cluster_sum_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_56_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 66 'read' 'cluster_sum_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cluster_sum_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_55_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 67 'read' 'cluster_sum_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cluster_sum_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_54_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 68 'read' 'cluster_sum_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cluster_sum_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_53_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 69 'read' 'cluster_sum_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cluster_sum_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_52_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 70 'read' 'cluster_sum_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%cluster_sum_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_51_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 71 'read' 'cluster_sum_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cluster_sum_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_50_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 72 'read' 'cluster_sum_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%cluster_sum_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_49_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 73 'read' 'cluster_sum_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%cluster_sum_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_48_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 74 'read' 'cluster_sum_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cluster_sum_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_47_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 75 'read' 'cluster_sum_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%cluster_sum_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_46_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 76 'read' 'cluster_sum_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cluster_sum_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_45_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 77 'read' 'cluster_sum_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%cluster_sum_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_44_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 78 'read' 'cluster_sum_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%cluster_sum_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_43_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 79 'read' 'cluster_sum_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%cluster_sum_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_42_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 80 'read' 'cluster_sum_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%cluster_sum_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_41_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 81 'read' 'cluster_sum_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%cluster_sum_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_40_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 82 'read' 'cluster_sum_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%cluster_sum_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_39_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 83 'read' 'cluster_sum_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%cluster_sum_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_38_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 84 'read' 'cluster_sum_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%cluster_sum_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_37_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 85 'read' 'cluster_sum_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%cluster_sum_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_36_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 86 'read' 'cluster_sum_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%cluster_sum_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_35_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 87 'read' 'cluster_sum_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%cluster_sum_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_34_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 88 'read' 'cluster_sum_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%cluster_sum_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_33_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 89 'read' 'cluster_sum_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%cluster_sum_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_32_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 90 'read' 'cluster_sum_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%cluster_sum_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_31_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 91 'read' 'cluster_sum_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%cluster_sum_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_30_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 92 'read' 'cluster_sum_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%cluster_sum_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_29_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 93 'read' 'cluster_sum_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%cluster_sum_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_28_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 94 'read' 'cluster_sum_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%cluster_sum_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_27_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 95 'read' 'cluster_sum_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%cluster_sum_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_26_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 96 'read' 'cluster_sum_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%cluster_sum_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_25_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 97 'read' 'cluster_sum_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%cluster_sum_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_24_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 98 'read' 'cluster_sum_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%cluster_sum_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_23_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 99 'read' 'cluster_sum_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%cluster_sum_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_22_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 100 'read' 'cluster_sum_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%cluster_sum_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_21_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 101 'read' 'cluster_sum_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%cluster_sum_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_20_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 102 'read' 'cluster_sum_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%cluster_sum_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_19_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 103 'read' 'cluster_sum_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%cluster_sum_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_18_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 104 'read' 'cluster_sum_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%cluster_sum_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_17_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 105 'read' 'cluster_sum_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%cluster_sum_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_16_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 106 'read' 'cluster_sum_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%cluster_sum_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_15_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 107 'read' 'cluster_sum_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%cluster_sum_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_14_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 108 'read' 'cluster_sum_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%cluster_sum_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_13_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 109 'read' 'cluster_sum_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%cluster_sum_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_12_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 110 'read' 'cluster_sum_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%cluster_sum_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_11_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 111 'read' 'cluster_sum_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%cluster_sum_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_10_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 112 'read' 'cluster_sum_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%cluster_sum_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_9_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 113 'read' 'cluster_sum_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%cluster_sum_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_8_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 114 'read' 'cluster_sum_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%cluster_sum_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_7_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 115 'read' 'cluster_sum_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%cluster_sum_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_6_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 116 'read' 'cluster_sum_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%cluster_sum_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_5_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 117 'read' 'cluster_sum_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%cluster_sum_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_4_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 118 'read' 'cluster_sum_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%cluster_sum_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_3_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 119 'read' 'cluster_sum_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%cluster_sum_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_2_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 120 'read' 'cluster_sum_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%cluster_sum_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_1_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 121 'read' 'cluster_sum_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%cluster_sum_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_0_val" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 122 'read' 'cluster_sum_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i16 %cluster_sum_0_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 123 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i16 %q_sq_05_0_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 124 'sext' 'sext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln113 = add i17 %sext_ln113_1, i17 %sext_ln113" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 125 'add' 'add_ln113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i17 %add_ln113" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 126 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i16 %k_sq_05_0_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 127 'sext' 'sext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%add_ln114 = add i18 %sext_ln114, i18 %sext_ln114_1" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 128 'add' 'add_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 129 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sum_743)   --->   "%sum = trunc i18 %add_ln114" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 130 'trunc' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3285 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 131 'bitselect' 'tmp_3285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp4 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 132 'partselect' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.43ns)   --->   "%icmp_ln113 = icmp_ne  i2 %tmp4, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 133 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln113)   --->   "%or_ln113 = or i1 %tmp_3285, i1 %icmp_ln113" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 134 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln113)   --->   "%xor_ln113 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 135 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113 = and i1 %or_ln113, i1 %xor_ln113" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 136 'and' 'and_ln113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sum_743)   --->   "%xor_ln113_1 = xor i1 %tmp_3285, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 137 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.43ns)   --->   "%icmp_ln113_1 = icmp_ne  i2 %tmp4, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 138 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sum_743)   --->   "%or_ln113_1 = or i1 %icmp_ln113_1, i1 %xor_ln113_1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 139 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sum_743)   --->   "%and_ln113_1 = and i1 %or_ln113_1, i1 %tmp" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 140 'and' 'and_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sum_743)   --->   "%select_ln113 = select i1 %and_ln113, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 141 'select' 'select_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sum_743)   --->   "%or_ln113_2 = or i1 %and_ln113, i1 %and_ln113_1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 142 'or' 'or_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_743 = select i1 %or_ln113_2, i16 %select_ln113, i16 %sum" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 143 'select' 'sum_743' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%tmp_3286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_743, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 144 'bitselect' 'tmp_3286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i16 %sum_743, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 145 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %tmp_3286, i16 %xor_ln117, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 146 'select' 'select_ln117' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 147 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3287 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 148 'bitselect' 'tmp_3287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.30ns)   --->   "%index = select i1 %tmp_3287, i10 1023, i10 %trunc_ln" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 149 'select' 'index' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %index" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 150 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 151 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 152 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln113_2 = sext i16 %cluster_sum_1_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 153 'sext' 'sext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.78ns)   --->   "%add_ln113_1 = add i17 %sext_ln113_1, i17 %sext_ln113_2" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 154 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln114_2 = sext i17 %add_ln113_1" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 155 'sext' 'sext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln114_3 = sext i16 %k_sq_05_1_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 156 'sext' 'sext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.79ns)   --->   "%add_ln114_1 = add i18 %sext_ln114_2, i18 %sext_ln114_3" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 157 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3290 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_1, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 158 'bitselect' 'tmp_3290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%sum_625 = trunc i18 %add_ln114_1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 159 'trunc' 'sum_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3291 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_1, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 160 'bitselect' 'tmp_3291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_1, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 161 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.43ns)   --->   "%icmp_ln113_2 = icmp_ne  i2 %tmp_s, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 162 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%or_ln113_3 = or i1 %tmp_3291, i1 %icmp_ln113_2" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 163 'or' 'or_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%xor_ln113_2 = xor i1 %tmp_3290, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 164 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_2 = and i1 %or_ln113_3, i1 %xor_ln113_2" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 165 'and' 'and_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%xor_ln113_3 = xor i1 %tmp_3291, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 166 'xor' 'xor_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.43ns)   --->   "%icmp_ln113_3 = icmp_ne  i2 %tmp_s, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 167 'icmp' 'icmp_ln113_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%or_ln113_4 = or i1 %icmp_ln113_3, i1 %xor_ln113_3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 168 'or' 'or_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%and_ln113_3 = and i1 %or_ln113_4, i1 %tmp_3290" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 169 'and' 'and_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%select_ln113_2 = select i1 %and_ln113_2, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 170 'select' 'select_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sum_744)   --->   "%or_ln113_5 = or i1 %and_ln113_2, i1 %and_ln113_3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 171 'or' 'or_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_744 = select i1 %or_ln113_5, i16 %select_ln113_2, i16 %sum_625" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 172 'select' 'sum_744' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1)   --->   "%tmp_3292 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_744, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 173 'bitselect' 'tmp_3292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1)   --->   "%xor_ln117_1 = xor i16 %sum_744, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 174 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_1 = select i1 %tmp_3292, i16 %xor_ln117_1, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 175 'select' 'select_ln117_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_1, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 176 'partselect' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3293 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_1, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 177 'bitselect' 'tmp_3293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.30ns)   --->   "%index_1 = select i1 %tmp_3293, i10 1023, i10 %trunc_ln117_1" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 178 'select' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i10 %index_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 179 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 180 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 181 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln113_3 = sext i16 %cluster_sum_2_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 182 'sext' 'sext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln113_4 = sext i16 %q_sq_05_1_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 183 'sext' 'sext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.78ns)   --->   "%add_ln113_2 = add i17 %sext_ln113_4, i17 %sext_ln113_3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 184 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln114_4 = sext i17 %add_ln113_2" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 185 'sext' 'sext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln114_2 = add i18 %sext_ln114_4, i18 %sext_ln114_1" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 186 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3296 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_2, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 187 'bitselect' 'tmp_3296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node sum_745)   --->   "%sum_627 = trunc i18 %add_ln114_2" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 188 'trunc' 'sum_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_3297 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_2, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 189 'bitselect' 'tmp_3297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1075 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_2, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 190 'partselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.43ns)   --->   "%icmp_ln113_4 = icmp_ne  i2 %tmp_1075, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 191 'icmp' 'icmp_ln113_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%or_ln113_6 = or i1 %tmp_3297, i1 %icmp_ln113_4" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 192 'or' 'or_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%xor_ln113_4 = xor i1 %tmp_3296, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 193 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_4 = and i1 %or_ln113_6, i1 %xor_ln113_4" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 194 'and' 'and_ln113_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sum_745)   --->   "%xor_ln113_5 = xor i1 %tmp_3297, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 195 'xor' 'xor_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.43ns)   --->   "%icmp_ln113_5 = icmp_ne  i2 %tmp_1075, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 196 'icmp' 'icmp_ln113_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sum_745)   --->   "%or_ln113_7 = or i1 %icmp_ln113_5, i1 %xor_ln113_5" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 197 'or' 'or_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sum_745)   --->   "%and_ln113_5 = and i1 %or_ln113_7, i1 %tmp_3296" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 198 'and' 'and_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node sum_745)   --->   "%select_ln113_4 = select i1 %and_ln113_4, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 199 'select' 'select_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node sum_745)   --->   "%or_ln113_8 = or i1 %and_ln113_4, i1 %and_ln113_5" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 200 'or' 'or_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_745 = select i1 %or_ln113_8, i16 %select_ln113_4, i16 %sum_627" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 201 'select' 'sum_745' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%tmp_3298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_745, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 202 'bitselect' 'tmp_3298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%xor_ln117_2 = xor i16 %sum_745, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 203 'xor' 'xor_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_2 = select i1 %tmp_3298, i16 %xor_ln117_2, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 204 'select' 'select_ln117_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_2, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 205 'partselect' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_3299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_2, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 206 'bitselect' 'tmp_3299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.30ns)   --->   "%index_2 = select i1 %tmp_3299, i10 1023, i10 %trunc_ln117_2" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 207 'select' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i10 %index_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 208 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 209 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 210 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln113_5 = sext i16 %cluster_sum_3_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 211 'sext' 'sext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.78ns)   --->   "%add_ln113_3 = add i17 %sext_ln113_4, i17 %sext_ln113_5" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 212 'add' 'add_ln113_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln114_5 = sext i17 %add_ln113_3" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 213 'sext' 'sext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.79ns)   --->   "%add_ln114_3 = add i18 %sext_ln114_5, i18 %sext_ln114_3" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 214 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_3302 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_3, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 215 'bitselect' 'tmp_3302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node sum_746)   --->   "%sum_629 = trunc i18 %add_ln114_3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 216 'trunc' 'sum_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_3303 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_3, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 217 'bitselect' 'tmp_3303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_1076 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_3, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 218 'partselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.43ns)   --->   "%icmp_ln113_6 = icmp_ne  i2 %tmp_1076, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 219 'icmp' 'icmp_ln113_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_6)   --->   "%or_ln113_9 = or i1 %tmp_3303, i1 %icmp_ln113_6" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 220 'or' 'or_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_6)   --->   "%xor_ln113_6 = xor i1 %tmp_3302, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 221 'xor' 'xor_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_6 = and i1 %or_ln113_9, i1 %xor_ln113_6" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 222 'and' 'and_ln113_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node sum_746)   --->   "%xor_ln113_7 = xor i1 %tmp_3303, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 223 'xor' 'xor_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.43ns)   --->   "%icmp_ln113_7 = icmp_ne  i2 %tmp_1076, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 224 'icmp' 'icmp_ln113_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sum_746)   --->   "%or_ln113_10 = or i1 %icmp_ln113_7, i1 %xor_ln113_7" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 225 'or' 'or_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sum_746)   --->   "%and_ln113_7 = and i1 %or_ln113_10, i1 %tmp_3302" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 226 'and' 'and_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node sum_746)   --->   "%select_ln113_6 = select i1 %and_ln113_6, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 227 'select' 'select_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node sum_746)   --->   "%or_ln113_11 = or i1 %and_ln113_6, i1 %and_ln113_7" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 228 'or' 'or_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_746 = select i1 %or_ln113_11, i16 %select_ln113_6, i16 %sum_629" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 229 'select' 'sum_746' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_3)   --->   "%tmp_3304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_746, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 230 'bitselect' 'tmp_3304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_3)   --->   "%xor_ln117_3 = xor i16 %sum_746, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 231 'xor' 'xor_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_3 = select i1 %tmp_3304, i16 %xor_ln117_3, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 232 'select' 'select_ln117_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_3, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 233 'partselect' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_3305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_3, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 234 'bitselect' 'tmp_3305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.30ns)   --->   "%index_3 = select i1 %tmp_3305, i10 1023, i10 %trunc_ln117_3" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 235 'select' 'index_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln120_6 = zext i10 %index_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 236 'zext' 'zext_ln120_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 237 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 238 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln113_6 = sext i16 %cluster_sum_4_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 239 'sext' 'sext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln113_7 = sext i16 %q_sq_05_2_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 240 'sext' 'sext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.78ns)   --->   "%add_ln113_4 = add i17 %sext_ln113_7, i17 %sext_ln113_6" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 241 'add' 'add_ln113_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln114_6 = sext i17 %add_ln113_4" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 242 'sext' 'sext_ln114_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln114_7 = sext i16 %k_sq_05_2_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 243 'sext' 'sext_ln114_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.79ns)   --->   "%add_ln114_4 = add i18 %sext_ln114_6, i18 %sext_ln114_7" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 244 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_3308 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_4, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 245 'bitselect' 'tmp_3308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%sum_631 = trunc i18 %add_ln114_4" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 246 'trunc' 'sum_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_3309 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_4, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 247 'bitselect' 'tmp_3309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_1077 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_4, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 248 'partselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.43ns)   --->   "%icmp_ln113_8 = icmp_ne  i2 %tmp_1077, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 249 'icmp' 'icmp_ln113_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_8)   --->   "%or_ln113_12 = or i1 %tmp_3309, i1 %icmp_ln113_8" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 250 'or' 'or_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_8)   --->   "%xor_ln113_8 = xor i1 %tmp_3308, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 251 'xor' 'xor_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_8 = and i1 %or_ln113_12, i1 %xor_ln113_8" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 252 'and' 'and_ln113_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%xor_ln113_9 = xor i1 %tmp_3309, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 253 'xor' 'xor_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.43ns)   --->   "%icmp_ln113_9 = icmp_ne  i2 %tmp_1077, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 254 'icmp' 'icmp_ln113_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%or_ln113_13 = or i1 %icmp_ln113_9, i1 %xor_ln113_9" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 255 'or' 'or_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%and_ln113_9 = and i1 %or_ln113_13, i1 %tmp_3308" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 256 'and' 'and_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%select_ln113_8 = select i1 %and_ln113_8, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 257 'select' 'select_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node sum_747)   --->   "%or_ln113_14 = or i1 %and_ln113_8, i1 %and_ln113_9" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 258 'or' 'or_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_747 = select i1 %or_ln113_14, i16 %select_ln113_8, i16 %sum_631" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 259 'select' 'sum_747' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%tmp_3310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_747, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 260 'bitselect' 'tmp_3310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%xor_ln117_4 = xor i16 %sum_747, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 261 'xor' 'xor_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_4 = select i1 %tmp_3310, i16 %xor_ln117_4, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 262 'select' 'select_ln117_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_4, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 263 'partselect' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_3311 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_4, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 264 'bitselect' 'tmp_3311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.30ns)   --->   "%index_4 = select i1 %tmp_3311, i10 1023, i10 %trunc_ln117_4" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 265 'select' 'index_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln120_8 = zext i10 %index_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 266 'zext' 'zext_ln120_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 267 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [2/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 268 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln113_8 = sext i16 %cluster_sum_5_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 269 'sext' 'sext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.78ns)   --->   "%add_ln113_5 = add i17 %sext_ln113_7, i17 %sext_ln113_8" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 270 'add' 'add_ln113_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln114_8 = sext i17 %add_ln113_5" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 271 'sext' 'sext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln114_9 = sext i16 %k_sq_05_3_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 272 'sext' 'sext_ln114_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.79ns)   --->   "%add_ln114_5 = add i18 %sext_ln114_8, i18 %sext_ln114_9" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 273 'add' 'add_ln114_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_3314 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_5, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 274 'bitselect' 'tmp_3314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sum_748)   --->   "%sum_633 = trunc i18 %add_ln114_5" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 275 'trunc' 'sum_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_3315 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_5, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 276 'bitselect' 'tmp_3315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_1078 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_5, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 277 'partselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.43ns)   --->   "%icmp_ln113_10 = icmp_ne  i2 %tmp_1078, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 278 'icmp' 'icmp_ln113_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_10)   --->   "%or_ln113_15 = or i1 %tmp_3315, i1 %icmp_ln113_10" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 279 'or' 'or_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_10)   --->   "%xor_ln113_10 = xor i1 %tmp_3314, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 280 'xor' 'xor_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_10 = and i1 %or_ln113_15, i1 %xor_ln113_10" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 281 'and' 'and_ln113_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node sum_748)   --->   "%xor_ln113_11 = xor i1 %tmp_3315, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 282 'xor' 'xor_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.43ns)   --->   "%icmp_ln113_11 = icmp_ne  i2 %tmp_1078, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 283 'icmp' 'icmp_ln113_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node sum_748)   --->   "%or_ln113_16 = or i1 %icmp_ln113_11, i1 %xor_ln113_11" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 284 'or' 'or_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node sum_748)   --->   "%and_ln113_11 = and i1 %or_ln113_16, i1 %tmp_3314" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 285 'and' 'and_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sum_748)   --->   "%select_ln113_10 = select i1 %and_ln113_10, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 286 'select' 'select_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sum_748)   --->   "%or_ln113_17 = or i1 %and_ln113_10, i1 %and_ln113_11" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 287 'or' 'or_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_748 = select i1 %or_ln113_17, i16 %select_ln113_10, i16 %sum_633" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 288 'select' 'sum_748' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_5)   --->   "%tmp_3316 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_748, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 289 'bitselect' 'tmp_3316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_5)   --->   "%xor_ln117_5 = xor i16 %sum_748, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 290 'xor' 'xor_ln117_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_5 = select i1 %tmp_3316, i16 %xor_ln117_5, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 291 'select' 'select_ln117_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_5, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 292 'partselect' 'trunc_ln117_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_3317 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_5, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 293 'bitselect' 'tmp_3317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.30ns)   --->   "%index_5 = select i1 %tmp_3317, i10 1023, i10 %trunc_ln117_5" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 294 'select' 'index_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln120_10 = zext i10 %index_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 295 'zext' 'zext_ln120_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 296 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [2/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 297 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln113_9 = sext i16 %cluster_sum_6_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 298 'sext' 'sext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln113_10 = sext i16 %q_sq_05_3_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 299 'sext' 'sext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.78ns)   --->   "%add_ln113_6 = add i17 %sext_ln113_10, i17 %sext_ln113_9" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 300 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln114_10 = sext i17 %add_ln113_6" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 301 'sext' 'sext_ln114_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.79ns)   --->   "%add_ln114_6 = add i18 %sext_ln114_10, i18 %sext_ln114_7" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 302 'add' 'add_ln114_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_3320 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_6, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 303 'bitselect' 'tmp_3320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%sum_635 = trunc i18 %add_ln114_6" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 304 'trunc' 'sum_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3321 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_6, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 305 'bitselect' 'tmp_3321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_1079 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_6, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 306 'partselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.43ns)   --->   "%icmp_ln113_12 = icmp_ne  i2 %tmp_1079, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 307 'icmp' 'icmp_ln113_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_12)   --->   "%or_ln113_18 = or i1 %tmp_3321, i1 %icmp_ln113_12" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 308 'or' 'or_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_12)   --->   "%xor_ln113_12 = xor i1 %tmp_3320, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 309 'xor' 'xor_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_12 = and i1 %or_ln113_18, i1 %xor_ln113_12" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 310 'and' 'and_ln113_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%xor_ln113_13 = xor i1 %tmp_3321, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 311 'xor' 'xor_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.43ns)   --->   "%icmp_ln113_13 = icmp_ne  i2 %tmp_1079, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 312 'icmp' 'icmp_ln113_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%or_ln113_19 = or i1 %icmp_ln113_13, i1 %xor_ln113_13" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 313 'or' 'or_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%and_ln113_13 = and i1 %or_ln113_19, i1 %tmp_3320" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 314 'and' 'and_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%select_ln113_12 = select i1 %and_ln113_12, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 315 'select' 'select_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sum_749)   --->   "%or_ln113_20 = or i1 %and_ln113_12, i1 %and_ln113_13" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 316 'or' 'or_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_749 = select i1 %or_ln113_20, i16 %select_ln113_12, i16 %sum_635" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 317 'select' 'sum_749' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%tmp_3322 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_749, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 318 'bitselect' 'tmp_3322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%xor_ln117_6 = xor i16 %sum_749, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 319 'xor' 'xor_ln117_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_6 = select i1 %tmp_3322, i16 %xor_ln117_6, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 320 'select' 'select_ln117_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_6, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 321 'partselect' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_3323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_6, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 322 'bitselect' 'tmp_3323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.30ns)   --->   "%index_6 = select i1 %tmp_3323, i10 1023, i10 %trunc_ln117_6" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 323 'select' 'index_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln120_12 = zext i10 %index_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 324 'zext' 'zext_ln120_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 325 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [2/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 326 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln113_11 = sext i16 %cluster_sum_7_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 327 'sext' 'sext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.78ns)   --->   "%add_ln113_7 = add i17 %sext_ln113_10, i17 %sext_ln113_11" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 328 'add' 'add_ln113_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln114_11 = sext i17 %add_ln113_7" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 329 'sext' 'sext_ln114_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.79ns)   --->   "%add_ln114_7 = add i18 %sext_ln114_11, i18 %sext_ln114_9" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 330 'add' 'add_ln114_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_3326 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_7, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 331 'bitselect' 'tmp_3326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node sum_750)   --->   "%sum_637 = trunc i18 %add_ln114_7" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 332 'trunc' 'sum_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_3327 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_7, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 333 'bitselect' 'tmp_3327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1080 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_7, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 334 'partselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.43ns)   --->   "%icmp_ln113_14 = icmp_ne  i2 %tmp_1080, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 335 'icmp' 'icmp_ln113_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_14)   --->   "%or_ln113_21 = or i1 %tmp_3327, i1 %icmp_ln113_14" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 336 'or' 'or_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_14)   --->   "%xor_ln113_14 = xor i1 %tmp_3326, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 337 'xor' 'xor_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_14 = and i1 %or_ln113_21, i1 %xor_ln113_14" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 338 'and' 'and_ln113_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sum_750)   --->   "%xor_ln113_15 = xor i1 %tmp_3327, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 339 'xor' 'xor_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.43ns)   --->   "%icmp_ln113_15 = icmp_ne  i2 %tmp_1080, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 340 'icmp' 'icmp_ln113_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node sum_750)   --->   "%or_ln113_22 = or i1 %icmp_ln113_15, i1 %xor_ln113_15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 341 'or' 'or_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sum_750)   --->   "%and_ln113_15 = and i1 %or_ln113_22, i1 %tmp_3326" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 342 'and' 'and_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node sum_750)   --->   "%select_ln113_14 = select i1 %and_ln113_14, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 343 'select' 'select_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node sum_750)   --->   "%or_ln113_23 = or i1 %and_ln113_14, i1 %and_ln113_15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 344 'or' 'or_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_750 = select i1 %or_ln113_23, i16 %select_ln113_14, i16 %sum_637" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 345 'select' 'sum_750' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_7)   --->   "%tmp_3328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_750, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 346 'bitselect' 'tmp_3328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_7)   --->   "%xor_ln117_7 = xor i16 %sum_750, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 347 'xor' 'xor_ln117_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_7 = select i1 %tmp_3328, i16 %xor_ln117_7, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 348 'select' 'select_ln117_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln117_7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_7, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 349 'partselect' 'trunc_ln117_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_3329 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_7, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 350 'bitselect' 'tmp_3329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.30ns)   --->   "%index_7 = select i1 %tmp_3329, i10 1023, i10 %trunc_ln117_7" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 351 'select' 'index_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln120_14 = zext i10 %index_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 352 'zext' 'zext_ln120_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 353 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [2/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 354 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln113_12 = sext i16 %cluster_sum_8_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 355 'sext' 'sext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln113_13 = sext i16 %q_sq_05_4_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 356 'sext' 'sext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.78ns)   --->   "%add_ln113_8 = add i17 %sext_ln113_13, i17 %sext_ln113_12" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 357 'add' 'add_ln113_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln114_12 = sext i17 %add_ln113_8" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 358 'sext' 'sext_ln114_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln114_13 = sext i16 %k_sq_05_4_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 359 'sext' 'sext_ln114_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.79ns)   --->   "%add_ln114_8 = add i18 %sext_ln114_12, i18 %sext_ln114_13" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 360 'add' 'add_ln114_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_3332 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_8, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 361 'bitselect' 'tmp_3332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%sum_639 = trunc i18 %add_ln114_8" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 362 'trunc' 'sum_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_3333 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_8, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 363 'bitselect' 'tmp_3333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_1081 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_8, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 364 'partselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.43ns)   --->   "%icmp_ln113_16 = icmp_ne  i2 %tmp_1081, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 365 'icmp' 'icmp_ln113_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_16)   --->   "%or_ln113_24 = or i1 %tmp_3333, i1 %icmp_ln113_16" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 366 'or' 'or_ln113_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_16)   --->   "%xor_ln113_16 = xor i1 %tmp_3332, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 367 'xor' 'xor_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_16 = and i1 %or_ln113_24, i1 %xor_ln113_16" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 368 'and' 'and_ln113_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%xor_ln113_17 = xor i1 %tmp_3333, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 369 'xor' 'xor_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.43ns)   --->   "%icmp_ln113_17 = icmp_ne  i2 %tmp_1081, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 370 'icmp' 'icmp_ln113_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%or_ln113_25 = or i1 %icmp_ln113_17, i1 %xor_ln113_17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 371 'or' 'or_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%and_ln113_17 = and i1 %or_ln113_25, i1 %tmp_3332" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 372 'and' 'and_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%select_ln113_16 = select i1 %and_ln113_16, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 373 'select' 'select_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node sum_751)   --->   "%or_ln113_26 = or i1 %and_ln113_16, i1 %and_ln113_17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 374 'or' 'or_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_751 = select i1 %or_ln113_26, i16 %select_ln113_16, i16 %sum_639" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 375 'select' 'sum_751' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%tmp_3334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_751, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 376 'bitselect' 'tmp_3334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%xor_ln117_8 = xor i16 %sum_751, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 377 'xor' 'xor_ln117_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_8 = select i1 %tmp_3334, i16 %xor_ln117_8, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 378 'select' 'select_ln117_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln117_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_8, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 379 'partselect' 'trunc_ln117_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_3335 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_8, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 380 'bitselect' 'tmp_3335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.30ns)   --->   "%index_8 = select i1 %tmp_3335, i10 1023, i10 %trunc_ln117_8" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 381 'select' 'index_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln120_16 = zext i10 %index_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 382 'zext' 'zext_ln120_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 383 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [2/2] (1.17ns)   --->   "%exp_table_load_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 384 'load' 'exp_table_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln113_14 = sext i16 %cluster_sum_9_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 385 'sext' 'sext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.78ns)   --->   "%add_ln113_9 = add i17 %sext_ln113_13, i17 %sext_ln113_14" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 386 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln114_14 = sext i17 %add_ln113_9" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 387 'sext' 'sext_ln114_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln114_15 = sext i16 %k_sq_05_5_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 388 'sext' 'sext_ln114_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.79ns)   --->   "%add_ln114_9 = add i18 %sext_ln114_14, i18 %sext_ln114_15" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 389 'add' 'add_ln114_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_3338 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_9, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 390 'bitselect' 'tmp_3338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node sum_752)   --->   "%sum_641 = trunc i18 %add_ln114_9" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 391 'trunc' 'sum_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_3339 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_9, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 392 'bitselect' 'tmp_3339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_1082 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_9, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 393 'partselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.43ns)   --->   "%icmp_ln113_18 = icmp_ne  i2 %tmp_1082, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 394 'icmp' 'icmp_ln113_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_18)   --->   "%or_ln113_27 = or i1 %tmp_3339, i1 %icmp_ln113_18" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 395 'or' 'or_ln113_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_18)   --->   "%xor_ln113_18 = xor i1 %tmp_3338, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 396 'xor' 'xor_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_18 = and i1 %or_ln113_27, i1 %xor_ln113_18" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 397 'and' 'and_ln113_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node sum_752)   --->   "%xor_ln113_19 = xor i1 %tmp_3339, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 398 'xor' 'xor_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.43ns)   --->   "%icmp_ln113_19 = icmp_ne  i2 %tmp_1082, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 399 'icmp' 'icmp_ln113_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node sum_752)   --->   "%or_ln113_28 = or i1 %icmp_ln113_19, i1 %xor_ln113_19" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 400 'or' 'or_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node sum_752)   --->   "%and_ln113_19 = and i1 %or_ln113_28, i1 %tmp_3338" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 401 'and' 'and_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node sum_752)   --->   "%select_ln113_18 = select i1 %and_ln113_18, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 402 'select' 'select_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node sum_752)   --->   "%or_ln113_29 = or i1 %and_ln113_18, i1 %and_ln113_19" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 403 'or' 'or_ln113_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_752 = select i1 %or_ln113_29, i16 %select_ln113_18, i16 %sum_641" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 404 'select' 'sum_752' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_9)   --->   "%tmp_3340 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_752, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 405 'bitselect' 'tmp_3340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_9)   --->   "%xor_ln117_9 = xor i16 %sum_752, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 406 'xor' 'xor_ln117_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_9 = select i1 %tmp_3340, i16 %xor_ln117_9, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 407 'select' 'select_ln117_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln117_9 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_9, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 408 'partselect' 'trunc_ln117_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_3341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_9, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 409 'bitselect' 'tmp_3341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.30ns)   --->   "%index_9 = select i1 %tmp_3341, i10 1023, i10 %trunc_ln117_9" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 410 'select' 'index_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln120_18 = zext i10 %index_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 411 'zext' 'zext_ln120_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 412 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [2/2] (1.17ns)   --->   "%exp_table_load_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 413 'load' 'exp_table_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln113_15 = sext i16 %cluster_sum_10_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 414 'sext' 'sext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln113_16 = sext i16 %q_sq_05_5_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 415 'sext' 'sext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.78ns)   --->   "%add_ln113_10 = add i17 %sext_ln113_16, i17 %sext_ln113_15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 416 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln114_16 = sext i17 %add_ln113_10" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 417 'sext' 'sext_ln114_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.79ns)   --->   "%add_ln114_10 = add i18 %sext_ln114_16, i18 %sext_ln114_13" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 418 'add' 'add_ln114_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_3344 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_10, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 419 'bitselect' 'tmp_3344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node sum_753)   --->   "%sum_643 = trunc i18 %add_ln114_10" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 420 'trunc' 'sum_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_3345 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_10, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 421 'bitselect' 'tmp_3345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_1083 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_10, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 422 'partselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.43ns)   --->   "%icmp_ln113_20 = icmp_ne  i2 %tmp_1083, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 423 'icmp' 'icmp_ln113_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_20)   --->   "%or_ln113_30 = or i1 %tmp_3345, i1 %icmp_ln113_20" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 424 'or' 'or_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_20)   --->   "%xor_ln113_20 = xor i1 %tmp_3344, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 425 'xor' 'xor_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_20 = and i1 %or_ln113_30, i1 %xor_ln113_20" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 426 'and' 'and_ln113_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node sum_753)   --->   "%xor_ln113_21 = xor i1 %tmp_3345, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 427 'xor' 'xor_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.43ns)   --->   "%icmp_ln113_21 = icmp_ne  i2 %tmp_1083, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 428 'icmp' 'icmp_ln113_21' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node sum_753)   --->   "%or_ln113_31 = or i1 %icmp_ln113_21, i1 %xor_ln113_21" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 429 'or' 'or_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node sum_753)   --->   "%and_ln113_21 = and i1 %or_ln113_31, i1 %tmp_3344" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 430 'and' 'and_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node sum_753)   --->   "%select_ln113_20 = select i1 %and_ln113_20, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 431 'select' 'select_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node sum_753)   --->   "%or_ln113_32 = or i1 %and_ln113_20, i1 %and_ln113_21" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 432 'or' 'or_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_753 = select i1 %or_ln113_32, i16 %select_ln113_20, i16 %sum_643" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 433 'select' 'sum_753' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%tmp_3346 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_753, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 434 'bitselect' 'tmp_3346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%xor_ln117_10 = xor i16 %sum_753, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 435 'xor' 'xor_ln117_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_10 = select i1 %tmp_3346, i16 %xor_ln117_10, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 436 'select' 'select_ln117_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln117_s = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_10, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 437 'partselect' 'trunc_ln117_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_3347 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_10, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 438 'bitselect' 'tmp_3347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.30ns)   --->   "%index_10 = select i1 %tmp_3347, i10 1023, i10 %trunc_ln117_s" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 439 'select' 'index_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln120_20 = zext i10 %index_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 440 'zext' 'zext_ln120_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%exp_table_addr_10 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 441 'getelementptr' 'exp_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [2/2] (1.17ns)   --->   "%exp_table_load_10 = load i10 %exp_table_addr_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 442 'load' 'exp_table_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln113_17 = sext i16 %cluster_sum_11_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 443 'sext' 'sext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.78ns)   --->   "%add_ln113_11 = add i17 %sext_ln113_16, i17 %sext_ln113_17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 444 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln114_17 = sext i17 %add_ln113_11" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 445 'sext' 'sext_ln114_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.79ns)   --->   "%add_ln114_11 = add i18 %sext_ln114_17, i18 %sext_ln114_15" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 446 'add' 'add_ln114_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_3350 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_11, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 447 'bitselect' 'tmp_3350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%sum_645 = trunc i18 %add_ln114_11" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 448 'trunc' 'sum_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_3351 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_11, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 449 'bitselect' 'tmp_3351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_1084 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_11, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 450 'partselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.43ns)   --->   "%icmp_ln113_22 = icmp_ne  i2 %tmp_1084, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 451 'icmp' 'icmp_ln113_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_22)   --->   "%or_ln113_33 = or i1 %tmp_3351, i1 %icmp_ln113_22" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 452 'or' 'or_ln113_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_22)   --->   "%xor_ln113_22 = xor i1 %tmp_3350, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 453 'xor' 'xor_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_22 = and i1 %or_ln113_33, i1 %xor_ln113_22" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 454 'and' 'and_ln113_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%xor_ln113_23 = xor i1 %tmp_3351, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 455 'xor' 'xor_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.43ns)   --->   "%icmp_ln113_23 = icmp_ne  i2 %tmp_1084, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 456 'icmp' 'icmp_ln113_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%or_ln113_34 = or i1 %icmp_ln113_23, i1 %xor_ln113_23" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 457 'or' 'or_ln113_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%and_ln113_23 = and i1 %or_ln113_34, i1 %tmp_3350" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 458 'and' 'and_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%select_ln113_22 = select i1 %and_ln113_22, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 459 'select' 'select_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node sum_754)   --->   "%or_ln113_35 = or i1 %and_ln113_22, i1 %and_ln113_23" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 460 'or' 'or_ln113_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_754 = select i1 %or_ln113_35, i16 %select_ln113_22, i16 %sum_645" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 461 'select' 'sum_754' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_11)   --->   "%tmp_3352 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_754, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 462 'bitselect' 'tmp_3352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_11)   --->   "%xor_ln117_11 = xor i16 %sum_754, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 463 'xor' 'xor_ln117_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_11 = select i1 %tmp_3352, i16 %xor_ln117_11, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 464 'select' 'select_ln117_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln117_10 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_11, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 465 'partselect' 'trunc_ln117_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_3353 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_11, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 466 'bitselect' 'tmp_3353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.30ns)   --->   "%index_11 = select i1 %tmp_3353, i10 1023, i10 %trunc_ln117_10" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 467 'select' 'index_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln120_22 = zext i10 %index_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 468 'zext' 'zext_ln120_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%exp_table_addr_11 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 469 'getelementptr' 'exp_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [2/2] (1.17ns)   --->   "%exp_table_load_11 = load i10 %exp_table_addr_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 470 'load' 'exp_table_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln113_18 = sext i16 %cluster_sum_12_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 471 'sext' 'sext_ln113_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln113_19 = sext i16 %q_sq_05_6_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 472 'sext' 'sext_ln113_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.78ns)   --->   "%add_ln113_12 = add i17 %sext_ln113_19, i17 %sext_ln113_18" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 473 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln114_18 = sext i17 %add_ln113_12" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 474 'sext' 'sext_ln114_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln114_19 = sext i16 %k_sq_05_6_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 475 'sext' 'sext_ln114_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.79ns)   --->   "%add_ln114_12 = add i18 %sext_ln114_18, i18 %sext_ln114_19" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 476 'add' 'add_ln114_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_3356 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_12, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 477 'bitselect' 'tmp_3356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node sum_755)   --->   "%sum_647 = trunc i18 %add_ln114_12" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 478 'trunc' 'sum_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_3357 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_12, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 479 'bitselect' 'tmp_3357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_1085 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_12, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 480 'partselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.43ns)   --->   "%icmp_ln113_24 = icmp_ne  i2 %tmp_1085, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 481 'icmp' 'icmp_ln113_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_24)   --->   "%or_ln113_36 = or i1 %tmp_3357, i1 %icmp_ln113_24" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 482 'or' 'or_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_24)   --->   "%xor_ln113_24 = xor i1 %tmp_3356, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 483 'xor' 'xor_ln113_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_24 = and i1 %or_ln113_36, i1 %xor_ln113_24" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 484 'and' 'and_ln113_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node sum_755)   --->   "%xor_ln113_25 = xor i1 %tmp_3357, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 485 'xor' 'xor_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.43ns)   --->   "%icmp_ln113_25 = icmp_ne  i2 %tmp_1085, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 486 'icmp' 'icmp_ln113_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node sum_755)   --->   "%or_ln113_37 = or i1 %icmp_ln113_25, i1 %xor_ln113_25" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 487 'or' 'or_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node sum_755)   --->   "%and_ln113_25 = and i1 %or_ln113_37, i1 %tmp_3356" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 488 'and' 'and_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node sum_755)   --->   "%select_ln113_24 = select i1 %and_ln113_24, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 489 'select' 'select_ln113_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node sum_755)   --->   "%or_ln113_38 = or i1 %and_ln113_24, i1 %and_ln113_25" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 490 'or' 'or_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_755 = select i1 %or_ln113_38, i16 %select_ln113_24, i16 %sum_647" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 491 'select' 'sum_755' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%tmp_3358 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_755, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 492 'bitselect' 'tmp_3358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%xor_ln117_12 = xor i16 %sum_755, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 493 'xor' 'xor_ln117_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_12 = select i1 %tmp_3358, i16 %xor_ln117_12, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 494 'select' 'select_ln117_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln117_11 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_12, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 495 'partselect' 'trunc_ln117_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_3359 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_12, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 496 'bitselect' 'tmp_3359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.30ns)   --->   "%index_12 = select i1 %tmp_3359, i10 1023, i10 %trunc_ln117_11" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 497 'select' 'index_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln120_24 = zext i10 %index_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 498 'zext' 'zext_ln120_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%exp_table_addr_12 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 499 'getelementptr' 'exp_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [2/2] (1.17ns)   --->   "%exp_table_load_12 = load i10 %exp_table_addr_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 500 'load' 'exp_table_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln113_20 = sext i16 %cluster_sum_13_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 501 'sext' 'sext_ln113_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.78ns)   --->   "%add_ln113_13 = add i17 %sext_ln113_19, i17 %sext_ln113_20" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 502 'add' 'add_ln113_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln114_20 = sext i17 %add_ln113_13" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 503 'sext' 'sext_ln114_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln114_21 = sext i16 %k_sq_05_7_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 504 'sext' 'sext_ln114_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.79ns)   --->   "%add_ln114_13 = add i18 %sext_ln114_20, i18 %sext_ln114_21" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 505 'add' 'add_ln114_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_3362 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_13, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 506 'bitselect' 'tmp_3362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%sum_649 = trunc i18 %add_ln114_13" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 507 'trunc' 'sum_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_3363 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_13, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 508 'bitselect' 'tmp_3363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_1086 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_13, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 509 'partselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.43ns)   --->   "%icmp_ln113_26 = icmp_ne  i2 %tmp_1086, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 510 'icmp' 'icmp_ln113_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_26)   --->   "%or_ln113_39 = or i1 %tmp_3363, i1 %icmp_ln113_26" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 511 'or' 'or_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_26)   --->   "%xor_ln113_26 = xor i1 %tmp_3362, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 512 'xor' 'xor_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_26 = and i1 %or_ln113_39, i1 %xor_ln113_26" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 513 'and' 'and_ln113_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%xor_ln113_27 = xor i1 %tmp_3363, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 514 'xor' 'xor_ln113_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.43ns)   --->   "%icmp_ln113_27 = icmp_ne  i2 %tmp_1086, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 515 'icmp' 'icmp_ln113_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%or_ln113_40 = or i1 %icmp_ln113_27, i1 %xor_ln113_27" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 516 'or' 'or_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%and_ln113_27 = and i1 %or_ln113_40, i1 %tmp_3362" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 517 'and' 'and_ln113_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%select_ln113_26 = select i1 %and_ln113_26, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 518 'select' 'select_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sum_756)   --->   "%or_ln113_41 = or i1 %and_ln113_26, i1 %and_ln113_27" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 519 'or' 'or_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_756 = select i1 %or_ln113_41, i16 %select_ln113_26, i16 %sum_649" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 520 'select' 'sum_756' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_13)   --->   "%tmp_3364 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_756, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 521 'bitselect' 'tmp_3364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_13)   --->   "%xor_ln117_13 = xor i16 %sum_756, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 522 'xor' 'xor_ln117_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_13 = select i1 %tmp_3364, i16 %xor_ln117_13, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 523 'select' 'select_ln117_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln117_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_13, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 524 'partselect' 'trunc_ln117_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_3365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_13, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 525 'bitselect' 'tmp_3365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.30ns)   --->   "%index_13 = select i1 %tmp_3365, i10 1023, i10 %trunc_ln117_12" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 526 'select' 'index_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln120_26 = zext i10 %index_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 527 'zext' 'zext_ln120_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%exp_table_addr_13 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 528 'getelementptr' 'exp_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [2/2] (1.17ns)   --->   "%exp_table_load_13 = load i10 %exp_table_addr_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 529 'load' 'exp_table_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln113_21 = sext i16 %cluster_sum_14_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 530 'sext' 'sext_ln113_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln113_22 = sext i16 %q_sq_05_7_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 531 'sext' 'sext_ln113_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.78ns)   --->   "%add_ln113_14 = add i17 %sext_ln113_22, i17 %sext_ln113_21" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 532 'add' 'add_ln113_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln114_22 = sext i17 %add_ln113_14" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 533 'sext' 'sext_ln114_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.79ns)   --->   "%add_ln114_14 = add i18 %sext_ln114_22, i18 %sext_ln114_19" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 534 'add' 'add_ln114_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_3368 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_14, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 535 'bitselect' 'tmp_3368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node sum_757)   --->   "%sum_651 = trunc i18 %add_ln114_14" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 536 'trunc' 'sum_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_3369 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_14, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 537 'bitselect' 'tmp_3369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_1087 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_14, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 538 'partselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.43ns)   --->   "%icmp_ln113_28 = icmp_ne  i2 %tmp_1087, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 539 'icmp' 'icmp_ln113_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_28)   --->   "%or_ln113_42 = or i1 %tmp_3369, i1 %icmp_ln113_28" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 540 'or' 'or_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_28)   --->   "%xor_ln113_28 = xor i1 %tmp_3368, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 541 'xor' 'xor_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_28 = and i1 %or_ln113_42, i1 %xor_ln113_28" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 542 'and' 'and_ln113_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node sum_757)   --->   "%xor_ln113_29 = xor i1 %tmp_3369, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 543 'xor' 'xor_ln113_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.43ns)   --->   "%icmp_ln113_29 = icmp_ne  i2 %tmp_1087, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 544 'icmp' 'icmp_ln113_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node sum_757)   --->   "%or_ln113_43 = or i1 %icmp_ln113_29, i1 %xor_ln113_29" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 545 'or' 'or_ln113_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node sum_757)   --->   "%and_ln113_29 = and i1 %or_ln113_43, i1 %tmp_3368" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 546 'and' 'and_ln113_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node sum_757)   --->   "%select_ln113_28 = select i1 %and_ln113_28, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 547 'select' 'select_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node sum_757)   --->   "%or_ln113_44 = or i1 %and_ln113_28, i1 %and_ln113_29" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 548 'or' 'or_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_757 = select i1 %or_ln113_44, i16 %select_ln113_28, i16 %sum_651" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 549 'select' 'sum_757' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%tmp_3370 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_757, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 550 'bitselect' 'tmp_3370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%xor_ln117_14 = xor i16 %sum_757, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 551 'xor' 'xor_ln117_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_14 = select i1 %tmp_3370, i16 %xor_ln117_14, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 552 'select' 'select_ln117_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln117_13 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_14, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 553 'partselect' 'trunc_ln117_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_3371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_14, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 554 'bitselect' 'tmp_3371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.30ns)   --->   "%index_14 = select i1 %tmp_3371, i10 1023, i10 %trunc_ln117_13" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 555 'select' 'index_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln120_28 = zext i10 %index_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 556 'zext' 'zext_ln120_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%exp_table_addr_14 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 557 'getelementptr' 'exp_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [2/2] (1.17ns)   --->   "%exp_table_load_14 = load i10 %exp_table_addr_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 558 'load' 'exp_table_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln113_23 = sext i16 %cluster_sum_15_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 559 'sext' 'sext_ln113_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.78ns)   --->   "%add_ln113_15 = add i17 %sext_ln113_22, i17 %sext_ln113_23" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 560 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln114_23 = sext i17 %add_ln113_15" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 561 'sext' 'sext_ln114_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.79ns)   --->   "%add_ln114_15 = add i18 %sext_ln114_23, i18 %sext_ln114_21" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 562 'add' 'add_ln114_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_3374 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_15, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 563 'bitselect' 'tmp_3374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%sum_653 = trunc i18 %add_ln114_15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 564 'trunc' 'sum_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_3375 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_15, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 565 'bitselect' 'tmp_3375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_1088 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_15, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 566 'partselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.43ns)   --->   "%icmp_ln113_30 = icmp_ne  i2 %tmp_1088, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 567 'icmp' 'icmp_ln113_30' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_30)   --->   "%or_ln113_45 = or i1 %tmp_3375, i1 %icmp_ln113_30" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 568 'or' 'or_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_30)   --->   "%xor_ln113_30 = xor i1 %tmp_3374, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 569 'xor' 'xor_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_30 = and i1 %or_ln113_45, i1 %xor_ln113_30" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 570 'and' 'and_ln113_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%xor_ln113_31 = xor i1 %tmp_3375, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 571 'xor' 'xor_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.43ns)   --->   "%icmp_ln113_31 = icmp_ne  i2 %tmp_1088, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 572 'icmp' 'icmp_ln113_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%or_ln113_46 = or i1 %icmp_ln113_31, i1 %xor_ln113_31" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 573 'or' 'or_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%and_ln113_31 = and i1 %or_ln113_46, i1 %tmp_3374" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 574 'and' 'and_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%select_ln113_30 = select i1 %and_ln113_30, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 575 'select' 'select_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node sum_758)   --->   "%or_ln113_47 = or i1 %and_ln113_30, i1 %and_ln113_31" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 576 'or' 'or_ln113_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_758 = select i1 %or_ln113_47, i16 %select_ln113_30, i16 %sum_653" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 577 'select' 'sum_758' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_15)   --->   "%tmp_3376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_758, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 578 'bitselect' 'tmp_3376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_15)   --->   "%xor_ln117_15 = xor i16 %sum_758, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 579 'xor' 'xor_ln117_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_15 = select i1 %tmp_3376, i16 %xor_ln117_15, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 580 'select' 'select_ln117_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln117_14 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_15, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 581 'partselect' 'trunc_ln117_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_3377 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_15, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 582 'bitselect' 'tmp_3377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.30ns)   --->   "%index_15 = select i1 %tmp_3377, i10 1023, i10 %trunc_ln117_14" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 583 'select' 'index_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln120_30 = zext i10 %index_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 584 'zext' 'zext_ln120_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%exp_table_addr_15 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 585 'getelementptr' 'exp_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [2/2] (1.17ns)   --->   "%exp_table_load_15 = load i10 %exp_table_addr_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 586 'load' 'exp_table_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln113_24 = sext i16 %cluster_sum_16_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 587 'sext' 'sext_ln113_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln113_25 = sext i16 %q_sq_05_8_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 588 'sext' 'sext_ln113_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.78ns)   --->   "%add_ln113_16 = add i17 %sext_ln113_25, i17 %sext_ln113_24" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 589 'add' 'add_ln113_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln114_24 = sext i17 %add_ln113_16" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 590 'sext' 'sext_ln114_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln114_25 = sext i16 %k_sq_05_8_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 591 'sext' 'sext_ln114_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.79ns)   --->   "%add_ln114_16 = add i18 %sext_ln114_24, i18 %sext_ln114_25" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 592 'add' 'add_ln114_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_3380 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 593 'bitselect' 'tmp_3380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node sum_759)   --->   "%sum_655 = trunc i18 %add_ln114_16" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 594 'trunc' 'sum_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_3381 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_16, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 595 'bitselect' 'tmp_3381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_1089 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_16, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 596 'partselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.43ns)   --->   "%icmp_ln113_32 = icmp_ne  i2 %tmp_1089, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 597 'icmp' 'icmp_ln113_32' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_32)   --->   "%or_ln113_48 = or i1 %tmp_3381, i1 %icmp_ln113_32" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 598 'or' 'or_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_32)   --->   "%xor_ln113_32 = xor i1 %tmp_3380, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 599 'xor' 'xor_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_32 = and i1 %or_ln113_48, i1 %xor_ln113_32" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 600 'and' 'and_ln113_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node sum_759)   --->   "%xor_ln113_33 = xor i1 %tmp_3381, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 601 'xor' 'xor_ln113_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.43ns)   --->   "%icmp_ln113_33 = icmp_ne  i2 %tmp_1089, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 602 'icmp' 'icmp_ln113_33' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node sum_759)   --->   "%or_ln113_49 = or i1 %icmp_ln113_33, i1 %xor_ln113_33" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 603 'or' 'or_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node sum_759)   --->   "%and_ln113_33 = and i1 %or_ln113_49, i1 %tmp_3380" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 604 'and' 'and_ln113_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node sum_759)   --->   "%select_ln113_32 = select i1 %and_ln113_32, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 605 'select' 'select_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node sum_759)   --->   "%or_ln113_50 = or i1 %and_ln113_32, i1 %and_ln113_33" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 606 'or' 'or_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_759 = select i1 %or_ln113_50, i16 %select_ln113_32, i16 %sum_655" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 607 'select' 'sum_759' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%tmp_3382 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_759, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 608 'bitselect' 'tmp_3382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%xor_ln117_16 = xor i16 %sum_759, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 609 'xor' 'xor_ln117_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_16 = select i1 %tmp_3382, i16 %xor_ln117_16, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 610 'select' 'select_ln117_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln117_15 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_16, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 611 'partselect' 'trunc_ln117_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_3383 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_16, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 612 'bitselect' 'tmp_3383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.30ns)   --->   "%index_16 = select i1 %tmp_3383, i10 1023, i10 %trunc_ln117_15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 613 'select' 'index_16' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln120_32 = zext i10 %index_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 614 'zext' 'zext_ln120_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%exp_table_addr_16 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 615 'getelementptr' 'exp_table_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [2/2] (1.17ns)   --->   "%exp_table_load_16 = load i10 %exp_table_addr_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 616 'load' 'exp_table_load_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln113_26 = sext i16 %cluster_sum_17_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 617 'sext' 'sext_ln113_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.78ns)   --->   "%add_ln113_17 = add i17 %sext_ln113_25, i17 %sext_ln113_26" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 618 'add' 'add_ln113_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln114_26 = sext i17 %add_ln113_17" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 619 'sext' 'sext_ln114_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln114_27 = sext i16 %k_sq_05_9_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 620 'sext' 'sext_ln114_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.79ns)   --->   "%add_ln114_17 = add i18 %sext_ln114_26, i18 %sext_ln114_27" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 621 'add' 'add_ln114_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_3386 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_17, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 622 'bitselect' 'tmp_3386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node sum_760)   --->   "%sum_657 = trunc i18 %add_ln114_17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 623 'trunc' 'sum_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_3387 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_17, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 624 'bitselect' 'tmp_3387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_1090 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_17, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 625 'partselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.43ns)   --->   "%icmp_ln113_34 = icmp_ne  i2 %tmp_1090, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 626 'icmp' 'icmp_ln113_34' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_34)   --->   "%or_ln113_51 = or i1 %tmp_3387, i1 %icmp_ln113_34" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 627 'or' 'or_ln113_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_34)   --->   "%xor_ln113_34 = xor i1 %tmp_3386, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 628 'xor' 'xor_ln113_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_34 = and i1 %or_ln113_51, i1 %xor_ln113_34" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 629 'and' 'and_ln113_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node sum_760)   --->   "%xor_ln113_35 = xor i1 %tmp_3387, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 630 'xor' 'xor_ln113_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.43ns)   --->   "%icmp_ln113_35 = icmp_ne  i2 %tmp_1090, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 631 'icmp' 'icmp_ln113_35' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node sum_760)   --->   "%or_ln113_52 = or i1 %icmp_ln113_35, i1 %xor_ln113_35" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 632 'or' 'or_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node sum_760)   --->   "%and_ln113_35 = and i1 %or_ln113_52, i1 %tmp_3386" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 633 'and' 'and_ln113_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node sum_760)   --->   "%select_ln113_34 = select i1 %and_ln113_34, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 634 'select' 'select_ln113_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node sum_760)   --->   "%or_ln113_53 = or i1 %and_ln113_34, i1 %and_ln113_35" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 635 'or' 'or_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_760 = select i1 %or_ln113_53, i16 %select_ln113_34, i16 %sum_657" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 636 'select' 'sum_760' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_17)   --->   "%tmp_3388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_760, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 637 'bitselect' 'tmp_3388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_17)   --->   "%xor_ln117_17 = xor i16 %sum_760, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 638 'xor' 'xor_ln117_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_17 = select i1 %tmp_3388, i16 %xor_ln117_17, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 639 'select' 'select_ln117_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln117_16 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_17, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 640 'partselect' 'trunc_ln117_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_3389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_17, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 641 'bitselect' 'tmp_3389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.30ns)   --->   "%index_17 = select i1 %tmp_3389, i10 1023, i10 %trunc_ln117_16" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 642 'select' 'index_17' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln120_34 = zext i10 %index_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 643 'zext' 'zext_ln120_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%exp_table_addr_17 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 644 'getelementptr' 'exp_table_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [2/2] (1.17ns)   --->   "%exp_table_load_17 = load i10 %exp_table_addr_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 645 'load' 'exp_table_load_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln113_27 = sext i16 %cluster_sum_18_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 646 'sext' 'sext_ln113_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln113_28 = sext i16 %q_sq_05_9_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 647 'sext' 'sext_ln113_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.78ns)   --->   "%add_ln113_18 = add i17 %sext_ln113_28, i17 %sext_ln113_27" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 648 'add' 'add_ln113_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln114_28 = sext i17 %add_ln113_18" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 649 'sext' 'sext_ln114_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.79ns)   --->   "%add_ln114_18 = add i18 %sext_ln114_28, i18 %sext_ln114_25" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 650 'add' 'add_ln114_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_3392 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_18, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 651 'bitselect' 'tmp_3392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sum_761)   --->   "%sum_659 = trunc i18 %add_ln114_18" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 652 'trunc' 'sum_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_3393 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_18, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 653 'bitselect' 'tmp_3393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_1091 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_18, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 654 'partselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.43ns)   --->   "%icmp_ln113_36 = icmp_ne  i2 %tmp_1091, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 655 'icmp' 'icmp_ln113_36' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_36)   --->   "%or_ln113_54 = or i1 %tmp_3393, i1 %icmp_ln113_36" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 656 'or' 'or_ln113_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_36)   --->   "%xor_ln113_36 = xor i1 %tmp_3392, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 657 'xor' 'xor_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_36 = and i1 %or_ln113_54, i1 %xor_ln113_36" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 658 'and' 'and_ln113_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node sum_761)   --->   "%xor_ln113_37 = xor i1 %tmp_3393, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 659 'xor' 'xor_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.43ns)   --->   "%icmp_ln113_37 = icmp_ne  i2 %tmp_1091, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 660 'icmp' 'icmp_ln113_37' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node sum_761)   --->   "%or_ln113_55 = or i1 %icmp_ln113_37, i1 %xor_ln113_37" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 661 'or' 'or_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node sum_761)   --->   "%and_ln113_37 = and i1 %or_ln113_55, i1 %tmp_3392" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 662 'and' 'and_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sum_761)   --->   "%select_ln113_36 = select i1 %and_ln113_36, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 663 'select' 'select_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node sum_761)   --->   "%or_ln113_56 = or i1 %and_ln113_36, i1 %and_ln113_37" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 664 'or' 'or_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_761 = select i1 %or_ln113_56, i16 %select_ln113_36, i16 %sum_659" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 665 'select' 'sum_761' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%tmp_3394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_761, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 666 'bitselect' 'tmp_3394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%xor_ln117_18 = xor i16 %sum_761, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 667 'xor' 'xor_ln117_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_18 = select i1 %tmp_3394, i16 %xor_ln117_18, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 668 'select' 'select_ln117_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln117_17 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_18, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 669 'partselect' 'trunc_ln117_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_3395 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_18, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 670 'bitselect' 'tmp_3395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.30ns)   --->   "%index_18 = select i1 %tmp_3395, i10 1023, i10 %trunc_ln117_17" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 671 'select' 'index_18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln120_36 = zext i10 %index_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 672 'zext' 'zext_ln120_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%exp_table_addr_18 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 673 'getelementptr' 'exp_table_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [2/2] (1.17ns)   --->   "%exp_table_load_18 = load i10 %exp_table_addr_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 674 'load' 'exp_table_load_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln113_29 = sext i16 %cluster_sum_19_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 675 'sext' 'sext_ln113_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.78ns)   --->   "%add_ln113_19 = add i17 %sext_ln113_28, i17 %sext_ln113_29" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 676 'add' 'add_ln113_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln114_29 = sext i17 %add_ln113_19" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 677 'sext' 'sext_ln114_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.79ns)   --->   "%add_ln114_19 = add i18 %sext_ln114_29, i18 %sext_ln114_27" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 678 'add' 'add_ln114_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_3398 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_19, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 679 'bitselect' 'tmp_3398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node sum_762)   --->   "%sum_661 = trunc i18 %add_ln114_19" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 680 'trunc' 'sum_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_3399 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_19, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 681 'bitselect' 'tmp_3399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_1092 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_19, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 682 'partselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.43ns)   --->   "%icmp_ln113_38 = icmp_ne  i2 %tmp_1092, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 683 'icmp' 'icmp_ln113_38' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_38)   --->   "%or_ln113_57 = or i1 %tmp_3399, i1 %icmp_ln113_38" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 684 'or' 'or_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_38)   --->   "%xor_ln113_38 = xor i1 %tmp_3398, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 685 'xor' 'xor_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_38 = and i1 %or_ln113_57, i1 %xor_ln113_38" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 686 'and' 'and_ln113_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node sum_762)   --->   "%xor_ln113_39 = xor i1 %tmp_3399, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 687 'xor' 'xor_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.43ns)   --->   "%icmp_ln113_39 = icmp_ne  i2 %tmp_1092, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 688 'icmp' 'icmp_ln113_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node sum_762)   --->   "%or_ln113_58 = or i1 %icmp_ln113_39, i1 %xor_ln113_39" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 689 'or' 'or_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node sum_762)   --->   "%and_ln113_39 = and i1 %or_ln113_58, i1 %tmp_3398" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 690 'and' 'and_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node sum_762)   --->   "%select_ln113_38 = select i1 %and_ln113_38, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 691 'select' 'select_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node sum_762)   --->   "%or_ln113_59 = or i1 %and_ln113_38, i1 %and_ln113_39" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 692 'or' 'or_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_762 = select i1 %or_ln113_59, i16 %select_ln113_38, i16 %sum_661" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 693 'select' 'sum_762' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_19)   --->   "%tmp_3400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_762, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 694 'bitselect' 'tmp_3400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_19)   --->   "%xor_ln117_19 = xor i16 %sum_762, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 695 'xor' 'xor_ln117_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_19 = select i1 %tmp_3400, i16 %xor_ln117_19, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 696 'select' 'select_ln117_19' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln117_18 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_19, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 697 'partselect' 'trunc_ln117_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_3401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_19, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 698 'bitselect' 'tmp_3401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.30ns)   --->   "%index_19 = select i1 %tmp_3401, i10 1023, i10 %trunc_ln117_18" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 699 'select' 'index_19' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln120_38 = zext i10 %index_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 700 'zext' 'zext_ln120_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%exp_table_addr_19 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 701 'getelementptr' 'exp_table_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [2/2] (1.17ns)   --->   "%exp_table_load_19 = load i10 %exp_table_addr_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 702 'load' 'exp_table_load_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln113_30 = sext i16 %cluster_sum_20_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 703 'sext' 'sext_ln113_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln113_31 = sext i16 %q_sq_05_10_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 704 'sext' 'sext_ln113_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.78ns)   --->   "%add_ln113_20 = add i17 %sext_ln113_31, i17 %sext_ln113_30" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 705 'add' 'add_ln113_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln114_30 = sext i17 %add_ln113_20" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 706 'sext' 'sext_ln114_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln114_31 = sext i16 %k_sq_05_10_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 707 'sext' 'sext_ln114_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.79ns)   --->   "%add_ln114_20 = add i18 %sext_ln114_30, i18 %sext_ln114_31" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 708 'add' 'add_ln114_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_3404 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_20, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 709 'bitselect' 'tmp_3404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node sum_763)   --->   "%sum_663 = trunc i18 %add_ln114_20" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 710 'trunc' 'sum_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_3405 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_20, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 711 'bitselect' 'tmp_3405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_1093 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_20, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 712 'partselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.43ns)   --->   "%icmp_ln113_40 = icmp_ne  i2 %tmp_1093, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 713 'icmp' 'icmp_ln113_40' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_40)   --->   "%or_ln113_60 = or i1 %tmp_3405, i1 %icmp_ln113_40" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 714 'or' 'or_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_40)   --->   "%xor_ln113_40 = xor i1 %tmp_3404, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 715 'xor' 'xor_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_40 = and i1 %or_ln113_60, i1 %xor_ln113_40" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 716 'and' 'and_ln113_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node sum_763)   --->   "%xor_ln113_41 = xor i1 %tmp_3405, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 717 'xor' 'xor_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.43ns)   --->   "%icmp_ln113_41 = icmp_ne  i2 %tmp_1093, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 718 'icmp' 'icmp_ln113_41' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node sum_763)   --->   "%or_ln113_61 = or i1 %icmp_ln113_41, i1 %xor_ln113_41" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 719 'or' 'or_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node sum_763)   --->   "%and_ln113_41 = and i1 %or_ln113_61, i1 %tmp_3404" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 720 'and' 'and_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node sum_763)   --->   "%select_ln113_40 = select i1 %and_ln113_40, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 721 'select' 'select_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node sum_763)   --->   "%or_ln113_62 = or i1 %and_ln113_40, i1 %and_ln113_41" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 722 'or' 'or_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 723 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_763 = select i1 %or_ln113_62, i16 %select_ln113_40, i16 %sum_663" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 723 'select' 'sum_763' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%tmp_3406 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_763, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 724 'bitselect' 'tmp_3406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%xor_ln117_20 = xor i16 %sum_763, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 725 'xor' 'xor_ln117_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_20 = select i1 %tmp_3406, i16 %xor_ln117_20, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 726 'select' 'select_ln117_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln117_19 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_20, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 727 'partselect' 'trunc_ln117_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_3407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_20, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 728 'bitselect' 'tmp_3407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.30ns)   --->   "%index_20 = select i1 %tmp_3407, i10 1023, i10 %trunc_ln117_19" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 729 'select' 'index_20' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln120_40 = zext i10 %index_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 730 'zext' 'zext_ln120_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%exp_table_addr_20 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 731 'getelementptr' 'exp_table_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [2/2] (1.17ns)   --->   "%exp_table_load_20 = load i10 %exp_table_addr_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 732 'load' 'exp_table_load_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln113_32 = sext i16 %cluster_sum_21_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 733 'sext' 'sext_ln113_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.78ns)   --->   "%add_ln113_21 = add i17 %sext_ln113_31, i17 %sext_ln113_32" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 734 'add' 'add_ln113_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln114_32 = sext i17 %add_ln113_21" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 735 'sext' 'sext_ln114_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln114_33 = sext i16 %k_sq_05_11_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 736 'sext' 'sext_ln114_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.79ns)   --->   "%add_ln114_21 = add i18 %sext_ln114_32, i18 %sext_ln114_33" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 737 'add' 'add_ln114_21' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_3410 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_21, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 738 'bitselect' 'tmp_3410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node sum_764)   --->   "%sum_665 = trunc i18 %add_ln114_21" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 739 'trunc' 'sum_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_3411 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_21, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 740 'bitselect' 'tmp_3411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_1094 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_21, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 741 'partselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.43ns)   --->   "%icmp_ln113_42 = icmp_ne  i2 %tmp_1094, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 742 'icmp' 'icmp_ln113_42' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_42)   --->   "%or_ln113_63 = or i1 %tmp_3411, i1 %icmp_ln113_42" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 743 'or' 'or_ln113_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_42)   --->   "%xor_ln113_42 = xor i1 %tmp_3410, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 744 'xor' 'xor_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_42 = and i1 %or_ln113_63, i1 %xor_ln113_42" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 745 'and' 'and_ln113_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node sum_764)   --->   "%xor_ln113_43 = xor i1 %tmp_3411, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 746 'xor' 'xor_ln113_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.43ns)   --->   "%icmp_ln113_43 = icmp_ne  i2 %tmp_1094, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 747 'icmp' 'icmp_ln113_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node sum_764)   --->   "%or_ln113_64 = or i1 %icmp_ln113_43, i1 %xor_ln113_43" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 748 'or' 'or_ln113_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node sum_764)   --->   "%and_ln113_43 = and i1 %or_ln113_64, i1 %tmp_3410" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 749 'and' 'and_ln113_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node sum_764)   --->   "%select_ln113_42 = select i1 %and_ln113_42, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 750 'select' 'select_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node sum_764)   --->   "%or_ln113_65 = or i1 %and_ln113_42, i1 %and_ln113_43" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 751 'or' 'or_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_764 = select i1 %or_ln113_65, i16 %select_ln113_42, i16 %sum_665" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 752 'select' 'sum_764' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_21)   --->   "%tmp_3412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_764, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 753 'bitselect' 'tmp_3412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_21)   --->   "%xor_ln117_21 = xor i16 %sum_764, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 754 'xor' 'xor_ln117_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_21 = select i1 %tmp_3412, i16 %xor_ln117_21, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 755 'select' 'select_ln117_21' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln117_20 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_21, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 756 'partselect' 'trunc_ln117_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_3413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_21, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 757 'bitselect' 'tmp_3413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.30ns)   --->   "%index_21 = select i1 %tmp_3413, i10 1023, i10 %trunc_ln117_20" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 758 'select' 'index_21' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln120_42 = zext i10 %index_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 759 'zext' 'zext_ln120_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%exp_table_addr_21 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 760 'getelementptr' 'exp_table_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [2/2] (1.17ns)   --->   "%exp_table_load_21 = load i10 %exp_table_addr_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 761 'load' 'exp_table_load_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln113_33 = sext i16 %cluster_sum_22_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 762 'sext' 'sext_ln113_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln113_34 = sext i16 %q_sq_05_11_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 763 'sext' 'sext_ln113_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.78ns)   --->   "%add_ln113_22 = add i17 %sext_ln113_34, i17 %sext_ln113_33" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 764 'add' 'add_ln113_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln114_34 = sext i17 %add_ln113_22" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 765 'sext' 'sext_ln114_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.79ns)   --->   "%add_ln114_22 = add i18 %sext_ln114_34, i18 %sext_ln114_31" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 766 'add' 'add_ln114_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_3416 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_22, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 767 'bitselect' 'tmp_3416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node sum_765)   --->   "%sum_667 = trunc i18 %add_ln114_22" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 768 'trunc' 'sum_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_3417 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_22, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 769 'bitselect' 'tmp_3417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_1095 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_22, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 770 'partselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.43ns)   --->   "%icmp_ln113_44 = icmp_ne  i2 %tmp_1095, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 771 'icmp' 'icmp_ln113_44' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_44)   --->   "%or_ln113_66 = or i1 %tmp_3417, i1 %icmp_ln113_44" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 772 'or' 'or_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_44)   --->   "%xor_ln113_44 = xor i1 %tmp_3416, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 773 'xor' 'xor_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_44 = and i1 %or_ln113_66, i1 %xor_ln113_44" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 774 'and' 'and_ln113_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node sum_765)   --->   "%xor_ln113_45 = xor i1 %tmp_3417, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 775 'xor' 'xor_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.43ns)   --->   "%icmp_ln113_45 = icmp_ne  i2 %tmp_1095, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 776 'icmp' 'icmp_ln113_45' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node sum_765)   --->   "%or_ln113_67 = or i1 %icmp_ln113_45, i1 %xor_ln113_45" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 777 'or' 'or_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node sum_765)   --->   "%and_ln113_45 = and i1 %or_ln113_67, i1 %tmp_3416" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 778 'and' 'and_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node sum_765)   --->   "%select_ln113_44 = select i1 %and_ln113_44, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 779 'select' 'select_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node sum_765)   --->   "%or_ln113_68 = or i1 %and_ln113_44, i1 %and_ln113_45" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 780 'or' 'or_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_765 = select i1 %or_ln113_68, i16 %select_ln113_44, i16 %sum_667" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 781 'select' 'sum_765' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%tmp_3418 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_765, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 782 'bitselect' 'tmp_3418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%xor_ln117_22 = xor i16 %sum_765, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 783 'xor' 'xor_ln117_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_22 = select i1 %tmp_3418, i16 %xor_ln117_22, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 784 'select' 'select_ln117_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln117_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_22, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 785 'partselect' 'trunc_ln117_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_3419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_22, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 786 'bitselect' 'tmp_3419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.30ns)   --->   "%index_22 = select i1 %tmp_3419, i10 1023, i10 %trunc_ln117_21" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 787 'select' 'index_22' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln120_44 = zext i10 %index_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 788 'zext' 'zext_ln120_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%exp_table_addr_22 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 789 'getelementptr' 'exp_table_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [2/2] (1.17ns)   --->   "%exp_table_load_22 = load i10 %exp_table_addr_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 790 'load' 'exp_table_load_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln113_35 = sext i16 %cluster_sum_23_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 791 'sext' 'sext_ln113_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.78ns)   --->   "%add_ln113_23 = add i17 %sext_ln113_34, i17 %sext_ln113_35" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 792 'add' 'add_ln113_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln114_35 = sext i17 %add_ln113_23" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 793 'sext' 'sext_ln114_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.79ns)   --->   "%add_ln114_23 = add i18 %sext_ln114_35, i18 %sext_ln114_33" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 794 'add' 'add_ln114_23' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_3422 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_23, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 795 'bitselect' 'tmp_3422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node sum_766)   --->   "%sum_669 = trunc i18 %add_ln114_23" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 796 'trunc' 'sum_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_3423 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_23, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 797 'bitselect' 'tmp_3423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_1096 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_23, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 798 'partselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.43ns)   --->   "%icmp_ln113_46 = icmp_ne  i2 %tmp_1096, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 799 'icmp' 'icmp_ln113_46' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_46)   --->   "%or_ln113_69 = or i1 %tmp_3423, i1 %icmp_ln113_46" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 800 'or' 'or_ln113_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_46)   --->   "%xor_ln113_46 = xor i1 %tmp_3422, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 801 'xor' 'xor_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_46 = and i1 %or_ln113_69, i1 %xor_ln113_46" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 802 'and' 'and_ln113_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node sum_766)   --->   "%xor_ln113_47 = xor i1 %tmp_3423, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 803 'xor' 'xor_ln113_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.43ns)   --->   "%icmp_ln113_47 = icmp_ne  i2 %tmp_1096, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 804 'icmp' 'icmp_ln113_47' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node sum_766)   --->   "%or_ln113_70 = or i1 %icmp_ln113_47, i1 %xor_ln113_47" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 805 'or' 'or_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node sum_766)   --->   "%and_ln113_47 = and i1 %or_ln113_70, i1 %tmp_3422" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 806 'and' 'and_ln113_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node sum_766)   --->   "%select_ln113_46 = select i1 %and_ln113_46, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 807 'select' 'select_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node sum_766)   --->   "%or_ln113_71 = or i1 %and_ln113_46, i1 %and_ln113_47" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 808 'or' 'or_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_766 = select i1 %or_ln113_71, i16 %select_ln113_46, i16 %sum_669" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 809 'select' 'sum_766' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_23)   --->   "%tmp_3424 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_766, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 810 'bitselect' 'tmp_3424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_23)   --->   "%xor_ln117_23 = xor i16 %sum_766, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 811 'xor' 'xor_ln117_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_23 = select i1 %tmp_3424, i16 %xor_ln117_23, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 812 'select' 'select_ln117_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln117_22 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_23, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 813 'partselect' 'trunc_ln117_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_3425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_23, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 814 'bitselect' 'tmp_3425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.30ns)   --->   "%index_23 = select i1 %tmp_3425, i10 1023, i10 %trunc_ln117_22" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 815 'select' 'index_23' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln120_46 = zext i10 %index_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 816 'zext' 'zext_ln120_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%exp_table_addr_23 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 817 'getelementptr' 'exp_table_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [2/2] (1.17ns)   --->   "%exp_table_load_23 = load i10 %exp_table_addr_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 818 'load' 'exp_table_load_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln113_36 = sext i16 %cluster_sum_24_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 819 'sext' 'sext_ln113_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln113_37 = sext i16 %q_sq_05_12_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 820 'sext' 'sext_ln113_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln113_24 = add i17 %sext_ln113_37, i17 %sext_ln113_36" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 821 'add' 'add_ln113_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln114_36 = sext i17 %add_ln113_24" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 822 'sext' 'sext_ln114_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln114_37 = sext i16 %k_sq_05_12_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 823 'sext' 'sext_ln114_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.79ns)   --->   "%add_ln114_24 = add i18 %sext_ln114_36, i18 %sext_ln114_37" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 824 'add' 'add_ln114_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_3428 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_24, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 825 'bitselect' 'tmp_3428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node sum_767)   --->   "%sum_671 = trunc i18 %add_ln114_24" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 826 'trunc' 'sum_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_3429 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_24, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 827 'bitselect' 'tmp_3429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_1097 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_24, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 828 'partselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.43ns)   --->   "%icmp_ln113_48 = icmp_ne  i2 %tmp_1097, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 829 'icmp' 'icmp_ln113_48' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_48)   --->   "%or_ln113_72 = or i1 %tmp_3429, i1 %icmp_ln113_48" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 830 'or' 'or_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_48)   --->   "%xor_ln113_48 = xor i1 %tmp_3428, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 831 'xor' 'xor_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_48 = and i1 %or_ln113_72, i1 %xor_ln113_48" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 832 'and' 'and_ln113_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node sum_767)   --->   "%xor_ln113_49 = xor i1 %tmp_3429, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 833 'xor' 'xor_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.43ns)   --->   "%icmp_ln113_49 = icmp_ne  i2 %tmp_1097, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 834 'icmp' 'icmp_ln113_49' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node sum_767)   --->   "%or_ln113_73 = or i1 %icmp_ln113_49, i1 %xor_ln113_49" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 835 'or' 'or_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node sum_767)   --->   "%and_ln113_49 = and i1 %or_ln113_73, i1 %tmp_3428" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 836 'and' 'and_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node sum_767)   --->   "%select_ln113_48 = select i1 %and_ln113_48, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 837 'select' 'select_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node sum_767)   --->   "%or_ln113_74 = or i1 %and_ln113_48, i1 %and_ln113_49" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 838 'or' 'or_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_767 = select i1 %or_ln113_74, i16 %select_ln113_48, i16 %sum_671" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 839 'select' 'sum_767' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%tmp_3430 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_767, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 840 'bitselect' 'tmp_3430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%xor_ln117_24 = xor i16 %sum_767, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 841 'xor' 'xor_ln117_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_24 = select i1 %tmp_3430, i16 %xor_ln117_24, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 842 'select' 'select_ln117_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln117_23 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_24, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 843 'partselect' 'trunc_ln117_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_3431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_24, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 844 'bitselect' 'tmp_3431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.30ns)   --->   "%index_24 = select i1 %tmp_3431, i10 1023, i10 %trunc_ln117_23" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 845 'select' 'index_24' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln120_48 = zext i10 %index_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 846 'zext' 'zext_ln120_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%exp_table_addr_24 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 847 'getelementptr' 'exp_table_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [2/2] (1.17ns)   --->   "%exp_table_load_24 = load i10 %exp_table_addr_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 848 'load' 'exp_table_load_24' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln113_38 = sext i16 %cluster_sum_25_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 849 'sext' 'sext_ln113_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.78ns)   --->   "%add_ln113_25 = add i17 %sext_ln113_37, i17 %sext_ln113_38" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 850 'add' 'add_ln113_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln114_38 = sext i17 %add_ln113_25" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 851 'sext' 'sext_ln114_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln114_39 = sext i16 %k_sq_05_13_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 852 'sext' 'sext_ln114_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.79ns)   --->   "%add_ln114_25 = add i18 %sext_ln114_38, i18 %sext_ln114_39" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 853 'add' 'add_ln114_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_3434 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_25, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 854 'bitselect' 'tmp_3434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node sum_768)   --->   "%sum_673 = trunc i18 %add_ln114_25" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 855 'trunc' 'sum_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_3435 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_25, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 856 'bitselect' 'tmp_3435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_1098 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_25, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 857 'partselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.43ns)   --->   "%icmp_ln113_50 = icmp_ne  i2 %tmp_1098, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 858 'icmp' 'icmp_ln113_50' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_50)   --->   "%or_ln113_75 = or i1 %tmp_3435, i1 %icmp_ln113_50" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 859 'or' 'or_ln113_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_50)   --->   "%xor_ln113_50 = xor i1 %tmp_3434, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 860 'xor' 'xor_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 861 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_50 = and i1 %or_ln113_75, i1 %xor_ln113_50" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 861 'and' 'and_ln113_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node sum_768)   --->   "%xor_ln113_51 = xor i1 %tmp_3435, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 862 'xor' 'xor_ln113_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.43ns)   --->   "%icmp_ln113_51 = icmp_ne  i2 %tmp_1098, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 863 'icmp' 'icmp_ln113_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node sum_768)   --->   "%or_ln113_76 = or i1 %icmp_ln113_51, i1 %xor_ln113_51" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 864 'or' 'or_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node sum_768)   --->   "%and_ln113_51 = and i1 %or_ln113_76, i1 %tmp_3434" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 865 'and' 'and_ln113_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node sum_768)   --->   "%select_ln113_50 = select i1 %and_ln113_50, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 866 'select' 'select_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node sum_768)   --->   "%or_ln113_77 = or i1 %and_ln113_50, i1 %and_ln113_51" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 867 'or' 'or_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 868 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_768 = select i1 %or_ln113_77, i16 %select_ln113_50, i16 %sum_673" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 868 'select' 'sum_768' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_25)   --->   "%tmp_3436 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_768, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 869 'bitselect' 'tmp_3436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_25)   --->   "%xor_ln117_25 = xor i16 %sum_768, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 870 'xor' 'xor_ln117_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_25 = select i1 %tmp_3436, i16 %xor_ln117_25, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 871 'select' 'select_ln117_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln117_24 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_25, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 872 'partselect' 'trunc_ln117_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_3437 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_25, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 873 'bitselect' 'tmp_3437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.30ns)   --->   "%index_25 = select i1 %tmp_3437, i10 1023, i10 %trunc_ln117_24" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 874 'select' 'index_25' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln120_50 = zext i10 %index_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 875 'zext' 'zext_ln120_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%exp_table_addr_25 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 876 'getelementptr' 'exp_table_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [2/2] (1.17ns)   --->   "%exp_table_load_25 = load i10 %exp_table_addr_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 877 'load' 'exp_table_load_25' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln113_39 = sext i16 %cluster_sum_26_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 878 'sext' 'sext_ln113_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln113_40 = sext i16 %q_sq_05_13_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 879 'sext' 'sext_ln113_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.78ns)   --->   "%add_ln113_26 = add i17 %sext_ln113_40, i17 %sext_ln113_39" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 880 'add' 'add_ln113_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln114_40 = sext i17 %add_ln113_26" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 881 'sext' 'sext_ln114_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.79ns)   --->   "%add_ln114_26 = add i18 %sext_ln114_40, i18 %sext_ln114_37" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 882 'add' 'add_ln114_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_3440 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_26, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 883 'bitselect' 'tmp_3440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node sum_769)   --->   "%sum_675 = trunc i18 %add_ln114_26" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 884 'trunc' 'sum_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_3441 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_26, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 885 'bitselect' 'tmp_3441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_1099 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_26, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 886 'partselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.43ns)   --->   "%icmp_ln113_52 = icmp_ne  i2 %tmp_1099, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 887 'icmp' 'icmp_ln113_52' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_52)   --->   "%or_ln113_78 = or i1 %tmp_3441, i1 %icmp_ln113_52" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 888 'or' 'or_ln113_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_52)   --->   "%xor_ln113_52 = xor i1 %tmp_3440, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 889 'xor' 'xor_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_52 = and i1 %or_ln113_78, i1 %xor_ln113_52" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 890 'and' 'and_ln113_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node sum_769)   --->   "%xor_ln113_53 = xor i1 %tmp_3441, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 891 'xor' 'xor_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.43ns)   --->   "%icmp_ln113_53 = icmp_ne  i2 %tmp_1099, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 892 'icmp' 'icmp_ln113_53' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node sum_769)   --->   "%or_ln113_79 = or i1 %icmp_ln113_53, i1 %xor_ln113_53" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 893 'or' 'or_ln113_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node sum_769)   --->   "%and_ln113_53 = and i1 %or_ln113_79, i1 %tmp_3440" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 894 'and' 'and_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node sum_769)   --->   "%select_ln113_52 = select i1 %and_ln113_52, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 895 'select' 'select_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node sum_769)   --->   "%or_ln113_80 = or i1 %and_ln113_52, i1 %and_ln113_53" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 896 'or' 'or_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_769 = select i1 %or_ln113_80, i16 %select_ln113_52, i16 %sum_675" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 897 'select' 'sum_769' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%tmp_3442 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_769, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 898 'bitselect' 'tmp_3442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%xor_ln117_26 = xor i16 %sum_769, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 899 'xor' 'xor_ln117_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_26 = select i1 %tmp_3442, i16 %xor_ln117_26, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 900 'select' 'select_ln117_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln117_25 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_26, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 901 'partselect' 'trunc_ln117_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_3443 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_26, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 902 'bitselect' 'tmp_3443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.30ns)   --->   "%index_26 = select i1 %tmp_3443, i10 1023, i10 %trunc_ln117_25" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 903 'select' 'index_26' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln120_52 = zext i10 %index_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 904 'zext' 'zext_ln120_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%exp_table_addr_26 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 905 'getelementptr' 'exp_table_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [2/2] (1.17ns)   --->   "%exp_table_load_26 = load i10 %exp_table_addr_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 906 'load' 'exp_table_load_26' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln113_41 = sext i16 %cluster_sum_27_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 907 'sext' 'sext_ln113_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.78ns)   --->   "%add_ln113_27 = add i17 %sext_ln113_40, i17 %sext_ln113_41" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 908 'add' 'add_ln113_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln114_41 = sext i17 %add_ln113_27" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 909 'sext' 'sext_ln114_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.79ns)   --->   "%add_ln114_27 = add i18 %sext_ln114_41, i18 %sext_ln114_39" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 910 'add' 'add_ln114_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_3446 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_27, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 911 'bitselect' 'tmp_3446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node sum_770)   --->   "%sum_677 = trunc i18 %add_ln114_27" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 912 'trunc' 'sum_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_3447 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_27, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 913 'bitselect' 'tmp_3447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_1100 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_27, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 914 'partselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.43ns)   --->   "%icmp_ln113_54 = icmp_ne  i2 %tmp_1100, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 915 'icmp' 'icmp_ln113_54' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_54)   --->   "%or_ln113_81 = or i1 %tmp_3447, i1 %icmp_ln113_54" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 916 'or' 'or_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_54)   --->   "%xor_ln113_54 = xor i1 %tmp_3446, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 917 'xor' 'xor_ln113_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_54 = and i1 %or_ln113_81, i1 %xor_ln113_54" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 918 'and' 'and_ln113_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node sum_770)   --->   "%xor_ln113_55 = xor i1 %tmp_3447, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 919 'xor' 'xor_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.43ns)   --->   "%icmp_ln113_55 = icmp_ne  i2 %tmp_1100, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 920 'icmp' 'icmp_ln113_55' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node sum_770)   --->   "%or_ln113_82 = or i1 %icmp_ln113_55, i1 %xor_ln113_55" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 921 'or' 'or_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node sum_770)   --->   "%and_ln113_55 = and i1 %or_ln113_82, i1 %tmp_3446" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 922 'and' 'and_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node sum_770)   --->   "%select_ln113_54 = select i1 %and_ln113_54, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 923 'select' 'select_ln113_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node sum_770)   --->   "%or_ln113_83 = or i1 %and_ln113_54, i1 %and_ln113_55" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 924 'or' 'or_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_770 = select i1 %or_ln113_83, i16 %select_ln113_54, i16 %sum_677" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 925 'select' 'sum_770' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_27)   --->   "%tmp_3448 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_770, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 926 'bitselect' 'tmp_3448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_27)   --->   "%xor_ln117_27 = xor i16 %sum_770, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 927 'xor' 'xor_ln117_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_27 = select i1 %tmp_3448, i16 %xor_ln117_27, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 928 'select' 'select_ln117_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln117_26 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_27, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 929 'partselect' 'trunc_ln117_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_3449 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_27, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 930 'bitselect' 'tmp_3449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.30ns)   --->   "%index_27 = select i1 %tmp_3449, i10 1023, i10 %trunc_ln117_26" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 931 'select' 'index_27' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln120_54 = zext i10 %index_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 932 'zext' 'zext_ln120_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%exp_table_addr_27 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 933 'getelementptr' 'exp_table_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [2/2] (1.17ns)   --->   "%exp_table_load_27 = load i10 %exp_table_addr_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 934 'load' 'exp_table_load_27' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln113_42 = sext i16 %cluster_sum_28_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 935 'sext' 'sext_ln113_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln113_43 = sext i16 %q_sq_05_14_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 936 'sext' 'sext_ln113_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.78ns)   --->   "%add_ln113_28 = add i17 %sext_ln113_43, i17 %sext_ln113_42" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 937 'add' 'add_ln113_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln114_42 = sext i17 %add_ln113_28" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 938 'sext' 'sext_ln114_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln114_43 = sext i16 %k_sq_05_14_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 939 'sext' 'sext_ln114_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.79ns)   --->   "%add_ln114_28 = add i18 %sext_ln114_42, i18 %sext_ln114_43" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 940 'add' 'add_ln114_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_3452 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_28, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 941 'bitselect' 'tmp_3452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node sum_771)   --->   "%sum_679 = trunc i18 %add_ln114_28" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 942 'trunc' 'sum_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_3453 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_28, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 943 'bitselect' 'tmp_3453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_1101 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_28, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 944 'partselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.43ns)   --->   "%icmp_ln113_56 = icmp_ne  i2 %tmp_1101, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 945 'icmp' 'icmp_ln113_56' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_56)   --->   "%or_ln113_84 = or i1 %tmp_3453, i1 %icmp_ln113_56" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 946 'or' 'or_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_56)   --->   "%xor_ln113_56 = xor i1 %tmp_3452, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 947 'xor' 'xor_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_56 = and i1 %or_ln113_84, i1 %xor_ln113_56" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 948 'and' 'and_ln113_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node sum_771)   --->   "%xor_ln113_57 = xor i1 %tmp_3453, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 949 'xor' 'xor_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.43ns)   --->   "%icmp_ln113_57 = icmp_ne  i2 %tmp_1101, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 950 'icmp' 'icmp_ln113_57' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node sum_771)   --->   "%or_ln113_85 = or i1 %icmp_ln113_57, i1 %xor_ln113_57" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 951 'or' 'or_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sum_771)   --->   "%and_ln113_57 = and i1 %or_ln113_85, i1 %tmp_3452" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 952 'and' 'and_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node sum_771)   --->   "%select_ln113_56 = select i1 %and_ln113_56, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 953 'select' 'select_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sum_771)   --->   "%or_ln113_86 = or i1 %and_ln113_56, i1 %and_ln113_57" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 954 'or' 'or_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_771 = select i1 %or_ln113_86, i16 %select_ln113_56, i16 %sum_679" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 955 'select' 'sum_771' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_28)   --->   "%tmp_3454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_771, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 956 'bitselect' 'tmp_3454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_28)   --->   "%xor_ln117_28 = xor i16 %sum_771, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 957 'xor' 'xor_ln117_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_28 = select i1 %tmp_3454, i16 %xor_ln117_28, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 958 'select' 'select_ln117_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln117_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_28, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 959 'partselect' 'trunc_ln117_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_3455 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_28, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 960 'bitselect' 'tmp_3455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.30ns)   --->   "%index_28 = select i1 %tmp_3455, i10 1023, i10 %trunc_ln117_27" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 961 'select' 'index_28' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln120_56 = zext i10 %index_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 962 'zext' 'zext_ln120_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%exp_table_addr_28 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 963 'getelementptr' 'exp_table_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [2/2] (1.17ns)   --->   "%exp_table_load_28 = load i10 %exp_table_addr_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 964 'load' 'exp_table_load_28' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln113_44 = sext i16 %cluster_sum_29_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 965 'sext' 'sext_ln113_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.78ns)   --->   "%add_ln113_29 = add i17 %sext_ln113_43, i17 %sext_ln113_44" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 966 'add' 'add_ln113_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln114_44 = sext i17 %add_ln113_29" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 967 'sext' 'sext_ln114_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln114_45 = sext i16 %k_sq_05_15_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 968 'sext' 'sext_ln114_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.79ns)   --->   "%add_ln114_29 = add i18 %sext_ln114_44, i18 %sext_ln114_45" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 969 'add' 'add_ln114_29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_3458 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_29, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 970 'bitselect' 'tmp_3458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node sum_772)   --->   "%sum_681 = trunc i18 %add_ln114_29" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 971 'trunc' 'sum_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_3459 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_29, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 972 'bitselect' 'tmp_3459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_1102 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_29, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 973 'partselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.43ns)   --->   "%icmp_ln113_58 = icmp_ne  i2 %tmp_1102, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 974 'icmp' 'icmp_ln113_58' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_58)   --->   "%or_ln113_87 = or i1 %tmp_3459, i1 %icmp_ln113_58" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 975 'or' 'or_ln113_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_58)   --->   "%xor_ln113_58 = xor i1 %tmp_3458, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 976 'xor' 'xor_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_58 = and i1 %or_ln113_87, i1 %xor_ln113_58" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 977 'and' 'and_ln113_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node sum_772)   --->   "%xor_ln113_59 = xor i1 %tmp_3459, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 978 'xor' 'xor_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.43ns)   --->   "%icmp_ln113_59 = icmp_ne  i2 %tmp_1102, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 979 'icmp' 'icmp_ln113_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node sum_772)   --->   "%or_ln113_88 = or i1 %icmp_ln113_59, i1 %xor_ln113_59" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 980 'or' 'or_ln113_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node sum_772)   --->   "%and_ln113_59 = and i1 %or_ln113_88, i1 %tmp_3458" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 981 'and' 'and_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node sum_772)   --->   "%select_ln113_58 = select i1 %and_ln113_58, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 982 'select' 'select_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node sum_772)   --->   "%or_ln113_89 = or i1 %and_ln113_58, i1 %and_ln113_59" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 983 'or' 'or_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_772 = select i1 %or_ln113_89, i16 %select_ln113_58, i16 %sum_681" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 984 'select' 'sum_772' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_29)   --->   "%tmp_3460 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_772, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 985 'bitselect' 'tmp_3460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_29)   --->   "%xor_ln117_29 = xor i16 %sum_772, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 986 'xor' 'xor_ln117_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_29 = select i1 %tmp_3460, i16 %xor_ln117_29, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 987 'select' 'select_ln117_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln117_28 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_29, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 988 'partselect' 'trunc_ln117_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_3461 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_29, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 989 'bitselect' 'tmp_3461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.30ns)   --->   "%index_29 = select i1 %tmp_3461, i10 1023, i10 %trunc_ln117_28" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 990 'select' 'index_29' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln120_58 = zext i10 %index_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 991 'zext' 'zext_ln120_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%exp_table_addr_29 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 992 'getelementptr' 'exp_table_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [2/2] (1.17ns)   --->   "%exp_table_load_29 = load i10 %exp_table_addr_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 993 'load' 'exp_table_load_29' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln113_45 = sext i16 %cluster_sum_30_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 994 'sext' 'sext_ln113_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln113_46 = sext i16 %q_sq_05_15_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 995 'sext' 'sext_ln113_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.78ns)   --->   "%add_ln113_30 = add i17 %sext_ln113_46, i17 %sext_ln113_45" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 996 'add' 'add_ln113_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln114_46 = sext i17 %add_ln113_30" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 997 'sext' 'sext_ln114_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.79ns)   --->   "%add_ln114_30 = add i18 %sext_ln114_46, i18 %sext_ln114_43" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 998 'add' 'add_ln114_30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_3464 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_30, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 999 'bitselect' 'tmp_3464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node sum_773)   --->   "%sum_683 = trunc i18 %add_ln114_30" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1000 'trunc' 'sum_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_3465 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_30, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1001 'bitselect' 'tmp_3465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_1103 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_30, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1002 'partselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.43ns)   --->   "%icmp_ln113_60 = icmp_ne  i2 %tmp_1103, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1003 'icmp' 'icmp_ln113_60' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_60)   --->   "%or_ln113_90 = or i1 %tmp_3465, i1 %icmp_ln113_60" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1004 'or' 'or_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_60)   --->   "%xor_ln113_60 = xor i1 %tmp_3464, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1005 'xor' 'xor_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_60 = and i1 %or_ln113_90, i1 %xor_ln113_60" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1006 'and' 'and_ln113_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node sum_773)   --->   "%xor_ln113_61 = xor i1 %tmp_3465, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1007 'xor' 'xor_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.43ns)   --->   "%icmp_ln113_61 = icmp_ne  i2 %tmp_1103, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1008 'icmp' 'icmp_ln113_61' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node sum_773)   --->   "%or_ln113_91 = or i1 %icmp_ln113_61, i1 %xor_ln113_61" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1009 'or' 'or_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node sum_773)   --->   "%and_ln113_61 = and i1 %or_ln113_91, i1 %tmp_3464" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1010 'and' 'and_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node sum_773)   --->   "%select_ln113_60 = select i1 %and_ln113_60, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1011 'select' 'select_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node sum_773)   --->   "%or_ln113_92 = or i1 %and_ln113_60, i1 %and_ln113_61" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1012 'or' 'or_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_773 = select i1 %or_ln113_92, i16 %select_ln113_60, i16 %sum_683" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1013 'select' 'sum_773' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_30)   --->   "%tmp_3466 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_773, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1014 'bitselect' 'tmp_3466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_30)   --->   "%xor_ln117_30 = xor i16 %sum_773, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1015 'xor' 'xor_ln117_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_30 = select i1 %tmp_3466, i16 %xor_ln117_30, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1016 'select' 'select_ln117_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln117_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_30, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1017 'partselect' 'trunc_ln117_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_3467 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_30, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1018 'bitselect' 'tmp_3467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.30ns)   --->   "%index_30 = select i1 %tmp_3467, i10 1023, i10 %trunc_ln117_29" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1019 'select' 'index_30' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln120_60 = zext i10 %index_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1020 'zext' 'zext_ln120_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%exp_table_addr_30 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_60" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1021 'getelementptr' 'exp_table_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [2/2] (1.17ns)   --->   "%exp_table_load_30 = load i10 %exp_table_addr_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1022 'load' 'exp_table_load_30' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln113_47 = sext i16 %cluster_sum_31_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1023 'sext' 'sext_ln113_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.78ns)   --->   "%add_ln113_31 = add i17 %sext_ln113_46, i17 %sext_ln113_47" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1024 'add' 'add_ln113_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln114_47 = sext i17 %add_ln113_31" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1025 'sext' 'sext_ln114_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.79ns)   --->   "%add_ln114_31 = add i18 %sext_ln114_47, i18 %sext_ln114_45" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1026 'add' 'add_ln114_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_3470 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_31, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1027 'bitselect' 'tmp_3470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node sum_774)   --->   "%sum_685 = trunc i18 %add_ln114_31" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1028 'trunc' 'sum_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_3471 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_31, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1029 'bitselect' 'tmp_3471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_1104 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_31, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1030 'partselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.43ns)   --->   "%icmp_ln113_62 = icmp_ne  i2 %tmp_1104, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1031 'icmp' 'icmp_ln113_62' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_62)   --->   "%or_ln113_93 = or i1 %tmp_3471, i1 %icmp_ln113_62" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1032 'or' 'or_ln113_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_62)   --->   "%xor_ln113_62 = xor i1 %tmp_3470, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1033 'xor' 'xor_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_62 = and i1 %or_ln113_93, i1 %xor_ln113_62" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1034 'and' 'and_ln113_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node sum_774)   --->   "%xor_ln113_63 = xor i1 %tmp_3471, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1035 'xor' 'xor_ln113_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.43ns)   --->   "%icmp_ln113_63 = icmp_ne  i2 %tmp_1104, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1036 'icmp' 'icmp_ln113_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node sum_774)   --->   "%or_ln113_94 = or i1 %icmp_ln113_63, i1 %xor_ln113_63" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1037 'or' 'or_ln113_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node sum_774)   --->   "%and_ln113_63 = and i1 %or_ln113_94, i1 %tmp_3470" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1038 'and' 'and_ln113_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node sum_774)   --->   "%select_ln113_62 = select i1 %and_ln113_62, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1039 'select' 'select_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node sum_774)   --->   "%or_ln113_95 = or i1 %and_ln113_62, i1 %and_ln113_63" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1040 'or' 'or_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_774 = select i1 %or_ln113_95, i16 %select_ln113_62, i16 %sum_685" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1041 'select' 'sum_774' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_31)   --->   "%tmp_3472 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_774, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1042 'bitselect' 'tmp_3472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_31)   --->   "%xor_ln117_31 = xor i16 %sum_774, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1043 'xor' 'xor_ln117_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_31 = select i1 %tmp_3472, i16 %xor_ln117_31, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1044 'select' 'select_ln117_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln117_30 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_31, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1045 'partselect' 'trunc_ln117_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_3473 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_31, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1046 'bitselect' 'tmp_3473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.30ns)   --->   "%index_31 = select i1 %tmp_3473, i10 1023, i10 %trunc_ln117_30" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1047 'select' 'index_31' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln120_62 = zext i10 %index_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1048 'zext' 'zext_ln120_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%exp_table_addr_31 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_62" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1049 'getelementptr' 'exp_table_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [2/2] (1.17ns)   --->   "%exp_table_load_31 = load i10 %exp_table_addr_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1050 'load' 'exp_table_load_31' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln113_48 = sext i16 %cluster_sum_32_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1051 'sext' 'sext_ln113_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln113_49 = sext i16 %q_sq_05_16_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1052 'sext' 'sext_ln113_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.78ns)   --->   "%add_ln113_32 = add i17 %sext_ln113_49, i17 %sext_ln113_48" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1053 'add' 'add_ln113_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln114_48 = sext i17 %add_ln113_32" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1054 'sext' 'sext_ln114_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln114_49 = sext i16 %k_sq_05_16_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1055 'sext' 'sext_ln114_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.79ns)   --->   "%add_ln114_32 = add i18 %sext_ln114_48, i18 %sext_ln114_49" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1056 'add' 'add_ln114_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_3476 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_32, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1057 'bitselect' 'tmp_3476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node sum_775)   --->   "%sum_687 = trunc i18 %add_ln114_32" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1058 'trunc' 'sum_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_3477 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_32, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1059 'bitselect' 'tmp_3477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_1105 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_32, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1060 'partselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.43ns)   --->   "%icmp_ln113_64 = icmp_ne  i2 %tmp_1105, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1061 'icmp' 'icmp_ln113_64' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_64)   --->   "%or_ln113_96 = or i1 %tmp_3477, i1 %icmp_ln113_64" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1062 'or' 'or_ln113_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_64)   --->   "%xor_ln113_64 = xor i1 %tmp_3476, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1063 'xor' 'xor_ln113_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_64 = and i1 %or_ln113_96, i1 %xor_ln113_64" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1064 'and' 'and_ln113_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node sum_775)   --->   "%xor_ln113_65 = xor i1 %tmp_3477, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1065 'xor' 'xor_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.43ns)   --->   "%icmp_ln113_65 = icmp_ne  i2 %tmp_1105, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1066 'icmp' 'icmp_ln113_65' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node sum_775)   --->   "%or_ln113_97 = or i1 %icmp_ln113_65, i1 %xor_ln113_65" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1067 'or' 'or_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node sum_775)   --->   "%and_ln113_65 = and i1 %or_ln113_97, i1 %tmp_3476" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1068 'and' 'and_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node sum_775)   --->   "%select_ln113_64 = select i1 %and_ln113_64, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1069 'select' 'select_ln113_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node sum_775)   --->   "%or_ln113_98 = or i1 %and_ln113_64, i1 %and_ln113_65" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1070 'or' 'or_ln113_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1071 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_775 = select i1 %or_ln113_98, i16 %select_ln113_64, i16 %sum_687" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1071 'select' 'sum_775' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_32)   --->   "%tmp_3478 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_775, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1072 'bitselect' 'tmp_3478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_32)   --->   "%xor_ln117_32 = xor i16 %sum_775, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1073 'xor' 'xor_ln117_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_32 = select i1 %tmp_3478, i16 %xor_ln117_32, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1074 'select' 'select_ln117_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln117_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_32, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1075 'partselect' 'trunc_ln117_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_3479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_32, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1076 'bitselect' 'tmp_3479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.30ns)   --->   "%index_32 = select i1 %tmp_3479, i10 1023, i10 %trunc_ln117_31" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1077 'select' 'index_32' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln120_64 = zext i10 %index_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1078 'zext' 'zext_ln120_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%exp_table_addr_32 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_64" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1079 'getelementptr' 'exp_table_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [2/2] (1.17ns)   --->   "%exp_table_load_32 = load i10 %exp_table_addr_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1080 'load' 'exp_table_load_32' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln113_50 = sext i16 %cluster_sum_33_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1081 'sext' 'sext_ln113_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.78ns)   --->   "%add_ln113_33 = add i17 %sext_ln113_49, i17 %sext_ln113_50" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1082 'add' 'add_ln113_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln114_50 = sext i17 %add_ln113_33" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1083 'sext' 'sext_ln114_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln114_51 = sext i16 %k_sq_05_17_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1084 'sext' 'sext_ln114_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.79ns)   --->   "%add_ln114_33 = add i18 %sext_ln114_50, i18 %sext_ln114_51" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1085 'add' 'add_ln114_33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_3482 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_33, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1086 'bitselect' 'tmp_3482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node sum_776)   --->   "%sum_689 = trunc i18 %add_ln114_33" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1087 'trunc' 'sum_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_3483 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_33, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1088 'bitselect' 'tmp_3483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_1106 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_33, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1089 'partselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.43ns)   --->   "%icmp_ln113_66 = icmp_ne  i2 %tmp_1106, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1090 'icmp' 'icmp_ln113_66' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_66)   --->   "%or_ln113_99 = or i1 %tmp_3483, i1 %icmp_ln113_66" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1091 'or' 'or_ln113_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_66)   --->   "%xor_ln113_66 = xor i1 %tmp_3482, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1092 'xor' 'xor_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1093 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_66 = and i1 %or_ln113_99, i1 %xor_ln113_66" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1093 'and' 'and_ln113_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node sum_776)   --->   "%xor_ln113_67 = xor i1 %tmp_3483, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1094 'xor' 'xor_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.43ns)   --->   "%icmp_ln113_67 = icmp_ne  i2 %tmp_1106, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1095 'icmp' 'icmp_ln113_67' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node sum_776)   --->   "%or_ln113_100 = or i1 %icmp_ln113_67, i1 %xor_ln113_67" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1096 'or' 'or_ln113_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node sum_776)   --->   "%and_ln113_67 = and i1 %or_ln113_100, i1 %tmp_3482" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1097 'and' 'and_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node sum_776)   --->   "%select_ln113_66 = select i1 %and_ln113_66, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1098 'select' 'select_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node sum_776)   --->   "%or_ln113_101 = or i1 %and_ln113_66, i1 %and_ln113_67" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1099 'or' 'or_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_776 = select i1 %or_ln113_101, i16 %select_ln113_66, i16 %sum_689" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1100 'select' 'sum_776' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_33)   --->   "%tmp_3484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_776, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1101 'bitselect' 'tmp_3484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_33)   --->   "%xor_ln117_33 = xor i16 %sum_776, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1102 'xor' 'xor_ln117_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_33 = select i1 %tmp_3484, i16 %xor_ln117_33, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1103 'select' 'select_ln117_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln117_32 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_33, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1104 'partselect' 'trunc_ln117_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_3485 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_33, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1105 'bitselect' 'tmp_3485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.30ns)   --->   "%index_33 = select i1 %tmp_3485, i10 1023, i10 %trunc_ln117_32" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1106 'select' 'index_33' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln120_66 = zext i10 %index_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1107 'zext' 'zext_ln120_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%exp_table_addr_33 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_66" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1108 'getelementptr' 'exp_table_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [2/2] (1.17ns)   --->   "%exp_table_load_33 = load i10 %exp_table_addr_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1109 'load' 'exp_table_load_33' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln113_51 = sext i16 %cluster_sum_34_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1110 'sext' 'sext_ln113_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln113_52 = sext i16 %q_sq_05_17_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1111 'sext' 'sext_ln113_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.78ns)   --->   "%add_ln113_34 = add i17 %sext_ln113_52, i17 %sext_ln113_51" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1112 'add' 'add_ln113_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln114_52 = sext i17 %add_ln113_34" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1113 'sext' 'sext_ln114_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.79ns)   --->   "%add_ln114_34 = add i18 %sext_ln114_52, i18 %sext_ln114_49" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1114 'add' 'add_ln114_34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_3488 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_34, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1115 'bitselect' 'tmp_3488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node sum_777)   --->   "%sum_691 = trunc i18 %add_ln114_34" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1116 'trunc' 'sum_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_3489 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_34, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1117 'bitselect' 'tmp_3489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_1107 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_34, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1118 'partselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.43ns)   --->   "%icmp_ln113_68 = icmp_ne  i2 %tmp_1107, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1119 'icmp' 'icmp_ln113_68' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_68)   --->   "%or_ln113_102 = or i1 %tmp_3489, i1 %icmp_ln113_68" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1120 'or' 'or_ln113_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_68)   --->   "%xor_ln113_68 = xor i1 %tmp_3488, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1121 'xor' 'xor_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_68 = and i1 %or_ln113_102, i1 %xor_ln113_68" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1122 'and' 'and_ln113_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node sum_777)   --->   "%xor_ln113_69 = xor i1 %tmp_3489, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1123 'xor' 'xor_ln113_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1124 [1/1] (0.43ns)   --->   "%icmp_ln113_69 = icmp_ne  i2 %tmp_1107, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1124 'icmp' 'icmp_ln113_69' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node sum_777)   --->   "%or_ln113_103 = or i1 %icmp_ln113_69, i1 %xor_ln113_69" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1125 'or' 'or_ln113_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node sum_777)   --->   "%and_ln113_69 = and i1 %or_ln113_103, i1 %tmp_3488" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1126 'and' 'and_ln113_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node sum_777)   --->   "%select_ln113_68 = select i1 %and_ln113_68, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1127 'select' 'select_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node sum_777)   --->   "%or_ln113_104 = or i1 %and_ln113_68, i1 %and_ln113_69" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1128 'or' 'or_ln113_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_777 = select i1 %or_ln113_104, i16 %select_ln113_68, i16 %sum_691" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1129 'select' 'sum_777' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_34)   --->   "%tmp_3490 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_777, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1130 'bitselect' 'tmp_3490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_34)   --->   "%xor_ln117_34 = xor i16 %sum_777, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1131 'xor' 'xor_ln117_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_34 = select i1 %tmp_3490, i16 %xor_ln117_34, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1132 'select' 'select_ln117_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln117_33 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_34, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1133 'partselect' 'trunc_ln117_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_3491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_34, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1134 'bitselect' 'tmp_3491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.30ns)   --->   "%index_34 = select i1 %tmp_3491, i10 1023, i10 %trunc_ln117_33" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1135 'select' 'index_34' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln120_68 = zext i10 %index_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1136 'zext' 'zext_ln120_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%exp_table_addr_34 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_68" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1137 'getelementptr' 'exp_table_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [2/2] (1.17ns)   --->   "%exp_table_load_34 = load i10 %exp_table_addr_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1138 'load' 'exp_table_load_34' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln113_53 = sext i16 %cluster_sum_35_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1139 'sext' 'sext_ln113_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.78ns)   --->   "%add_ln113_35 = add i17 %sext_ln113_52, i17 %sext_ln113_53" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1140 'add' 'add_ln113_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln114_53 = sext i17 %add_ln113_35" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1141 'sext' 'sext_ln114_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.79ns)   --->   "%add_ln114_35 = add i18 %sext_ln114_53, i18 %sext_ln114_51" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1142 'add' 'add_ln114_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_3494 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_35, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1143 'bitselect' 'tmp_3494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sum_778)   --->   "%sum_693 = trunc i18 %add_ln114_35" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1144 'trunc' 'sum_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_3495 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_35, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1145 'bitselect' 'tmp_3495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_1108 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_35, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1146 'partselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.43ns)   --->   "%icmp_ln113_70 = icmp_ne  i2 %tmp_1108, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1147 'icmp' 'icmp_ln113_70' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_70)   --->   "%or_ln113_105 = or i1 %tmp_3495, i1 %icmp_ln113_70" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1148 'or' 'or_ln113_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_70)   --->   "%xor_ln113_70 = xor i1 %tmp_3494, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1149 'xor' 'xor_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1150 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_70 = and i1 %or_ln113_105, i1 %xor_ln113_70" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1150 'and' 'and_ln113_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node sum_778)   --->   "%xor_ln113_71 = xor i1 %tmp_3495, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1151 'xor' 'xor_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.43ns)   --->   "%icmp_ln113_71 = icmp_ne  i2 %tmp_1108, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1152 'icmp' 'icmp_ln113_71' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node sum_778)   --->   "%or_ln113_106 = or i1 %icmp_ln113_71, i1 %xor_ln113_71" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1153 'or' 'or_ln113_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node sum_778)   --->   "%and_ln113_71 = and i1 %or_ln113_106, i1 %tmp_3494" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1154 'and' 'and_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node sum_778)   --->   "%select_ln113_70 = select i1 %and_ln113_70, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1155 'select' 'select_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node sum_778)   --->   "%or_ln113_107 = or i1 %and_ln113_70, i1 %and_ln113_71" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1156 'or' 'or_ln113_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1157 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_778 = select i1 %or_ln113_107, i16 %select_ln113_70, i16 %sum_693" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1157 'select' 'sum_778' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_35)   --->   "%tmp_3496 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_778, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1158 'bitselect' 'tmp_3496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_35)   --->   "%xor_ln117_35 = xor i16 %sum_778, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1159 'xor' 'xor_ln117_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_35 = select i1 %tmp_3496, i16 %xor_ln117_35, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1160 'select' 'select_ln117_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln117_34 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_35, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1161 'partselect' 'trunc_ln117_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_3497 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_35, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1162 'bitselect' 'tmp_3497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.30ns)   --->   "%index_35 = select i1 %tmp_3497, i10 1023, i10 %trunc_ln117_34" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1163 'select' 'index_35' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln120_70 = zext i10 %index_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1164 'zext' 'zext_ln120_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%exp_table_addr_35 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_70" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1165 'getelementptr' 'exp_table_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [2/2] (1.17ns)   --->   "%exp_table_load_35 = load i10 %exp_table_addr_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1166 'load' 'exp_table_load_35' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln113_54 = sext i16 %cluster_sum_36_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1167 'sext' 'sext_ln113_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln113_55 = sext i16 %q_sq_05_18_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1168 'sext' 'sext_ln113_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.78ns)   --->   "%add_ln113_36 = add i17 %sext_ln113_55, i17 %sext_ln113_54" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1169 'add' 'add_ln113_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln114_54 = sext i17 %add_ln113_36" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1170 'sext' 'sext_ln114_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln114_55 = sext i16 %k_sq_05_18_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1171 'sext' 'sext_ln114_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.79ns)   --->   "%add_ln114_36 = add i18 %sext_ln114_54, i18 %sext_ln114_55" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1172 'add' 'add_ln114_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_3500 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_36, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1173 'bitselect' 'tmp_3500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node sum_779)   --->   "%sum_695 = trunc i18 %add_ln114_36" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1174 'trunc' 'sum_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_3501 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_36, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1175 'bitselect' 'tmp_3501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_1109 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_36, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1176 'partselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.43ns)   --->   "%icmp_ln113_72 = icmp_ne  i2 %tmp_1109, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1177 'icmp' 'icmp_ln113_72' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_72)   --->   "%or_ln113_108 = or i1 %tmp_3501, i1 %icmp_ln113_72" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1178 'or' 'or_ln113_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_72)   --->   "%xor_ln113_72 = xor i1 %tmp_3500, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1179 'xor' 'xor_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_72 = and i1 %or_ln113_108, i1 %xor_ln113_72" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1180 'and' 'and_ln113_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node sum_779)   --->   "%xor_ln113_73 = xor i1 %tmp_3501, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1181 'xor' 'xor_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1182 [1/1] (0.43ns)   --->   "%icmp_ln113_73 = icmp_ne  i2 %tmp_1109, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1182 'icmp' 'icmp_ln113_73' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node sum_779)   --->   "%or_ln113_109 = or i1 %icmp_ln113_73, i1 %xor_ln113_73" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1183 'or' 'or_ln113_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node sum_779)   --->   "%and_ln113_73 = and i1 %or_ln113_109, i1 %tmp_3500" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1184 'and' 'and_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node sum_779)   --->   "%select_ln113_72 = select i1 %and_ln113_72, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1185 'select' 'select_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node sum_779)   --->   "%or_ln113_110 = or i1 %and_ln113_72, i1 %and_ln113_73" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1186 'or' 'or_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1187 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_779 = select i1 %or_ln113_110, i16 %select_ln113_72, i16 %sum_695" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1187 'select' 'sum_779' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_36)   --->   "%tmp_3502 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_779, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1188 'bitselect' 'tmp_3502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_36)   --->   "%xor_ln117_36 = xor i16 %sum_779, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1189 'xor' 'xor_ln117_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_36 = select i1 %tmp_3502, i16 %xor_ln117_36, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1190 'select' 'select_ln117_36' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln117_35 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_36, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1191 'partselect' 'trunc_ln117_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_3503 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_36, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1192 'bitselect' 'tmp_3503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.30ns)   --->   "%index_36 = select i1 %tmp_3503, i10 1023, i10 %trunc_ln117_35" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1193 'select' 'index_36' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln120_72 = zext i10 %index_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1194 'zext' 'zext_ln120_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%exp_table_addr_36 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_72" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1195 'getelementptr' 'exp_table_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [2/2] (1.17ns)   --->   "%exp_table_load_36 = load i10 %exp_table_addr_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1196 'load' 'exp_table_load_36' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln113_56 = sext i16 %cluster_sum_37_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1197 'sext' 'sext_ln113_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.78ns)   --->   "%add_ln113_37 = add i17 %sext_ln113_55, i17 %sext_ln113_56" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1198 'add' 'add_ln113_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln114_56 = sext i17 %add_ln113_37" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1199 'sext' 'sext_ln114_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln114_57 = sext i16 %k_sq_05_19_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1200 'sext' 'sext_ln114_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.79ns)   --->   "%add_ln114_37 = add i18 %sext_ln114_56, i18 %sext_ln114_57" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1201 'add' 'add_ln114_37' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_3506 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_37, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1202 'bitselect' 'tmp_3506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node sum_780)   --->   "%sum_697 = trunc i18 %add_ln114_37" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1203 'trunc' 'sum_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_3507 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_37, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1204 'bitselect' 'tmp_3507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_1110 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_37, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1205 'partselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.43ns)   --->   "%icmp_ln113_74 = icmp_ne  i2 %tmp_1110, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1206 'icmp' 'icmp_ln113_74' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_74)   --->   "%or_ln113_111 = or i1 %tmp_3507, i1 %icmp_ln113_74" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1207 'or' 'or_ln113_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_74)   --->   "%xor_ln113_74 = xor i1 %tmp_3506, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1208 'xor' 'xor_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1209 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_74 = and i1 %or_ln113_111, i1 %xor_ln113_74" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1209 'and' 'and_ln113_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node sum_780)   --->   "%xor_ln113_75 = xor i1 %tmp_3507, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1210 'xor' 'xor_ln113_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.43ns)   --->   "%icmp_ln113_75 = icmp_ne  i2 %tmp_1110, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1211 'icmp' 'icmp_ln113_75' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node sum_780)   --->   "%or_ln113_112 = or i1 %icmp_ln113_75, i1 %xor_ln113_75" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1212 'or' 'or_ln113_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node sum_780)   --->   "%and_ln113_75 = and i1 %or_ln113_112, i1 %tmp_3506" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1213 'and' 'and_ln113_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node sum_780)   --->   "%select_ln113_74 = select i1 %and_ln113_74, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1214 'select' 'select_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node sum_780)   --->   "%or_ln113_113 = or i1 %and_ln113_74, i1 %and_ln113_75" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1215 'or' 'or_ln113_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1216 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_780 = select i1 %or_ln113_113, i16 %select_ln113_74, i16 %sum_697" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1216 'select' 'sum_780' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_37)   --->   "%tmp_3508 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_780, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1217 'bitselect' 'tmp_3508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_37)   --->   "%xor_ln117_37 = xor i16 %sum_780, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1218 'xor' 'xor_ln117_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1219 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_37 = select i1 %tmp_3508, i16 %xor_ln117_37, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1219 'select' 'select_ln117_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln117_36 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_37, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1220 'partselect' 'trunc_ln117_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_3509 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_37, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1221 'bitselect' 'tmp_3509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.30ns)   --->   "%index_37 = select i1 %tmp_3509, i10 1023, i10 %trunc_ln117_36" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1222 'select' 'index_37' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln120_74 = zext i10 %index_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1223 'zext' 'zext_ln120_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%exp_table_addr_37 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_74" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1224 'getelementptr' 'exp_table_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [2/2] (1.17ns)   --->   "%exp_table_load_37 = load i10 %exp_table_addr_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1225 'load' 'exp_table_load_37' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln113_57 = sext i16 %cluster_sum_38_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1226 'sext' 'sext_ln113_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln113_58 = sext i16 %q_sq_05_19_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1227 'sext' 'sext_ln113_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.78ns)   --->   "%add_ln113_38 = add i17 %sext_ln113_58, i17 %sext_ln113_57" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1228 'add' 'add_ln113_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln114_58 = sext i17 %add_ln113_38" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1229 'sext' 'sext_ln114_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.79ns)   --->   "%add_ln114_38 = add i18 %sext_ln114_58, i18 %sext_ln114_55" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1230 'add' 'add_ln114_38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_3512 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_38, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1231 'bitselect' 'tmp_3512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node sum_781)   --->   "%sum_699 = trunc i18 %add_ln114_38" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1232 'trunc' 'sum_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_3513 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_38, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1233 'bitselect' 'tmp_3513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_1111 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_38, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1234 'partselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.43ns)   --->   "%icmp_ln113_76 = icmp_ne  i2 %tmp_1111, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1235 'icmp' 'icmp_ln113_76' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_76)   --->   "%or_ln113_114 = or i1 %tmp_3513, i1 %icmp_ln113_76" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1236 'or' 'or_ln113_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_76)   --->   "%xor_ln113_76 = xor i1 %tmp_3512, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1237 'xor' 'xor_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_76 = and i1 %or_ln113_114, i1 %xor_ln113_76" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1238 'and' 'and_ln113_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node sum_781)   --->   "%xor_ln113_77 = xor i1 %tmp_3513, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1239 'xor' 'xor_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1240 [1/1] (0.43ns)   --->   "%icmp_ln113_77 = icmp_ne  i2 %tmp_1111, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1240 'icmp' 'icmp_ln113_77' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node sum_781)   --->   "%or_ln113_115 = or i1 %icmp_ln113_77, i1 %xor_ln113_77" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1241 'or' 'or_ln113_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node sum_781)   --->   "%and_ln113_77 = and i1 %or_ln113_115, i1 %tmp_3512" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1242 'and' 'and_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node sum_781)   --->   "%select_ln113_76 = select i1 %and_ln113_76, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1243 'select' 'select_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node sum_781)   --->   "%or_ln113_116 = or i1 %and_ln113_76, i1 %and_ln113_77" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1244 'or' 'or_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1245 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_781 = select i1 %or_ln113_116, i16 %select_ln113_76, i16 %sum_699" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1245 'select' 'sum_781' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_38)   --->   "%tmp_3514 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_781, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1246 'bitselect' 'tmp_3514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_38)   --->   "%xor_ln117_38 = xor i16 %sum_781, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1247 'xor' 'xor_ln117_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1248 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_38 = select i1 %tmp_3514, i16 %xor_ln117_38, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1248 'select' 'select_ln117_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln117_37 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_38, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1249 'partselect' 'trunc_ln117_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_3515 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_38, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1250 'bitselect' 'tmp_3515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.30ns)   --->   "%index_38 = select i1 %tmp_3515, i10 1023, i10 %trunc_ln117_37" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1251 'select' 'index_38' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln120_76 = zext i10 %index_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1252 'zext' 'zext_ln120_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%exp_table_addr_38 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_76" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1253 'getelementptr' 'exp_table_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [2/2] (1.17ns)   --->   "%exp_table_load_38 = load i10 %exp_table_addr_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1254 'load' 'exp_table_load_38' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln113_59 = sext i16 %cluster_sum_39_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1255 'sext' 'sext_ln113_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.78ns)   --->   "%add_ln113_39 = add i17 %sext_ln113_58, i17 %sext_ln113_59" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1256 'add' 'add_ln113_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln114_59 = sext i17 %add_ln113_39" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1257 'sext' 'sext_ln114_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.79ns)   --->   "%add_ln114_39 = add i18 %sext_ln114_59, i18 %sext_ln114_57" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1258 'add' 'add_ln114_39' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_3518 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_39, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1259 'bitselect' 'tmp_3518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node sum_782)   --->   "%sum_701 = trunc i18 %add_ln114_39" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1260 'trunc' 'sum_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_3519 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_39, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1261 'bitselect' 'tmp_3519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_1112 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_39, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1262 'partselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.43ns)   --->   "%icmp_ln113_78 = icmp_ne  i2 %tmp_1112, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1263 'icmp' 'icmp_ln113_78' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_78)   --->   "%or_ln113_117 = or i1 %tmp_3519, i1 %icmp_ln113_78" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1264 'or' 'or_ln113_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_78)   --->   "%xor_ln113_78 = xor i1 %tmp_3518, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1265 'xor' 'xor_ln113_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_78 = and i1 %or_ln113_117, i1 %xor_ln113_78" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1266 'and' 'and_ln113_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node sum_782)   --->   "%xor_ln113_79 = xor i1 %tmp_3519, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1267 'xor' 'xor_ln113_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1268 [1/1] (0.43ns)   --->   "%icmp_ln113_79 = icmp_ne  i2 %tmp_1112, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1268 'icmp' 'icmp_ln113_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node sum_782)   --->   "%or_ln113_118 = or i1 %icmp_ln113_79, i1 %xor_ln113_79" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1269 'or' 'or_ln113_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node sum_782)   --->   "%and_ln113_79 = and i1 %or_ln113_118, i1 %tmp_3518" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1270 'and' 'and_ln113_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node sum_782)   --->   "%select_ln113_78 = select i1 %and_ln113_78, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1271 'select' 'select_ln113_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node sum_782)   --->   "%or_ln113_119 = or i1 %and_ln113_78, i1 %and_ln113_79" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1272 'or' 'or_ln113_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1273 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_782 = select i1 %or_ln113_119, i16 %select_ln113_78, i16 %sum_701" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1273 'select' 'sum_782' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_39)   --->   "%tmp_3520 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_782, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1274 'bitselect' 'tmp_3520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_39)   --->   "%xor_ln117_39 = xor i16 %sum_782, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1275 'xor' 'xor_ln117_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1276 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_39 = select i1 %tmp_3520, i16 %xor_ln117_39, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1276 'select' 'select_ln117_39' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln117_38 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_39, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1277 'partselect' 'trunc_ln117_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_3521 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_39, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1278 'bitselect' 'tmp_3521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.30ns)   --->   "%index_39 = select i1 %tmp_3521, i10 1023, i10 %trunc_ln117_38" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1279 'select' 'index_39' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln120_78 = zext i10 %index_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1280 'zext' 'zext_ln120_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%exp_table_addr_39 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_78" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1281 'getelementptr' 'exp_table_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [2/2] (1.17ns)   --->   "%exp_table_load_39 = load i10 %exp_table_addr_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1282 'load' 'exp_table_load_39' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln113_60 = sext i16 %cluster_sum_40_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1283 'sext' 'sext_ln113_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln113_61 = sext i16 %q_sq_05_20_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1284 'sext' 'sext_ln113_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.78ns)   --->   "%add_ln113_40 = add i17 %sext_ln113_61, i17 %sext_ln113_60" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1285 'add' 'add_ln113_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln114_60 = sext i17 %add_ln113_40" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1286 'sext' 'sext_ln114_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln114_61 = sext i16 %k_sq_05_20_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1287 'sext' 'sext_ln114_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.79ns)   --->   "%add_ln114_40 = add i18 %sext_ln114_60, i18 %sext_ln114_61" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1288 'add' 'add_ln114_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_3524 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_40, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1289 'bitselect' 'tmp_3524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node sum_783)   --->   "%sum_703 = trunc i18 %add_ln114_40" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1290 'trunc' 'sum_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_3525 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_40, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1291 'bitselect' 'tmp_3525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_1113 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_40, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1292 'partselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.43ns)   --->   "%icmp_ln113_80 = icmp_ne  i2 %tmp_1113, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1293 'icmp' 'icmp_ln113_80' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_80)   --->   "%or_ln113_120 = or i1 %tmp_3525, i1 %icmp_ln113_80" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1294 'or' 'or_ln113_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_80)   --->   "%xor_ln113_80 = xor i1 %tmp_3524, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1295 'xor' 'xor_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_80 = and i1 %or_ln113_120, i1 %xor_ln113_80" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1296 'and' 'and_ln113_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node sum_783)   --->   "%xor_ln113_81 = xor i1 %tmp_3525, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1297 'xor' 'xor_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1298 [1/1] (0.43ns)   --->   "%icmp_ln113_81 = icmp_ne  i2 %tmp_1113, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1298 'icmp' 'icmp_ln113_81' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node sum_783)   --->   "%or_ln113_121 = or i1 %icmp_ln113_81, i1 %xor_ln113_81" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1299 'or' 'or_ln113_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node sum_783)   --->   "%and_ln113_81 = and i1 %or_ln113_121, i1 %tmp_3524" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1300 'and' 'and_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node sum_783)   --->   "%select_ln113_80 = select i1 %and_ln113_80, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1301 'select' 'select_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node sum_783)   --->   "%or_ln113_122 = or i1 %and_ln113_80, i1 %and_ln113_81" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1302 'or' 'or_ln113_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_783 = select i1 %or_ln113_122, i16 %select_ln113_80, i16 %sum_703" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1303 'select' 'sum_783' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_40)   --->   "%tmp_3526 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_783, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1304 'bitselect' 'tmp_3526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_40)   --->   "%xor_ln117_40 = xor i16 %sum_783, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1305 'xor' 'xor_ln117_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1306 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_40 = select i1 %tmp_3526, i16 %xor_ln117_40, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1306 'select' 'select_ln117_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln117_39 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_40, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1307 'partselect' 'trunc_ln117_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_3527 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_40, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1308 'bitselect' 'tmp_3527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.30ns)   --->   "%index_40 = select i1 %tmp_3527, i10 1023, i10 %trunc_ln117_39" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1309 'select' 'index_40' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln120_80 = zext i10 %index_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1310 'zext' 'zext_ln120_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%exp_table_addr_40 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_80" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1311 'getelementptr' 'exp_table_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [2/2] (1.17ns)   --->   "%exp_table_load_40 = load i10 %exp_table_addr_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1312 'load' 'exp_table_load_40' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln113_62 = sext i16 %cluster_sum_41_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1313 'sext' 'sext_ln113_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.78ns)   --->   "%add_ln113_41 = add i17 %sext_ln113_61, i17 %sext_ln113_62" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1314 'add' 'add_ln113_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln114_62 = sext i17 %add_ln113_41" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1315 'sext' 'sext_ln114_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln114_63 = sext i16 %k_sq_05_21_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1316 'sext' 'sext_ln114_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.79ns)   --->   "%add_ln114_41 = add i18 %sext_ln114_62, i18 %sext_ln114_63" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1317 'add' 'add_ln114_41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_3530 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_41, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1318 'bitselect' 'tmp_3530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node sum_784)   --->   "%sum_705 = trunc i18 %add_ln114_41" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1319 'trunc' 'sum_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_3531 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_41, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1320 'bitselect' 'tmp_3531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_1114 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_41, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1321 'partselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.43ns)   --->   "%icmp_ln113_82 = icmp_ne  i2 %tmp_1114, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1322 'icmp' 'icmp_ln113_82' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_82)   --->   "%or_ln113_123 = or i1 %tmp_3531, i1 %icmp_ln113_82" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1323 'or' 'or_ln113_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_82)   --->   "%xor_ln113_82 = xor i1 %tmp_3530, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1324 'xor' 'xor_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_82 = and i1 %or_ln113_123, i1 %xor_ln113_82" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1325 'and' 'and_ln113_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node sum_784)   --->   "%xor_ln113_83 = xor i1 %tmp_3531, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1326 'xor' 'xor_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.43ns)   --->   "%icmp_ln113_83 = icmp_ne  i2 %tmp_1114, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1327 'icmp' 'icmp_ln113_83' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node sum_784)   --->   "%or_ln113_124 = or i1 %icmp_ln113_83, i1 %xor_ln113_83" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1328 'or' 'or_ln113_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node sum_784)   --->   "%and_ln113_83 = and i1 %or_ln113_124, i1 %tmp_3530" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1329 'and' 'and_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node sum_784)   --->   "%select_ln113_82 = select i1 %and_ln113_82, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1330 'select' 'select_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node sum_784)   --->   "%or_ln113_125 = or i1 %and_ln113_82, i1 %and_ln113_83" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1331 'or' 'or_ln113_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1332 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_784 = select i1 %or_ln113_125, i16 %select_ln113_82, i16 %sum_705" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1332 'select' 'sum_784' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_41)   --->   "%tmp_3532 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_784, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1333 'bitselect' 'tmp_3532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_41)   --->   "%xor_ln117_41 = xor i16 %sum_784, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1334 'xor' 'xor_ln117_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_41 = select i1 %tmp_3532, i16 %xor_ln117_41, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1335 'select' 'select_ln117_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln117_40 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_41, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1336 'partselect' 'trunc_ln117_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_3533 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_41, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1337 'bitselect' 'tmp_3533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.30ns)   --->   "%index_41 = select i1 %tmp_3533, i10 1023, i10 %trunc_ln117_40" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1338 'select' 'index_41' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln120_82 = zext i10 %index_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1339 'zext' 'zext_ln120_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%exp_table_addr_41 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_82" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1340 'getelementptr' 'exp_table_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [2/2] (1.17ns)   --->   "%exp_table_load_41 = load i10 %exp_table_addr_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1341 'load' 'exp_table_load_41' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln113_63 = sext i16 %cluster_sum_42_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1342 'sext' 'sext_ln113_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln113_64 = sext i16 %q_sq_05_21_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1343 'sext' 'sext_ln113_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.78ns)   --->   "%add_ln113_42 = add i17 %sext_ln113_64, i17 %sext_ln113_63" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1344 'add' 'add_ln113_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln114_64 = sext i17 %add_ln113_42" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1345 'sext' 'sext_ln114_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.79ns)   --->   "%add_ln114_42 = add i18 %sext_ln114_64, i18 %sext_ln114_61" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1346 'add' 'add_ln114_42' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_3536 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_42, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1347 'bitselect' 'tmp_3536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node sum_785)   --->   "%sum_707 = trunc i18 %add_ln114_42" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1348 'trunc' 'sum_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_3537 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_42, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1349 'bitselect' 'tmp_3537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_1115 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_42, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1350 'partselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.43ns)   --->   "%icmp_ln113_84 = icmp_ne  i2 %tmp_1115, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1351 'icmp' 'icmp_ln113_84' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_84)   --->   "%or_ln113_126 = or i1 %tmp_3537, i1 %icmp_ln113_84" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1352 'or' 'or_ln113_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_84)   --->   "%xor_ln113_84 = xor i1 %tmp_3536, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1353 'xor' 'xor_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_84 = and i1 %or_ln113_126, i1 %xor_ln113_84" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1354 'and' 'and_ln113_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node sum_785)   --->   "%xor_ln113_85 = xor i1 %tmp_3537, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1355 'xor' 'xor_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.43ns)   --->   "%icmp_ln113_85 = icmp_ne  i2 %tmp_1115, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1356 'icmp' 'icmp_ln113_85' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node sum_785)   --->   "%or_ln113_127 = or i1 %icmp_ln113_85, i1 %xor_ln113_85" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1357 'or' 'or_ln113_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node sum_785)   --->   "%and_ln113_85 = and i1 %or_ln113_127, i1 %tmp_3536" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1358 'and' 'and_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node sum_785)   --->   "%select_ln113_84 = select i1 %and_ln113_84, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1359 'select' 'select_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node sum_785)   --->   "%or_ln113_128 = or i1 %and_ln113_84, i1 %and_ln113_85" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1360 'or' 'or_ln113_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1361 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_785 = select i1 %or_ln113_128, i16 %select_ln113_84, i16 %sum_707" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1361 'select' 'sum_785' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_42)   --->   "%tmp_3538 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_785, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1362 'bitselect' 'tmp_3538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_42)   --->   "%xor_ln117_42 = xor i16 %sum_785, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1363 'xor' 'xor_ln117_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_42 = select i1 %tmp_3538, i16 %xor_ln117_42, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1364 'select' 'select_ln117_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln117_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_42, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1365 'partselect' 'trunc_ln117_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_3539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_42, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1366 'bitselect' 'tmp_3539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.30ns)   --->   "%index_42 = select i1 %tmp_3539, i10 1023, i10 %trunc_ln117_41" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1367 'select' 'index_42' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln120_84 = zext i10 %index_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1368 'zext' 'zext_ln120_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%exp_table_addr_42 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_84" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1369 'getelementptr' 'exp_table_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [2/2] (1.17ns)   --->   "%exp_table_load_42 = load i10 %exp_table_addr_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1370 'load' 'exp_table_load_42' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln113_65 = sext i16 %cluster_sum_43_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1371 'sext' 'sext_ln113_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.78ns)   --->   "%add_ln113_43 = add i17 %sext_ln113_64, i17 %sext_ln113_65" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1372 'add' 'add_ln113_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln114_65 = sext i17 %add_ln113_43" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1373 'sext' 'sext_ln114_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.79ns)   --->   "%add_ln114_43 = add i18 %sext_ln114_65, i18 %sext_ln114_63" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1374 'add' 'add_ln114_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_3542 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_43, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1375 'bitselect' 'tmp_3542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node sum_786)   --->   "%sum_709 = trunc i18 %add_ln114_43" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1376 'trunc' 'sum_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_3543 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_43, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1377 'bitselect' 'tmp_3543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_1116 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_43, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1378 'partselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.43ns)   --->   "%icmp_ln113_86 = icmp_ne  i2 %tmp_1116, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1379 'icmp' 'icmp_ln113_86' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_86)   --->   "%or_ln113_129 = or i1 %tmp_3543, i1 %icmp_ln113_86" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1380 'or' 'or_ln113_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_86)   --->   "%xor_ln113_86 = xor i1 %tmp_3542, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1381 'xor' 'xor_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1382 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_86 = and i1 %or_ln113_129, i1 %xor_ln113_86" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1382 'and' 'and_ln113_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node sum_786)   --->   "%xor_ln113_87 = xor i1 %tmp_3543, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1383 'xor' 'xor_ln113_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.43ns)   --->   "%icmp_ln113_87 = icmp_ne  i2 %tmp_1116, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1384 'icmp' 'icmp_ln113_87' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node sum_786)   --->   "%or_ln113_130 = or i1 %icmp_ln113_87, i1 %xor_ln113_87" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1385 'or' 'or_ln113_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node sum_786)   --->   "%and_ln113_87 = and i1 %or_ln113_130, i1 %tmp_3542" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1386 'and' 'and_ln113_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node sum_786)   --->   "%select_ln113_86 = select i1 %and_ln113_86, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1387 'select' 'select_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node sum_786)   --->   "%or_ln113_131 = or i1 %and_ln113_86, i1 %and_ln113_87" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1388 'or' 'or_ln113_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1389 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_786 = select i1 %or_ln113_131, i16 %select_ln113_86, i16 %sum_709" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1389 'select' 'sum_786' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_43)   --->   "%tmp_3544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_786, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1390 'bitselect' 'tmp_3544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_43)   --->   "%xor_ln117_43 = xor i16 %sum_786, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1391 'xor' 'xor_ln117_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1392 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_43 = select i1 %tmp_3544, i16 %xor_ln117_43, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1392 'select' 'select_ln117_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln117_42 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_43, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1393 'partselect' 'trunc_ln117_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_3545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_43, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1394 'bitselect' 'tmp_3545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.30ns)   --->   "%index_43 = select i1 %tmp_3545, i10 1023, i10 %trunc_ln117_42" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1395 'select' 'index_43' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln120_86 = zext i10 %index_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1396 'zext' 'zext_ln120_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%exp_table_addr_43 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_86" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1397 'getelementptr' 'exp_table_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [2/2] (1.17ns)   --->   "%exp_table_load_43 = load i10 %exp_table_addr_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1398 'load' 'exp_table_load_43' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln113_66 = sext i16 %cluster_sum_44_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1399 'sext' 'sext_ln113_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln113_67 = sext i16 %q_sq_05_22_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1400 'sext' 'sext_ln113_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.78ns)   --->   "%add_ln113_44 = add i17 %sext_ln113_67, i17 %sext_ln113_66" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1401 'add' 'add_ln113_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln114_66 = sext i17 %add_ln113_44" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1402 'sext' 'sext_ln114_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln114_67 = sext i16 %k_sq_05_22_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1403 'sext' 'sext_ln114_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.79ns)   --->   "%add_ln114_44 = add i18 %sext_ln114_66, i18 %sext_ln114_67" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1404 'add' 'add_ln114_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_3548 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_44, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1405 'bitselect' 'tmp_3548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node sum_787)   --->   "%sum_711 = trunc i18 %add_ln114_44" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1406 'trunc' 'sum_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_3549 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_44, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1407 'bitselect' 'tmp_3549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_1117 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_44, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1408 'partselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.43ns)   --->   "%icmp_ln113_88 = icmp_ne  i2 %tmp_1117, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1409 'icmp' 'icmp_ln113_88' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_88)   --->   "%or_ln113_132 = or i1 %tmp_3549, i1 %icmp_ln113_88" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1410 'or' 'or_ln113_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_88)   --->   "%xor_ln113_88 = xor i1 %tmp_3548, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1411 'xor' 'xor_ln113_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1412 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_88 = and i1 %or_ln113_132, i1 %xor_ln113_88" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1412 'and' 'and_ln113_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node sum_787)   --->   "%xor_ln113_89 = xor i1 %tmp_3549, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1413 'xor' 'xor_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.43ns)   --->   "%icmp_ln113_89 = icmp_ne  i2 %tmp_1117, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1414 'icmp' 'icmp_ln113_89' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node sum_787)   --->   "%or_ln113_133 = or i1 %icmp_ln113_89, i1 %xor_ln113_89" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1415 'or' 'or_ln113_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node sum_787)   --->   "%and_ln113_89 = and i1 %or_ln113_133, i1 %tmp_3548" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1416 'and' 'and_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node sum_787)   --->   "%select_ln113_88 = select i1 %and_ln113_88, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1417 'select' 'select_ln113_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node sum_787)   --->   "%or_ln113_134 = or i1 %and_ln113_88, i1 %and_ln113_89" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1418 'or' 'or_ln113_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1419 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_787 = select i1 %or_ln113_134, i16 %select_ln113_88, i16 %sum_711" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1419 'select' 'sum_787' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_44)   --->   "%tmp_3550 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_787, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1420 'bitselect' 'tmp_3550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_44)   --->   "%xor_ln117_44 = xor i16 %sum_787, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1421 'xor' 'xor_ln117_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1422 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_44 = select i1 %tmp_3550, i16 %xor_ln117_44, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1422 'select' 'select_ln117_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln117_43 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_44, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1423 'partselect' 'trunc_ln117_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_3551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_44, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1424 'bitselect' 'tmp_3551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.30ns)   --->   "%index_44 = select i1 %tmp_3551, i10 1023, i10 %trunc_ln117_43" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1425 'select' 'index_44' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln120_88 = zext i10 %index_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1426 'zext' 'zext_ln120_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%exp_table_addr_44 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_88" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1427 'getelementptr' 'exp_table_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [2/2] (1.17ns)   --->   "%exp_table_load_44 = load i10 %exp_table_addr_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1428 'load' 'exp_table_load_44' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln113_68 = sext i16 %cluster_sum_45_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1429 'sext' 'sext_ln113_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.78ns)   --->   "%add_ln113_45 = add i17 %sext_ln113_67, i17 %sext_ln113_68" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1430 'add' 'add_ln113_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln114_68 = sext i17 %add_ln113_45" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1431 'sext' 'sext_ln114_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln114_69 = sext i16 %k_sq_05_23_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1432 'sext' 'sext_ln114_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.79ns)   --->   "%add_ln114_45 = add i18 %sext_ln114_68, i18 %sext_ln114_69" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1433 'add' 'add_ln114_45' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_3554 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_45, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1434 'bitselect' 'tmp_3554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node sum_788)   --->   "%sum_713 = trunc i18 %add_ln114_45" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1435 'trunc' 'sum_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_3555 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_45, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1436 'bitselect' 'tmp_3555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_1118 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_45, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1437 'partselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (0.43ns)   --->   "%icmp_ln113_90 = icmp_ne  i2 %tmp_1118, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1438 'icmp' 'icmp_ln113_90' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_90)   --->   "%or_ln113_135 = or i1 %tmp_3555, i1 %icmp_ln113_90" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1439 'or' 'or_ln113_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_90)   --->   "%xor_ln113_90 = xor i1 %tmp_3554, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1440 'xor' 'xor_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_90 = and i1 %or_ln113_135, i1 %xor_ln113_90" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1441 'and' 'and_ln113_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node sum_788)   --->   "%xor_ln113_91 = xor i1 %tmp_3555, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1442 'xor' 'xor_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1443 [1/1] (0.43ns)   --->   "%icmp_ln113_91 = icmp_ne  i2 %tmp_1118, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1443 'icmp' 'icmp_ln113_91' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node sum_788)   --->   "%or_ln113_136 = or i1 %icmp_ln113_91, i1 %xor_ln113_91" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1444 'or' 'or_ln113_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sum_788)   --->   "%and_ln113_91 = and i1 %or_ln113_136, i1 %tmp_3554" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1445 'and' 'and_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node sum_788)   --->   "%select_ln113_90 = select i1 %and_ln113_90, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1446 'select' 'select_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node sum_788)   --->   "%or_ln113_137 = or i1 %and_ln113_90, i1 %and_ln113_91" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1447 'or' 'or_ln113_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1448 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_788 = select i1 %or_ln113_137, i16 %select_ln113_90, i16 %sum_713" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1448 'select' 'sum_788' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_45)   --->   "%tmp_3556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_788, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1449 'bitselect' 'tmp_3556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_45)   --->   "%xor_ln117_45 = xor i16 %sum_788, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1450 'xor' 'xor_ln117_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1451 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_45 = select i1 %tmp_3556, i16 %xor_ln117_45, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1451 'select' 'select_ln117_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln117_44 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_45, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1452 'partselect' 'trunc_ln117_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_3557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_45, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1453 'bitselect' 'tmp_3557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.30ns)   --->   "%index_45 = select i1 %tmp_3557, i10 1023, i10 %trunc_ln117_44" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1454 'select' 'index_45' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln120_90 = zext i10 %index_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1455 'zext' 'zext_ln120_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%exp_table_addr_45 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_90" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1456 'getelementptr' 'exp_table_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [2/2] (1.17ns)   --->   "%exp_table_load_45 = load i10 %exp_table_addr_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1457 'load' 'exp_table_load_45' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln113_69 = sext i16 %cluster_sum_46_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1458 'sext' 'sext_ln113_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln113_70 = sext i16 %q_sq_05_23_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1459 'sext' 'sext_ln113_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.78ns)   --->   "%add_ln113_46 = add i17 %sext_ln113_70, i17 %sext_ln113_69" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1460 'add' 'add_ln113_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln114_70 = sext i17 %add_ln113_46" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1461 'sext' 'sext_ln114_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.79ns)   --->   "%add_ln114_46 = add i18 %sext_ln114_70, i18 %sext_ln114_67" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1462 'add' 'add_ln114_46' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_3560 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_46, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1463 'bitselect' 'tmp_3560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node sum_789)   --->   "%sum_715 = trunc i18 %add_ln114_46" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1464 'trunc' 'sum_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_3561 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_46, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1465 'bitselect' 'tmp_3561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_1119 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_46, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1466 'partselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.43ns)   --->   "%icmp_ln113_92 = icmp_ne  i2 %tmp_1119, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1467 'icmp' 'icmp_ln113_92' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_92)   --->   "%or_ln113_138 = or i1 %tmp_3561, i1 %icmp_ln113_92" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1468 'or' 'or_ln113_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_92)   --->   "%xor_ln113_92 = xor i1 %tmp_3560, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1469 'xor' 'xor_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_92 = and i1 %or_ln113_138, i1 %xor_ln113_92" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1470 'and' 'and_ln113_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node sum_789)   --->   "%xor_ln113_93 = xor i1 %tmp_3561, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1471 'xor' 'xor_ln113_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1472 [1/1] (0.43ns)   --->   "%icmp_ln113_93 = icmp_ne  i2 %tmp_1119, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1472 'icmp' 'icmp_ln113_93' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node sum_789)   --->   "%or_ln113_139 = or i1 %icmp_ln113_93, i1 %xor_ln113_93" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1473 'or' 'or_ln113_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node sum_789)   --->   "%and_ln113_93 = and i1 %or_ln113_139, i1 %tmp_3560" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1474 'and' 'and_ln113_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node sum_789)   --->   "%select_ln113_92 = select i1 %and_ln113_92, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1475 'select' 'select_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node sum_789)   --->   "%or_ln113_140 = or i1 %and_ln113_92, i1 %and_ln113_93" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1476 'or' 'or_ln113_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1477 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_789 = select i1 %or_ln113_140, i16 %select_ln113_92, i16 %sum_715" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1477 'select' 'sum_789' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_46)   --->   "%tmp_3562 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_789, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1478 'bitselect' 'tmp_3562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_46)   --->   "%xor_ln117_46 = xor i16 %sum_789, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1479 'xor' 'xor_ln117_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_46 = select i1 %tmp_3562, i16 %xor_ln117_46, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1480 'select' 'select_ln117_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln117_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_46, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1481 'partselect' 'trunc_ln117_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_3563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_46, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1482 'bitselect' 'tmp_3563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.30ns)   --->   "%index_46 = select i1 %tmp_3563, i10 1023, i10 %trunc_ln117_45" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1483 'select' 'index_46' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln120_92 = zext i10 %index_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1484 'zext' 'zext_ln120_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%exp_table_addr_46 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_92" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1485 'getelementptr' 'exp_table_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [2/2] (1.17ns)   --->   "%exp_table_load_46 = load i10 %exp_table_addr_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1486 'load' 'exp_table_load_46' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln113_71 = sext i16 %cluster_sum_47_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1487 'sext' 'sext_ln113_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.78ns)   --->   "%add_ln113_47 = add i17 %sext_ln113_70, i17 %sext_ln113_71" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1488 'add' 'add_ln113_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln114_71 = sext i17 %add_ln113_47" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1489 'sext' 'sext_ln114_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.79ns)   --->   "%add_ln114_47 = add i18 %sext_ln114_71, i18 %sext_ln114_69" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1490 'add' 'add_ln114_47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_3566 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_47, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1491 'bitselect' 'tmp_3566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node sum_790)   --->   "%sum_717 = trunc i18 %add_ln114_47" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1492 'trunc' 'sum_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_3567 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_47, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1493 'bitselect' 'tmp_3567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_1120 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_47, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1494 'partselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.43ns)   --->   "%icmp_ln113_94 = icmp_ne  i2 %tmp_1120, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1495 'icmp' 'icmp_ln113_94' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_94)   --->   "%or_ln113_141 = or i1 %tmp_3567, i1 %icmp_ln113_94" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1496 'or' 'or_ln113_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_94)   --->   "%xor_ln113_94 = xor i1 %tmp_3566, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1497 'xor' 'xor_ln113_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1498 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_94 = and i1 %or_ln113_141, i1 %xor_ln113_94" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1498 'and' 'and_ln113_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node sum_790)   --->   "%xor_ln113_95 = xor i1 %tmp_3567, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1499 'xor' 'xor_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1500 [1/1] (0.43ns)   --->   "%icmp_ln113_95 = icmp_ne  i2 %tmp_1120, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1500 'icmp' 'icmp_ln113_95' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node sum_790)   --->   "%or_ln113_142 = or i1 %icmp_ln113_95, i1 %xor_ln113_95" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1501 'or' 'or_ln113_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node sum_790)   --->   "%and_ln113_95 = and i1 %or_ln113_142, i1 %tmp_3566" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1502 'and' 'and_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node sum_790)   --->   "%select_ln113_94 = select i1 %and_ln113_94, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1503 'select' 'select_ln113_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node sum_790)   --->   "%or_ln113_143 = or i1 %and_ln113_94, i1 %and_ln113_95" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1504 'or' 'or_ln113_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1505 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_790 = select i1 %or_ln113_143, i16 %select_ln113_94, i16 %sum_717" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1505 'select' 'sum_790' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_47)   --->   "%tmp_3568 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_790, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1506 'bitselect' 'tmp_3568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_47)   --->   "%xor_ln117_47 = xor i16 %sum_790, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1507 'xor' 'xor_ln117_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_47 = select i1 %tmp_3568, i16 %xor_ln117_47, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1508 'select' 'select_ln117_47' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%trunc_ln117_46 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_47, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1509 'partselect' 'trunc_ln117_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_3569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_47, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1510 'bitselect' 'tmp_3569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.30ns)   --->   "%index_47 = select i1 %tmp_3569, i10 1023, i10 %trunc_ln117_46" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1511 'select' 'index_47' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln120_94 = zext i10 %index_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1512 'zext' 'zext_ln120_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%exp_table_addr_47 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_94" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1513 'getelementptr' 'exp_table_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [2/2] (1.17ns)   --->   "%exp_table_load_47 = load i10 %exp_table_addr_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1514 'load' 'exp_table_load_47' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln113_72 = sext i16 %cluster_sum_48_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1515 'sext' 'sext_ln113_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln113_73 = sext i16 %q_sq_05_24_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1516 'sext' 'sext_ln113_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.78ns)   --->   "%add_ln113_48 = add i17 %sext_ln113_73, i17 %sext_ln113_72" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1517 'add' 'add_ln113_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln114_72 = sext i17 %add_ln113_48" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1518 'sext' 'sext_ln114_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln114_73 = sext i16 %k_sq_05_24_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1519 'sext' 'sext_ln114_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.79ns)   --->   "%add_ln114_48 = add i18 %sext_ln114_72, i18 %sext_ln114_73" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1520 'add' 'add_ln114_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_3572 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_48, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1521 'bitselect' 'tmp_3572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node sum_791)   --->   "%sum_719 = trunc i18 %add_ln114_48" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1522 'trunc' 'sum_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_3573 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_48, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1523 'bitselect' 'tmp_3573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_1121 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_48, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1524 'partselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.43ns)   --->   "%icmp_ln113_96 = icmp_ne  i2 %tmp_1121, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1525 'icmp' 'icmp_ln113_96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_96)   --->   "%or_ln113_144 = or i1 %tmp_3573, i1 %icmp_ln113_96" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1526 'or' 'or_ln113_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_96)   --->   "%xor_ln113_96 = xor i1 %tmp_3572, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1527 'xor' 'xor_ln113_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1528 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_96 = and i1 %or_ln113_144, i1 %xor_ln113_96" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1528 'and' 'and_ln113_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node sum_791)   --->   "%xor_ln113_97 = xor i1 %tmp_3573, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1529 'xor' 'xor_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.43ns)   --->   "%icmp_ln113_97 = icmp_ne  i2 %tmp_1121, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1530 'icmp' 'icmp_ln113_97' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node sum_791)   --->   "%or_ln113_145 = or i1 %icmp_ln113_97, i1 %xor_ln113_97" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1531 'or' 'or_ln113_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node sum_791)   --->   "%and_ln113_97 = and i1 %or_ln113_145, i1 %tmp_3572" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1532 'and' 'and_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node sum_791)   --->   "%select_ln113_96 = select i1 %and_ln113_96, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1533 'select' 'select_ln113_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node sum_791)   --->   "%or_ln113_146 = or i1 %and_ln113_96, i1 %and_ln113_97" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1534 'or' 'or_ln113_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1535 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_791 = select i1 %or_ln113_146, i16 %select_ln113_96, i16 %sum_719" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1535 'select' 'sum_791' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_48)   --->   "%tmp_3574 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_791, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1536 'bitselect' 'tmp_3574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_48)   --->   "%xor_ln117_48 = xor i16 %sum_791, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1537 'xor' 'xor_ln117_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1538 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_48 = select i1 %tmp_3574, i16 %xor_ln117_48, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1538 'select' 'select_ln117_48' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln117_47 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_48, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1539 'partselect' 'trunc_ln117_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_3575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_48, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1540 'bitselect' 'tmp_3575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.30ns)   --->   "%index_48 = select i1 %tmp_3575, i10 1023, i10 %trunc_ln117_47" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1541 'select' 'index_48' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln120_96 = zext i10 %index_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1542 'zext' 'zext_ln120_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%exp_table_addr_48 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_96" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1543 'getelementptr' 'exp_table_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [2/2] (1.17ns)   --->   "%exp_table_load_48 = load i10 %exp_table_addr_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1544 'load' 'exp_table_load_48' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln113_74 = sext i16 %cluster_sum_49_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1545 'sext' 'sext_ln113_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (0.78ns)   --->   "%add_ln113_49 = add i17 %sext_ln113_73, i17 %sext_ln113_74" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1546 'add' 'add_ln113_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln114_74 = sext i17 %add_ln113_49" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1547 'sext' 'sext_ln114_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln114_75 = sext i16 %k_sq_05_25_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1548 'sext' 'sext_ln114_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.79ns)   --->   "%add_ln114_49 = add i18 %sext_ln114_74, i18 %sext_ln114_75" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1549 'add' 'add_ln114_49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_3578 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_49, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1550 'bitselect' 'tmp_3578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node sum_792)   --->   "%sum_721 = trunc i18 %add_ln114_49" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1551 'trunc' 'sum_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_3579 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_49, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1552 'bitselect' 'tmp_3579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_1122 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_49, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1553 'partselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.43ns)   --->   "%icmp_ln113_98 = icmp_ne  i2 %tmp_1122, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1554 'icmp' 'icmp_ln113_98' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_98)   --->   "%or_ln113_147 = or i1 %tmp_3579, i1 %icmp_ln113_98" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1555 'or' 'or_ln113_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_98)   --->   "%xor_ln113_98 = xor i1 %tmp_3578, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1556 'xor' 'xor_ln113_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1557 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_98 = and i1 %or_ln113_147, i1 %xor_ln113_98" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1557 'and' 'and_ln113_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node sum_792)   --->   "%xor_ln113_99 = xor i1 %tmp_3579, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1558 'xor' 'xor_ln113_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.43ns)   --->   "%icmp_ln113_99 = icmp_ne  i2 %tmp_1122, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1559 'icmp' 'icmp_ln113_99' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node sum_792)   --->   "%or_ln113_148 = or i1 %icmp_ln113_99, i1 %xor_ln113_99" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1560 'or' 'or_ln113_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node sum_792)   --->   "%and_ln113_99 = and i1 %or_ln113_148, i1 %tmp_3578" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1561 'and' 'and_ln113_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node sum_792)   --->   "%select_ln113_98 = select i1 %and_ln113_98, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1562 'select' 'select_ln113_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node sum_792)   --->   "%or_ln113_149 = or i1 %and_ln113_98, i1 %and_ln113_99" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1563 'or' 'or_ln113_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1564 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_792 = select i1 %or_ln113_149, i16 %select_ln113_98, i16 %sum_721" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1564 'select' 'sum_792' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_49)   --->   "%tmp_3580 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_792, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1565 'bitselect' 'tmp_3580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_49)   --->   "%xor_ln117_49 = xor i16 %sum_792, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1566 'xor' 'xor_ln117_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1567 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_49 = select i1 %tmp_3580, i16 %xor_ln117_49, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1567 'select' 'select_ln117_49' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln117_48 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_49, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1568 'partselect' 'trunc_ln117_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_3581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_49, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1569 'bitselect' 'tmp_3581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.30ns)   --->   "%index_49 = select i1 %tmp_3581, i10 1023, i10 %trunc_ln117_48" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1570 'select' 'index_49' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln120_98 = zext i10 %index_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1571 'zext' 'zext_ln120_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%exp_table_addr_49 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_98" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1572 'getelementptr' 'exp_table_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [2/2] (1.17ns)   --->   "%exp_table_load_49 = load i10 %exp_table_addr_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1573 'load' 'exp_table_load_49' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln113_75 = sext i16 %cluster_sum_50_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1574 'sext' 'sext_ln113_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln113_76 = sext i16 %q_sq_05_25_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1575 'sext' 'sext_ln113_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.78ns)   --->   "%add_ln113_50 = add i17 %sext_ln113_76, i17 %sext_ln113_75" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1576 'add' 'add_ln113_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln114_76 = sext i17 %add_ln113_50" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1577 'sext' 'sext_ln114_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.79ns)   --->   "%add_ln114_50 = add i18 %sext_ln114_76, i18 %sext_ln114_73" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1578 'add' 'add_ln114_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_3584 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_50, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1579 'bitselect' 'tmp_3584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node sum_793)   --->   "%sum_723 = trunc i18 %add_ln114_50" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1580 'trunc' 'sum_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_3585 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_50, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1581 'bitselect' 'tmp_3585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_1123 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_50, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1582 'partselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.43ns)   --->   "%icmp_ln113_100 = icmp_ne  i2 %tmp_1123, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1583 'icmp' 'icmp_ln113_100' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_100)   --->   "%or_ln113_150 = or i1 %tmp_3585, i1 %icmp_ln113_100" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1584 'or' 'or_ln113_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_100)   --->   "%xor_ln113_100 = xor i1 %tmp_3584, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1585 'xor' 'xor_ln113_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1586 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_100 = and i1 %or_ln113_150, i1 %xor_ln113_100" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1586 'and' 'and_ln113_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node sum_793)   --->   "%xor_ln113_101 = xor i1 %tmp_3585, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1587 'xor' 'xor_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.43ns)   --->   "%icmp_ln113_101 = icmp_ne  i2 %tmp_1123, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1588 'icmp' 'icmp_ln113_101' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node sum_793)   --->   "%or_ln113_151 = or i1 %icmp_ln113_101, i1 %xor_ln113_101" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1589 'or' 'or_ln113_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node sum_793)   --->   "%and_ln113_101 = and i1 %or_ln113_151, i1 %tmp_3584" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1590 'and' 'and_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node sum_793)   --->   "%select_ln113_100 = select i1 %and_ln113_100, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1591 'select' 'select_ln113_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node sum_793)   --->   "%or_ln113_152 = or i1 %and_ln113_100, i1 %and_ln113_101" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1592 'or' 'or_ln113_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1593 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_793 = select i1 %or_ln113_152, i16 %select_ln113_100, i16 %sum_723" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1593 'select' 'sum_793' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_50)   --->   "%tmp_3586 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_793, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1594 'bitselect' 'tmp_3586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_50)   --->   "%xor_ln117_50 = xor i16 %sum_793, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1595 'xor' 'xor_ln117_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1596 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_50 = select i1 %tmp_3586, i16 %xor_ln117_50, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1596 'select' 'select_ln117_50' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln117_49 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_50, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1597 'partselect' 'trunc_ln117_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_3587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_50, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1598 'bitselect' 'tmp_3587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.30ns)   --->   "%index_50 = select i1 %tmp_3587, i10 1023, i10 %trunc_ln117_49" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1599 'select' 'index_50' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln120_100 = zext i10 %index_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1600 'zext' 'zext_ln120_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%exp_table_addr_50 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_100" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1601 'getelementptr' 'exp_table_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [2/2] (1.17ns)   --->   "%exp_table_load_50 = load i10 %exp_table_addr_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1602 'load' 'exp_table_load_50' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln113_77 = sext i16 %cluster_sum_51_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1603 'sext' 'sext_ln113_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.78ns)   --->   "%add_ln113_51 = add i17 %sext_ln113_76, i17 %sext_ln113_77" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1604 'add' 'add_ln113_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln114_77 = sext i17 %add_ln113_51" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1605 'sext' 'sext_ln114_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.79ns)   --->   "%add_ln114_51 = add i18 %sext_ln114_77, i18 %sext_ln114_75" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1606 'add' 'add_ln114_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_3590 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_51, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1607 'bitselect' 'tmp_3590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node sum_794)   --->   "%sum_725 = trunc i18 %add_ln114_51" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1608 'trunc' 'sum_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_3591 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_51, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1609 'bitselect' 'tmp_3591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_1124 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_51, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1610 'partselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.43ns)   --->   "%icmp_ln113_102 = icmp_ne  i2 %tmp_1124, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1611 'icmp' 'icmp_ln113_102' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_102)   --->   "%or_ln113_153 = or i1 %tmp_3591, i1 %icmp_ln113_102" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1612 'or' 'or_ln113_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_102)   --->   "%xor_ln113_102 = xor i1 %tmp_3590, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1613 'xor' 'xor_ln113_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1614 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_102 = and i1 %or_ln113_153, i1 %xor_ln113_102" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1614 'and' 'and_ln113_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node sum_794)   --->   "%xor_ln113_103 = xor i1 %tmp_3591, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1615 'xor' 'xor_ln113_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.43ns)   --->   "%icmp_ln113_103 = icmp_ne  i2 %tmp_1124, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1616 'icmp' 'icmp_ln113_103' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node sum_794)   --->   "%or_ln113_154 = or i1 %icmp_ln113_103, i1 %xor_ln113_103" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1617 'or' 'or_ln113_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node sum_794)   --->   "%and_ln113_103 = and i1 %or_ln113_154, i1 %tmp_3590" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1618 'and' 'and_ln113_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node sum_794)   --->   "%select_ln113_102 = select i1 %and_ln113_102, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1619 'select' 'select_ln113_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node sum_794)   --->   "%or_ln113_155 = or i1 %and_ln113_102, i1 %and_ln113_103" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1620 'or' 'or_ln113_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_794 = select i1 %or_ln113_155, i16 %select_ln113_102, i16 %sum_725" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1621 'select' 'sum_794' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_51)   --->   "%tmp_3592 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_794, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1622 'bitselect' 'tmp_3592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_51)   --->   "%xor_ln117_51 = xor i16 %sum_794, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1623 'xor' 'xor_ln117_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1624 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_51 = select i1 %tmp_3592, i16 %xor_ln117_51, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1624 'select' 'select_ln117_51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln117_50 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_51, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1625 'partselect' 'trunc_ln117_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_3593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_51, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1626 'bitselect' 'tmp_3593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.30ns)   --->   "%index_51 = select i1 %tmp_3593, i10 1023, i10 %trunc_ln117_50" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1627 'select' 'index_51' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln120_102 = zext i10 %index_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1628 'zext' 'zext_ln120_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%exp_table_addr_51 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_102" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1629 'getelementptr' 'exp_table_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [2/2] (1.17ns)   --->   "%exp_table_load_51 = load i10 %exp_table_addr_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1630 'load' 'exp_table_load_51' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln113_78 = sext i16 %cluster_sum_52_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1631 'sext' 'sext_ln113_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln113_79 = sext i16 %q_sq_05_26_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1632 'sext' 'sext_ln113_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.78ns)   --->   "%add_ln113_52 = add i17 %sext_ln113_79, i17 %sext_ln113_78" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1633 'add' 'add_ln113_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln114_78 = sext i17 %add_ln113_52" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1634 'sext' 'sext_ln114_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln114_79 = sext i16 %k_sq_05_26_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1635 'sext' 'sext_ln114_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.79ns)   --->   "%add_ln114_52 = add i18 %sext_ln114_78, i18 %sext_ln114_79" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1636 'add' 'add_ln114_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_3596 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_52, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1637 'bitselect' 'tmp_3596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node sum_795)   --->   "%sum_727 = trunc i18 %add_ln114_52" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1638 'trunc' 'sum_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_3597 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_52, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1639 'bitselect' 'tmp_3597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_1125 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_52, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1640 'partselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.43ns)   --->   "%icmp_ln113_104 = icmp_ne  i2 %tmp_1125, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1641 'icmp' 'icmp_ln113_104' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_104)   --->   "%or_ln113_156 = or i1 %tmp_3597, i1 %icmp_ln113_104" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1642 'or' 'or_ln113_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_104)   --->   "%xor_ln113_104 = xor i1 %tmp_3596, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1643 'xor' 'xor_ln113_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1644 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_104 = and i1 %or_ln113_156, i1 %xor_ln113_104" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1644 'and' 'and_ln113_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node sum_795)   --->   "%xor_ln113_105 = xor i1 %tmp_3597, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1645 'xor' 'xor_ln113_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1646 [1/1] (0.43ns)   --->   "%icmp_ln113_105 = icmp_ne  i2 %tmp_1125, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1646 'icmp' 'icmp_ln113_105' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node sum_795)   --->   "%or_ln113_157 = or i1 %icmp_ln113_105, i1 %xor_ln113_105" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1647 'or' 'or_ln113_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node sum_795)   --->   "%and_ln113_105 = and i1 %or_ln113_157, i1 %tmp_3596" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1648 'and' 'and_ln113_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node sum_795)   --->   "%select_ln113_104 = select i1 %and_ln113_104, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1649 'select' 'select_ln113_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node sum_795)   --->   "%or_ln113_158 = or i1 %and_ln113_104, i1 %and_ln113_105" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1650 'or' 'or_ln113_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_795 = select i1 %or_ln113_158, i16 %select_ln113_104, i16 %sum_727" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1651 'select' 'sum_795' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_52)   --->   "%tmp_3598 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_795, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1652 'bitselect' 'tmp_3598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_52)   --->   "%xor_ln117_52 = xor i16 %sum_795, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1653 'xor' 'xor_ln117_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1654 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_52 = select i1 %tmp_3598, i16 %xor_ln117_52, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1654 'select' 'select_ln117_52' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln117_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_52, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1655 'partselect' 'trunc_ln117_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_3599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_52, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1656 'bitselect' 'tmp_3599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.30ns)   --->   "%index_52 = select i1 %tmp_3599, i10 1023, i10 %trunc_ln117_51" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1657 'select' 'index_52' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln120_104 = zext i10 %index_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1658 'zext' 'zext_ln120_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%exp_table_addr_52 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_104" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1659 'getelementptr' 'exp_table_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [2/2] (1.17ns)   --->   "%exp_table_load_52 = load i10 %exp_table_addr_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1660 'load' 'exp_table_load_52' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln113_80 = sext i16 %cluster_sum_53_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1661 'sext' 'sext_ln113_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.78ns)   --->   "%add_ln113_53 = add i17 %sext_ln113_79, i17 %sext_ln113_80" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1662 'add' 'add_ln113_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln114_80 = sext i17 %add_ln113_53" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1663 'sext' 'sext_ln114_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln114_81 = sext i16 %k_sq_05_27_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1664 'sext' 'sext_ln114_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.79ns)   --->   "%add_ln114_53 = add i18 %sext_ln114_80, i18 %sext_ln114_81" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1665 'add' 'add_ln114_53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_3602 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_53, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1666 'bitselect' 'tmp_3602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node sum_796)   --->   "%sum_729 = trunc i18 %add_ln114_53" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1667 'trunc' 'sum_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_3603 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_53, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1668 'bitselect' 'tmp_3603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_1126 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_53, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1669 'partselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.43ns)   --->   "%icmp_ln113_106 = icmp_ne  i2 %tmp_1126, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1670 'icmp' 'icmp_ln113_106' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_106)   --->   "%or_ln113_159 = or i1 %tmp_3603, i1 %icmp_ln113_106" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1671 'or' 'or_ln113_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_106)   --->   "%xor_ln113_106 = xor i1 %tmp_3602, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1672 'xor' 'xor_ln113_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1673 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_106 = and i1 %or_ln113_159, i1 %xor_ln113_106" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1673 'and' 'and_ln113_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node sum_796)   --->   "%xor_ln113_107 = xor i1 %tmp_3603, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1674 'xor' 'xor_ln113_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1675 [1/1] (0.43ns)   --->   "%icmp_ln113_107 = icmp_ne  i2 %tmp_1126, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1675 'icmp' 'icmp_ln113_107' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node sum_796)   --->   "%or_ln113_160 = or i1 %icmp_ln113_107, i1 %xor_ln113_107" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1676 'or' 'or_ln113_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node sum_796)   --->   "%and_ln113_107 = and i1 %or_ln113_160, i1 %tmp_3602" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1677 'and' 'and_ln113_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node sum_796)   --->   "%select_ln113_106 = select i1 %and_ln113_106, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1678 'select' 'select_ln113_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node sum_796)   --->   "%or_ln113_161 = or i1 %and_ln113_106, i1 %and_ln113_107" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1679 'or' 'or_ln113_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1680 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_796 = select i1 %or_ln113_161, i16 %select_ln113_106, i16 %sum_729" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1680 'select' 'sum_796' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_53)   --->   "%tmp_3604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_796, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1681 'bitselect' 'tmp_3604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_53)   --->   "%xor_ln117_53 = xor i16 %sum_796, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1682 'xor' 'xor_ln117_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1683 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_53 = select i1 %tmp_3604, i16 %xor_ln117_53, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1683 'select' 'select_ln117_53' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln117_52 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_53, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1684 'partselect' 'trunc_ln117_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_3605 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_53, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1685 'bitselect' 'tmp_3605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.30ns)   --->   "%index_53 = select i1 %tmp_3605, i10 1023, i10 %trunc_ln117_52" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1686 'select' 'index_53' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln120_106 = zext i10 %index_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1687 'zext' 'zext_ln120_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%exp_table_addr_53 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_106" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1688 'getelementptr' 'exp_table_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [2/2] (1.17ns)   --->   "%exp_table_load_53 = load i10 %exp_table_addr_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1689 'load' 'exp_table_load_53' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln113_81 = sext i16 %cluster_sum_54_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1690 'sext' 'sext_ln113_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln113_82 = sext i16 %q_sq_05_27_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1691 'sext' 'sext_ln113_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.78ns)   --->   "%add_ln113_54 = add i17 %sext_ln113_82, i17 %sext_ln113_81" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1692 'add' 'add_ln113_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln114_82 = sext i17 %add_ln113_54" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1693 'sext' 'sext_ln114_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.79ns)   --->   "%add_ln114_54 = add i18 %sext_ln114_82, i18 %sext_ln114_79" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1694 'add' 'add_ln114_54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_3608 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_54, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1695 'bitselect' 'tmp_3608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node sum_797)   --->   "%sum_731 = trunc i18 %add_ln114_54" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1696 'trunc' 'sum_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_3609 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_54, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1697 'bitselect' 'tmp_3609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_1127 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_54, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1698 'partselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.43ns)   --->   "%icmp_ln113_108 = icmp_ne  i2 %tmp_1127, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1699 'icmp' 'icmp_ln113_108' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_108)   --->   "%or_ln113_162 = or i1 %tmp_3609, i1 %icmp_ln113_108" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1700 'or' 'or_ln113_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_108)   --->   "%xor_ln113_108 = xor i1 %tmp_3608, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1701 'xor' 'xor_ln113_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1702 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_108 = and i1 %or_ln113_162, i1 %xor_ln113_108" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1702 'and' 'and_ln113_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node sum_797)   --->   "%xor_ln113_109 = xor i1 %tmp_3609, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1703 'xor' 'xor_ln113_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1704 [1/1] (0.43ns)   --->   "%icmp_ln113_109 = icmp_ne  i2 %tmp_1127, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1704 'icmp' 'icmp_ln113_109' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node sum_797)   --->   "%or_ln113_163 = or i1 %icmp_ln113_109, i1 %xor_ln113_109" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1705 'or' 'or_ln113_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node sum_797)   --->   "%and_ln113_109 = and i1 %or_ln113_163, i1 %tmp_3608" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1706 'and' 'and_ln113_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node sum_797)   --->   "%select_ln113_108 = select i1 %and_ln113_108, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1707 'select' 'select_ln113_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node sum_797)   --->   "%or_ln113_164 = or i1 %and_ln113_108, i1 %and_ln113_109" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1708 'or' 'or_ln113_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1709 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_797 = select i1 %or_ln113_164, i16 %select_ln113_108, i16 %sum_731" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1709 'select' 'sum_797' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_54)   --->   "%tmp_3610 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_797, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1710 'bitselect' 'tmp_3610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_54)   --->   "%xor_ln117_54 = xor i16 %sum_797, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1711 'xor' 'xor_ln117_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1712 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_54 = select i1 %tmp_3610, i16 %xor_ln117_54, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1712 'select' 'select_ln117_54' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln117_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_54, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1713 'partselect' 'trunc_ln117_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_3611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_54, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1714 'bitselect' 'tmp_3611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.30ns)   --->   "%index_54 = select i1 %tmp_3611, i10 1023, i10 %trunc_ln117_53" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1715 'select' 'index_54' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln120_108 = zext i10 %index_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1716 'zext' 'zext_ln120_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%exp_table_addr_54 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_108" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1717 'getelementptr' 'exp_table_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [2/2] (1.17ns)   --->   "%exp_table_load_54 = load i10 %exp_table_addr_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1718 'load' 'exp_table_load_54' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln113_83 = sext i16 %cluster_sum_55_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1719 'sext' 'sext_ln113_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.78ns)   --->   "%add_ln113_55 = add i17 %sext_ln113_82, i17 %sext_ln113_83" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1720 'add' 'add_ln113_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln114_83 = sext i17 %add_ln113_55" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1721 'sext' 'sext_ln114_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.79ns)   --->   "%add_ln114_55 = add i18 %sext_ln114_83, i18 %sext_ln114_81" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1722 'add' 'add_ln114_55' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_3614 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_55, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1723 'bitselect' 'tmp_3614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node sum_798)   --->   "%sum_733 = trunc i18 %add_ln114_55" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1724 'trunc' 'sum_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%tmp_3615 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_55, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1725 'bitselect' 'tmp_3615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_1128 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_55, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1726 'partselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.43ns)   --->   "%icmp_ln113_110 = icmp_ne  i2 %tmp_1128, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1727 'icmp' 'icmp_ln113_110' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_110)   --->   "%or_ln113_165 = or i1 %tmp_3615, i1 %icmp_ln113_110" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1728 'or' 'or_ln113_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_110)   --->   "%xor_ln113_110 = xor i1 %tmp_3614, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1729 'xor' 'xor_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_110 = and i1 %or_ln113_165, i1 %xor_ln113_110" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1730 'and' 'and_ln113_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node sum_798)   --->   "%xor_ln113_111 = xor i1 %tmp_3615, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1731 'xor' 'xor_ln113_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1732 [1/1] (0.43ns)   --->   "%icmp_ln113_111 = icmp_ne  i2 %tmp_1128, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1732 'icmp' 'icmp_ln113_111' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node sum_798)   --->   "%or_ln113_166 = or i1 %icmp_ln113_111, i1 %xor_ln113_111" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1733 'or' 'or_ln113_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node sum_798)   --->   "%and_ln113_111 = and i1 %or_ln113_166, i1 %tmp_3614" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1734 'and' 'and_ln113_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node sum_798)   --->   "%select_ln113_110 = select i1 %and_ln113_110, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1735 'select' 'select_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node sum_798)   --->   "%or_ln113_167 = or i1 %and_ln113_110, i1 %and_ln113_111" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1736 'or' 'or_ln113_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1737 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_798 = select i1 %or_ln113_167, i16 %select_ln113_110, i16 %sum_733" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1737 'select' 'sum_798' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%tmp_3616 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_798, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1738 'bitselect' 'tmp_3616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%xor_ln117_55 = xor i16 %sum_798, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1739 'xor' 'xor_ln117_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1740 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_55 = select i1 %tmp_3616, i16 %xor_ln117_55, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1740 'select' 'select_ln117_55' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%trunc_ln117_54 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_55, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1741 'partselect' 'trunc_ln117_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_3617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_55, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1742 'bitselect' 'tmp_3617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.30ns)   --->   "%index_55 = select i1 %tmp_3617, i10 1023, i10 %trunc_ln117_54" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1743 'select' 'index_55' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln120_110 = zext i10 %index_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1744 'zext' 'zext_ln120_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%exp_table_addr_55 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_110" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1745 'getelementptr' 'exp_table_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [2/2] (1.17ns)   --->   "%exp_table_load_55 = load i10 %exp_table_addr_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1746 'load' 'exp_table_load_55' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln113_84 = sext i16 %cluster_sum_56_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1747 'sext' 'sext_ln113_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln113_85 = sext i16 %q_sq_05_28_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1748 'sext' 'sext_ln113_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.78ns)   --->   "%add_ln113_56 = add i17 %sext_ln113_85, i17 %sext_ln113_84" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1749 'add' 'add_ln113_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln114_84 = sext i17 %add_ln113_56" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1750 'sext' 'sext_ln114_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln114_85 = sext i16 %k_sq_05_28_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1751 'sext' 'sext_ln114_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.79ns)   --->   "%add_ln114_56 = add i18 %sext_ln114_84, i18 %sext_ln114_85" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1752 'add' 'add_ln114_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_3620 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_56, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1753 'bitselect' 'tmp_3620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node sum_799)   --->   "%sum_735 = trunc i18 %add_ln114_56" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1754 'trunc' 'sum_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp_3621 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_56, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1755 'bitselect' 'tmp_3621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_1129 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_56, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1756 'partselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.43ns)   --->   "%icmp_ln113_112 = icmp_ne  i2 %tmp_1129, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1757 'icmp' 'icmp_ln113_112' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_112)   --->   "%or_ln113_168 = or i1 %tmp_3621, i1 %icmp_ln113_112" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1758 'or' 'or_ln113_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_112)   --->   "%xor_ln113_112 = xor i1 %tmp_3620, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1759 'xor' 'xor_ln113_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_112 = and i1 %or_ln113_168, i1 %xor_ln113_112" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1760 'and' 'and_ln113_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node sum_799)   --->   "%xor_ln113_113 = xor i1 %tmp_3621, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1761 'xor' 'xor_ln113_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1762 [1/1] (0.43ns)   --->   "%icmp_ln113_113 = icmp_ne  i2 %tmp_1129, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1762 'icmp' 'icmp_ln113_113' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node sum_799)   --->   "%or_ln113_169 = or i1 %icmp_ln113_113, i1 %xor_ln113_113" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1763 'or' 'or_ln113_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node sum_799)   --->   "%and_ln113_113 = and i1 %or_ln113_169, i1 %tmp_3620" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1764 'and' 'and_ln113_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node sum_799)   --->   "%select_ln113_112 = select i1 %and_ln113_112, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1765 'select' 'select_ln113_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node sum_799)   --->   "%or_ln113_170 = or i1 %and_ln113_112, i1 %and_ln113_113" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1766 'or' 'or_ln113_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_799 = select i1 %or_ln113_170, i16 %select_ln113_112, i16 %sum_735" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1767 'select' 'sum_799' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_56)   --->   "%tmp_3622 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_799, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1768 'bitselect' 'tmp_3622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_56)   --->   "%xor_ln117_56 = xor i16 %sum_799, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1769 'xor' 'xor_ln117_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1770 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_56 = select i1 %tmp_3622, i16 %xor_ln117_56, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1770 'select' 'select_ln117_56' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln117_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_56, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1771 'partselect' 'trunc_ln117_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_3623 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_56, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1772 'bitselect' 'tmp_3623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.30ns)   --->   "%index_56 = select i1 %tmp_3623, i10 1023, i10 %trunc_ln117_55" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1773 'select' 'index_56' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln120_112 = zext i10 %index_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1774 'zext' 'zext_ln120_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%exp_table_addr_56 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_112" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1775 'getelementptr' 'exp_table_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [2/2] (1.17ns)   --->   "%exp_table_load_56 = load i10 %exp_table_addr_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1776 'load' 'exp_table_load_56' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln113_86 = sext i16 %cluster_sum_57_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1777 'sext' 'sext_ln113_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.78ns)   --->   "%add_ln113_57 = add i17 %sext_ln113_85, i17 %sext_ln113_86" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1778 'add' 'add_ln113_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln114_86 = sext i17 %add_ln113_57" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1779 'sext' 'sext_ln114_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln114_87 = sext i16 %k_sq_05_29_val_read" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1780 'sext' 'sext_ln114_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.79ns)   --->   "%add_ln114_57 = add i18 %sext_ln114_86, i18 %sext_ln114_87" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1781 'add' 'add_ln114_57' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_3626 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_57, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1782 'bitselect' 'tmp_3626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node sum_800)   --->   "%sum_737 = trunc i18 %add_ln114_57" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1783 'trunc' 'sum_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_3627 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_57, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1784 'bitselect' 'tmp_3627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_1130 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_57, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1785 'partselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.43ns)   --->   "%icmp_ln113_114 = icmp_ne  i2 %tmp_1130, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1786 'icmp' 'icmp_ln113_114' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_114)   --->   "%or_ln113_171 = or i1 %tmp_3627, i1 %icmp_ln113_114" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1787 'or' 'or_ln113_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_114)   --->   "%xor_ln113_114 = xor i1 %tmp_3626, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1788 'xor' 'xor_ln113_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1789 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_114 = and i1 %or_ln113_171, i1 %xor_ln113_114" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1789 'and' 'and_ln113_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node sum_800)   --->   "%xor_ln113_115 = xor i1 %tmp_3627, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1790 'xor' 'xor_ln113_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (0.43ns)   --->   "%icmp_ln113_115 = icmp_ne  i2 %tmp_1130, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1791 'icmp' 'icmp_ln113_115' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node sum_800)   --->   "%or_ln113_172 = or i1 %icmp_ln113_115, i1 %xor_ln113_115" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1792 'or' 'or_ln113_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node sum_800)   --->   "%and_ln113_115 = and i1 %or_ln113_172, i1 %tmp_3626" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1793 'and' 'and_ln113_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node sum_800)   --->   "%select_ln113_114 = select i1 %and_ln113_114, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1794 'select' 'select_ln113_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node sum_800)   --->   "%or_ln113_173 = or i1 %and_ln113_114, i1 %and_ln113_115" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1795 'or' 'or_ln113_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_800 = select i1 %or_ln113_173, i16 %select_ln113_114, i16 %sum_737" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1796 'select' 'sum_800' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_57)   --->   "%tmp_3628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_800, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1797 'bitselect' 'tmp_3628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_57)   --->   "%xor_ln117_57 = xor i16 %sum_800, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1798 'xor' 'xor_ln117_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_57 = select i1 %tmp_3628, i16 %xor_ln117_57, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1799 'select' 'select_ln117_57' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln117_56 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_57, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1800 'partselect' 'trunc_ln117_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_3629 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_57, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1801 'bitselect' 'tmp_3629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.30ns)   --->   "%index_57 = select i1 %tmp_3629, i10 1023, i10 %trunc_ln117_56" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1802 'select' 'index_57' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln120_114 = zext i10 %index_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1803 'zext' 'zext_ln120_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%exp_table_addr_57 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_114" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1804 'getelementptr' 'exp_table_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [2/2] (1.17ns)   --->   "%exp_table_load_57 = load i10 %exp_table_addr_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1805 'load' 'exp_table_load_57' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln113_87 = sext i16 %cluster_sum_58_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1806 'sext' 'sext_ln113_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln113_88 = sext i16 %q_sq_05_29_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1807 'sext' 'sext_ln113_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.78ns)   --->   "%add_ln113_58 = add i17 %sext_ln113_88, i17 %sext_ln113_87" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1808 'add' 'add_ln113_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln114_88 = sext i17 %add_ln113_58" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1809 'sext' 'sext_ln114_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.79ns)   --->   "%add_ln114_58 = add i18 %sext_ln114_88, i18 %sext_ln114_85" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1810 'add' 'add_ln114_58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_3632 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_58, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1811 'bitselect' 'tmp_3632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node sum_801)   --->   "%sum_739 = trunc i18 %add_ln114_58" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1812 'trunc' 'sum_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_3633 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_58, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1813 'bitselect' 'tmp_3633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_1131 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_58, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1814 'partselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.43ns)   --->   "%icmp_ln113_116 = icmp_ne  i2 %tmp_1131, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1815 'icmp' 'icmp_ln113_116' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_116)   --->   "%or_ln113_174 = or i1 %tmp_3633, i1 %icmp_ln113_116" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1816 'or' 'or_ln113_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_116)   --->   "%xor_ln113_116 = xor i1 %tmp_3632, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1817 'xor' 'xor_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1818 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_116 = and i1 %or_ln113_174, i1 %xor_ln113_116" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1818 'and' 'and_ln113_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node sum_801)   --->   "%xor_ln113_117 = xor i1 %tmp_3633, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1819 'xor' 'xor_ln113_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.43ns)   --->   "%icmp_ln113_117 = icmp_ne  i2 %tmp_1131, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1820 'icmp' 'icmp_ln113_117' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node sum_801)   --->   "%or_ln113_175 = or i1 %icmp_ln113_117, i1 %xor_ln113_117" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1821 'or' 'or_ln113_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node sum_801)   --->   "%and_ln113_117 = and i1 %or_ln113_175, i1 %tmp_3632" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1822 'and' 'and_ln113_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node sum_801)   --->   "%select_ln113_116 = select i1 %and_ln113_116, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1823 'select' 'select_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node sum_801)   --->   "%or_ln113_176 = or i1 %and_ln113_116, i1 %and_ln113_117" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1824 'or' 'or_ln113_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1825 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_801 = select i1 %or_ln113_176, i16 %select_ln113_116, i16 %sum_739" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1825 'select' 'sum_801' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_58)   --->   "%tmp_3634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_801, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1826 'bitselect' 'tmp_3634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_58)   --->   "%xor_ln117_58 = xor i16 %sum_801, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1827 'xor' 'xor_ln117_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_58 = select i1 %tmp_3634, i16 %xor_ln117_58, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1828 'select' 'select_ln117_58' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%trunc_ln117_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_58, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1829 'partselect' 'trunc_ln117_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_3635 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_58, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1830 'bitselect' 'tmp_3635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.30ns)   --->   "%index_58 = select i1 %tmp_3635, i10 1023, i10 %trunc_ln117_57" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1831 'select' 'index_58' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln120_116 = zext i10 %index_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1832 'zext' 'zext_ln120_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%exp_table_addr_58 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_116" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1833 'getelementptr' 'exp_table_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [2/2] (1.17ns)   --->   "%exp_table_load_58 = load i10 %exp_table_addr_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1834 'load' 'exp_table_load_58' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln113_89 = sext i16 %cluster_sum_59_val_read" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1835 'sext' 'sext_ln113_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.78ns)   --->   "%add_ln113_59 = add i17 %sext_ln113_88, i17 %sext_ln113_89" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1836 'add' 'add_ln113_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln114_89 = sext i17 %add_ln113_59" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1837 'sext' 'sext_ln114_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.79ns)   --->   "%add_ln114_59 = add i18 %sext_ln114_89, i18 %sext_ln114_87" [firmware/nnet_utils/nnet_hept.h:114]   --->   Operation 1838 'add' 'add_ln114_59' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_3638 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_59, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1839 'bitselect' 'tmp_3638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node sum_802)   --->   "%sum_741 = trunc i18 %add_ln114_59" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1840 'trunc' 'sum_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_3639 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_59, i32 15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1841 'bitselect' 'tmp_3639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_1132 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_59, i32 16, i32 17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1842 'partselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.43ns)   --->   "%icmp_ln113_118 = icmp_ne  i2 %tmp_1132, i2 0" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1843 'icmp' 'icmp_ln113_118' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_118)   --->   "%or_ln113_177 = or i1 %tmp_3639, i1 %icmp_ln113_118" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1844 'or' 'or_ln113_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_118)   --->   "%xor_ln113_118 = xor i1 %tmp_3638, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1845 'xor' 'xor_ln113_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1846 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_118 = and i1 %or_ln113_177, i1 %xor_ln113_118" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1846 'and' 'and_ln113_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node sum_802)   --->   "%xor_ln113_119 = xor i1 %tmp_3639, i1 1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1847 'xor' 'xor_ln113_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1848 [1/1] (0.43ns)   --->   "%icmp_ln113_119 = icmp_ne  i2 %tmp_1132, i2 3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1848 'icmp' 'icmp_ln113_119' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node sum_802)   --->   "%or_ln113_178 = or i1 %icmp_ln113_119, i1 %xor_ln113_119" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1849 'or' 'or_ln113_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node sum_802)   --->   "%and_ln113_119 = and i1 %or_ln113_178, i1 %tmp_3638" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1850 'and' 'and_ln113_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node sum_802)   --->   "%select_ln113_118 = select i1 %and_ln113_118, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1851 'select' 'select_ln113_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node sum_802)   --->   "%or_ln113_179 = or i1 %and_ln113_118, i1 %and_ln113_119" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1852 'or' 'or_ln113_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1853 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_802 = select i1 %or_ln113_179, i16 %select_ln113_118, i16 %sum_741" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1853 'select' 'sum_802' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%tmp_3640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_802, i32 15" [firmware/nnet_utils/nnet_hept.h:116]   --->   Operation 1854 'bitselect' 'tmp_3640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%xor_ln117_59 = xor i16 %sum_802, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1855 'xor' 'xor_ln117_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1856 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln117_59 = select i1 %tmp_3640, i16 %xor_ln117_59, i16 32768" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1856 'select' 'select_ln117_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln117_58 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_59, i32 5, i32 14" [firmware/nnet_utils/nnet_hept.h:117]   --->   Operation 1857 'partselect' 'trunc_ln117_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_3641 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_59, i32 15" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1858 'bitselect' 'tmp_3641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.30ns)   --->   "%index_59 = select i1 %tmp_3641, i10 1023, i10 %trunc_ln117_58" [firmware/nnet_utils/nnet_hept.h:119]   --->   Operation 1859 'select' 'index_59' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln120_118 = zext i10 %index_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1860 'zext' 'zext_ln120_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%exp_table_addr_59 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_118" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1861 'getelementptr' 'exp_table_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [2/2] (1.17ns)   --->   "%exp_table_load_59 = load i10 %exp_table_addr_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1862 'load' 'exp_table_load_59' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 1863 [1/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1863 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%tmp_689 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1864 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%zext_ln120_120 = zext i12 %tmp_689" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1865 'zext' 'zext_ln120_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%tmp_3288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1866 'bitselect' 'tmp_3288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%tmp_3289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1867 'bitselect' 'tmp_3289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i16 %exp_table_load" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1868 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1869 [1/1] (0.57ns)   --->   "%icmp_ln120 = icmp_ne  i3 %trunc_ln120, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1869 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%or_ln120 = or i1 %tmp_3288, i1 %icmp_ln120" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1870 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%and_ln120 = and i1 %or_ln120, i1 %tmp_3289" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1871 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%zext_ln120_1 = zext i1 %and_ln120" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1872 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1873 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120 = add i13 %zext_ln120_120, i13 %zext_ln120_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1873 'add' 'add_ln120' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i13 %add_ln120" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1874 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1875 [1/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1875 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%tmp_690 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_1, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1876 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%zext_ln120_121 = zext i12 %tmp_690" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1877 'zext' 'zext_ln120_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%tmp_3294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1878 'bitselect' 'tmp_3294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%tmp_3295 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1879 'bitselect' 'tmp_3295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i16 %exp_table_load_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1880 'trunc' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1881 [1/1] (0.57ns)   --->   "%icmp_ln120_1 = icmp_ne  i3 %trunc_ln120_1, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1881 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%or_ln120_1 = or i1 %tmp_3294, i1 %icmp_ln120_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1882 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%and_ln120_1 = and i1 %or_ln120_1, i1 %tmp_3295" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1883 'and' 'and_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%zext_ln120_3 = zext i1 %and_ln120_1" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1884 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_1 = add i13 %zext_ln120_121, i13 %zext_ln120_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1885 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i13 %add_ln120_1" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1886 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1887 [1/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1887 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%tmp_691 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_2, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1888 'partselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%zext_ln120_122 = zext i12 %tmp_691" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1889 'zext' 'zext_ln120_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%tmp_3300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1890 'bitselect' 'tmp_3300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%tmp_3301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1891 'bitselect' 'tmp_3301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln120_2 = trunc i16 %exp_table_load_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1892 'trunc' 'trunc_ln120_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1893 [1/1] (0.57ns)   --->   "%icmp_ln120_2 = icmp_ne  i3 %trunc_ln120_2, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1893 'icmp' 'icmp_ln120_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%or_ln120_2 = or i1 %tmp_3300, i1 %icmp_ln120_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1894 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%and_ln120_2 = and i1 %or_ln120_2, i1 %tmp_3301" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1895 'and' 'and_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%zext_ln120_5 = zext i1 %and_ln120_2" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1896 'zext' 'zext_ln120_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_2 = add i13 %zext_ln120_122, i13 %zext_ln120_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1897 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i13 %add_ln120_2" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1898 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1899 [1/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1899 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%tmp_692 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_3, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1900 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%zext_ln120_123 = zext i12 %tmp_692" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1901 'zext' 'zext_ln120_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%tmp_3306 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1902 'bitselect' 'tmp_3306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%tmp_3307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1903 'bitselect' 'tmp_3307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln120_3 = trunc i16 %exp_table_load_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1904 'trunc' 'trunc_ln120_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1905 [1/1] (0.57ns)   --->   "%icmp_ln120_3 = icmp_ne  i3 %trunc_ln120_3, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1905 'icmp' 'icmp_ln120_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%or_ln120_3 = or i1 %tmp_3306, i1 %icmp_ln120_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1906 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%and_ln120_3 = and i1 %or_ln120_3, i1 %tmp_3307" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1907 'and' 'and_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%zext_ln120_7 = zext i1 %and_ln120_3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1908 'zext' 'zext_ln120_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_3 = add i13 %zext_ln120_123, i13 %zext_ln120_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1909 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i13 %add_ln120_3" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1910 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1911 [1/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1911 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%tmp_693 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_4, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1912 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%zext_ln120_124 = zext i12 %tmp_693" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1913 'zext' 'zext_ln120_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%tmp_3312 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1914 'bitselect' 'tmp_3312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%tmp_3313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1915 'bitselect' 'tmp_3313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln120_4 = trunc i16 %exp_table_load_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1916 'trunc' 'trunc_ln120_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1917 [1/1] (0.57ns)   --->   "%icmp_ln120_4 = icmp_ne  i3 %trunc_ln120_4, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1917 'icmp' 'icmp_ln120_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%or_ln120_4 = or i1 %tmp_3312, i1 %icmp_ln120_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1918 'or' 'or_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%and_ln120_4 = and i1 %or_ln120_4, i1 %tmp_3313" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1919 'and' 'and_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_4)   --->   "%zext_ln120_9 = zext i1 %and_ln120_4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1920 'zext' 'zext_ln120_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_4 = add i13 %zext_ln120_124, i13 %zext_ln120_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1921 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i13 %add_ln120_4" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1922 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1923 [1/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1923 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%tmp_694 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_5, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1924 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%zext_ln120_125 = zext i12 %tmp_694" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1925 'zext' 'zext_ln120_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%tmp_3318 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1926 'bitselect' 'tmp_3318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%tmp_3319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1927 'bitselect' 'tmp_3319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1928 [1/1] (0.00ns)   --->   "%trunc_ln120_5 = trunc i16 %exp_table_load_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1928 'trunc' 'trunc_ln120_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1929 [1/1] (0.57ns)   --->   "%icmp_ln120_5 = icmp_ne  i3 %trunc_ln120_5, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1929 'icmp' 'icmp_ln120_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%or_ln120_5 = or i1 %tmp_3318, i1 %icmp_ln120_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1930 'or' 'or_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%and_ln120_5 = and i1 %or_ln120_5, i1 %tmp_3319" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1931 'and' 'and_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_5)   --->   "%zext_ln120_11 = zext i1 %and_ln120_5" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1932 'zext' 'zext_ln120_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1933 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_5 = add i13 %zext_ln120_125, i13 %zext_ln120_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1933 'add' 'add_ln120_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i13 %add_ln120_5" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1934 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1935 [1/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1935 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%tmp_695 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_6, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1936 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%zext_ln120_126 = zext i12 %tmp_695" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1937 'zext' 'zext_ln120_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%tmp_3324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1938 'bitselect' 'tmp_3324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%tmp_3325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1939 'bitselect' 'tmp_3325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln120_6 = trunc i16 %exp_table_load_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1940 'trunc' 'trunc_ln120_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1941 [1/1] (0.57ns)   --->   "%icmp_ln120_6 = icmp_ne  i3 %trunc_ln120_6, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1941 'icmp' 'icmp_ln120_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%or_ln120_6 = or i1 %tmp_3324, i1 %icmp_ln120_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1942 'or' 'or_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%and_ln120_6 = and i1 %or_ln120_6, i1 %tmp_3325" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1943 'and' 'and_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_6)   --->   "%zext_ln120_13 = zext i1 %and_ln120_6" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1944 'zext' 'zext_ln120_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1945 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_6 = add i13 %zext_ln120_126, i13 %zext_ln120_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1945 'add' 'add_ln120_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i13 %add_ln120_6" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1946 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1947 [1/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1947 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%tmp_696 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_7, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1948 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%zext_ln120_127 = zext i12 %tmp_696" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1949 'zext' 'zext_ln120_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%tmp_3330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1950 'bitselect' 'tmp_3330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%tmp_3331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1951 'bitselect' 'tmp_3331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln120_7 = trunc i16 %exp_table_load_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1952 'trunc' 'trunc_ln120_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1953 [1/1] (0.57ns)   --->   "%icmp_ln120_7 = icmp_ne  i3 %trunc_ln120_7, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1953 'icmp' 'icmp_ln120_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%or_ln120_7 = or i1 %tmp_3330, i1 %icmp_ln120_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1954 'or' 'or_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%and_ln120_7 = and i1 %or_ln120_7, i1 %tmp_3331" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1955 'and' 'and_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_7)   --->   "%zext_ln120_15 = zext i1 %and_ln120_7" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1956 'zext' 'zext_ln120_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1957 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_7 = add i13 %zext_ln120_127, i13 %zext_ln120_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1957 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i13 %add_ln120_7" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1958 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1959 [1/2] (1.17ns)   --->   "%exp_table_load_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1959 'load' 'exp_table_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%tmp_697 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_8, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1960 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%zext_ln120_128 = zext i12 %tmp_697" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1961 'zext' 'zext_ln120_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%tmp_3336 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1962 'bitselect' 'tmp_3336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%tmp_3337 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1963 'bitselect' 'tmp_3337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln120_8 = trunc i16 %exp_table_load_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1964 'trunc' 'trunc_ln120_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.57ns)   --->   "%icmp_ln120_8 = icmp_ne  i3 %trunc_ln120_8, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1965 'icmp' 'icmp_ln120_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%or_ln120_8 = or i1 %tmp_3336, i1 %icmp_ln120_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1966 'or' 'or_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%and_ln120_8 = and i1 %or_ln120_8, i1 %tmp_3337" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1967 'and' 'and_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_8)   --->   "%zext_ln120_17 = zext i1 %and_ln120_8" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1968 'zext' 'zext_ln120_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1969 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_8 = add i13 %zext_ln120_128, i13 %zext_ln120_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1969 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i13 %add_ln120_8" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1970 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1971 [1/2] (1.17ns)   --->   "%exp_table_load_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1971 'load' 'exp_table_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%tmp_698 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_9, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1972 'partselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%zext_ln120_129 = zext i12 %tmp_698" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1973 'zext' 'zext_ln120_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%tmp_3342 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1974 'bitselect' 'tmp_3342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%tmp_3343 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1975 'bitselect' 'tmp_3343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln120_9 = trunc i16 %exp_table_load_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1976 'trunc' 'trunc_ln120_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1977 [1/1] (0.57ns)   --->   "%icmp_ln120_9 = icmp_ne  i3 %trunc_ln120_9, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1977 'icmp' 'icmp_ln120_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%or_ln120_9 = or i1 %tmp_3342, i1 %icmp_ln120_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1978 'or' 'or_ln120_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%and_ln120_9 = and i1 %or_ln120_9, i1 %tmp_3343" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1979 'and' 'and_ln120_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_9)   --->   "%zext_ln120_19 = zext i1 %and_ln120_9" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1980 'zext' 'zext_ln120_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_9 = add i13 %zext_ln120_129, i13 %zext_ln120_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1981 'add' 'add_ln120_9' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i13 %add_ln120_9" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1982 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1983 [1/2] (1.17ns)   --->   "%exp_table_load_10 = load i10 %exp_table_addr_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1983 'load' 'exp_table_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%tmp_699 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_10, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1984 'partselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%zext_ln120_130 = zext i12 %tmp_699" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1985 'zext' 'zext_ln120_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%tmp_3348 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1986 'bitselect' 'tmp_3348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%tmp_3349 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1987 'bitselect' 'tmp_3349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln120_10 = trunc i16 %exp_table_load_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1988 'trunc' 'trunc_ln120_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1989 [1/1] (0.57ns)   --->   "%icmp_ln120_10 = icmp_ne  i3 %trunc_ln120_10, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1989 'icmp' 'icmp_ln120_10' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%or_ln120_10 = or i1 %tmp_3348, i1 %icmp_ln120_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1990 'or' 'or_ln120_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%and_ln120_10 = and i1 %or_ln120_10, i1 %tmp_3349" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1991 'and' 'and_ln120_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_10)   --->   "%zext_ln120_21 = zext i1 %and_ln120_10" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1992 'zext' 'zext_ln120_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1993 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_10 = add i13 %zext_ln120_130, i13 %zext_ln120_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1993 'add' 'add_ln120_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i13 %add_ln120_10" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 1994 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1995 [1/2] (1.17ns)   --->   "%exp_table_load_11 = load i10 %exp_table_addr_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1995 'load' 'exp_table_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%tmp_700 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_11, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1996 'partselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%zext_ln120_131 = zext i12 %tmp_700" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1997 'zext' 'zext_ln120_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%tmp_3354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1998 'bitselect' 'tmp_3354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%tmp_3355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 1999 'bitselect' 'tmp_3355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2000 [1/1] (0.00ns)   --->   "%trunc_ln120_11 = trunc i16 %exp_table_load_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2000 'trunc' 'trunc_ln120_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (0.57ns)   --->   "%icmp_ln120_11 = icmp_ne  i3 %trunc_ln120_11, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2001 'icmp' 'icmp_ln120_11' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%or_ln120_11 = or i1 %tmp_3354, i1 %icmp_ln120_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2002 'or' 'or_ln120_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%and_ln120_11 = and i1 %or_ln120_11, i1 %tmp_3355" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2003 'and' 'and_ln120_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_11)   --->   "%zext_ln120_23 = zext i1 %and_ln120_11" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2004 'zext' 'zext_ln120_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2005 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_11 = add i13 %zext_ln120_131, i13 %zext_ln120_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2005 'add' 'add_ln120_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i13 %add_ln120_11" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2006 'zext' 'zext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/2] (1.17ns)   --->   "%exp_table_load_12 = load i10 %exp_table_addr_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2007 'load' 'exp_table_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%tmp_701 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_12, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2008 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%zext_ln120_132 = zext i12 %tmp_701" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2009 'zext' 'zext_ln120_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%tmp_3360 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2010 'bitselect' 'tmp_3360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%tmp_3361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2011 'bitselect' 'tmp_3361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln120_12 = trunc i16 %exp_table_load_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2012 'trunc' 'trunc_ln120_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2013 [1/1] (0.57ns)   --->   "%icmp_ln120_12 = icmp_ne  i3 %trunc_ln120_12, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2013 'icmp' 'icmp_ln120_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%or_ln120_12 = or i1 %tmp_3360, i1 %icmp_ln120_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2014 'or' 'or_ln120_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%and_ln120_12 = and i1 %or_ln120_12, i1 %tmp_3361" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2015 'and' 'and_ln120_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_12)   --->   "%zext_ln120_25 = zext i1 %and_ln120_12" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2016 'zext' 'zext_ln120_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2017 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_12 = add i13 %zext_ln120_132, i13 %zext_ln120_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2017 'add' 'add_ln120_12' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i13 %add_ln120_12" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2018 'zext' 'zext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/2] (1.17ns)   --->   "%exp_table_load_13 = load i10 %exp_table_addr_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2019 'load' 'exp_table_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%tmp_702 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_13, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2020 'partselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%zext_ln120_133 = zext i12 %tmp_702" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2021 'zext' 'zext_ln120_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%tmp_3366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2022 'bitselect' 'tmp_3366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%tmp_3367 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2023 'bitselect' 'tmp_3367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln120_13 = trunc i16 %exp_table_load_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2024 'trunc' 'trunc_ln120_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2025 [1/1] (0.57ns)   --->   "%icmp_ln120_13 = icmp_ne  i3 %trunc_ln120_13, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2025 'icmp' 'icmp_ln120_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%or_ln120_13 = or i1 %tmp_3366, i1 %icmp_ln120_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2026 'or' 'or_ln120_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%and_ln120_13 = and i1 %or_ln120_13, i1 %tmp_3367" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2027 'and' 'and_ln120_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_13)   --->   "%zext_ln120_27 = zext i1 %and_ln120_13" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2028 'zext' 'zext_ln120_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2029 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_13 = add i13 %zext_ln120_133, i13 %zext_ln120_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2029 'add' 'add_ln120_13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i13 %add_ln120_13" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2030 'zext' 'zext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2031 [1/2] (1.17ns)   --->   "%exp_table_load_14 = load i10 %exp_table_addr_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2031 'load' 'exp_table_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%tmp_703 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_14, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2032 'partselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%zext_ln120_134 = zext i12 %tmp_703" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2033 'zext' 'zext_ln120_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%tmp_3372 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2034 'bitselect' 'tmp_3372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%tmp_3373 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2035 'bitselect' 'tmp_3373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln120_14 = trunc i16 %exp_table_load_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2036 'trunc' 'trunc_ln120_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2037 [1/1] (0.57ns)   --->   "%icmp_ln120_14 = icmp_ne  i3 %trunc_ln120_14, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2037 'icmp' 'icmp_ln120_14' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%or_ln120_14 = or i1 %tmp_3372, i1 %icmp_ln120_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2038 'or' 'or_ln120_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%and_ln120_14 = and i1 %or_ln120_14, i1 %tmp_3373" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2039 'and' 'and_ln120_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_14)   --->   "%zext_ln120_29 = zext i1 %and_ln120_14" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2040 'zext' 'zext_ln120_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2041 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_14 = add i13 %zext_ln120_134, i13 %zext_ln120_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2041 'add' 'add_ln120_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i13 %add_ln120_14" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2042 'zext' 'zext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2043 [1/2] (1.17ns)   --->   "%exp_table_load_15 = load i10 %exp_table_addr_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2043 'load' 'exp_table_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%tmp_704 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_15, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2044 'partselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%zext_ln120_135 = zext i12 %tmp_704" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2045 'zext' 'zext_ln120_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%tmp_3378 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2046 'bitselect' 'tmp_3378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%tmp_3379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2047 'bitselect' 'tmp_3379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (0.00ns)   --->   "%trunc_ln120_15 = trunc i16 %exp_table_load_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2048 'trunc' 'trunc_ln120_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2049 [1/1] (0.57ns)   --->   "%icmp_ln120_15 = icmp_ne  i3 %trunc_ln120_15, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2049 'icmp' 'icmp_ln120_15' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%or_ln120_15 = or i1 %tmp_3378, i1 %icmp_ln120_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2050 'or' 'or_ln120_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%and_ln120_15 = and i1 %or_ln120_15, i1 %tmp_3379" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2051 'and' 'and_ln120_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_15)   --->   "%zext_ln120_31 = zext i1 %and_ln120_15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2052 'zext' 'zext_ln120_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2053 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_15 = add i13 %zext_ln120_135, i13 %zext_ln120_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2053 'add' 'add_ln120_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i13 %add_ln120_15" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2054 'zext' 'zext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2055 [1/2] (1.17ns)   --->   "%exp_table_load_16 = load i10 %exp_table_addr_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2055 'load' 'exp_table_load_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%tmp_705 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_16, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2056 'partselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%zext_ln120_136 = zext i12 %tmp_705" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2057 'zext' 'zext_ln120_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%tmp_3384 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_16, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2058 'bitselect' 'tmp_3384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%tmp_3385 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_16, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2059 'bitselect' 'tmp_3385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln120_16 = trunc i16 %exp_table_load_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2060 'trunc' 'trunc_ln120_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2061 [1/1] (0.57ns)   --->   "%icmp_ln120_16 = icmp_ne  i3 %trunc_ln120_16, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2061 'icmp' 'icmp_ln120_16' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%or_ln120_16 = or i1 %tmp_3384, i1 %icmp_ln120_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2062 'or' 'or_ln120_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%and_ln120_16 = and i1 %or_ln120_16, i1 %tmp_3385" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2063 'and' 'and_ln120_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_16)   --->   "%zext_ln120_33 = zext i1 %and_ln120_16" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2064 'zext' 'zext_ln120_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2065 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_16 = add i13 %zext_ln120_136, i13 %zext_ln120_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2065 'add' 'add_ln120_16' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i13 %add_ln120_16" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2066 'zext' 'zext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2067 [1/2] (1.17ns)   --->   "%exp_table_load_17 = load i10 %exp_table_addr_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2067 'load' 'exp_table_load_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%tmp_706 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_17, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2068 'partselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%zext_ln120_137 = zext i12 %tmp_706" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2069 'zext' 'zext_ln120_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%tmp_3390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_17, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2070 'bitselect' 'tmp_3390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%tmp_3391 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_17, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2071 'bitselect' 'tmp_3391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln120_17 = trunc i16 %exp_table_load_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2072 'trunc' 'trunc_ln120_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2073 [1/1] (0.57ns)   --->   "%icmp_ln120_17 = icmp_ne  i3 %trunc_ln120_17, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2073 'icmp' 'icmp_ln120_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%or_ln120_17 = or i1 %tmp_3390, i1 %icmp_ln120_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2074 'or' 'or_ln120_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%and_ln120_17 = and i1 %or_ln120_17, i1 %tmp_3391" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2075 'and' 'and_ln120_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_17)   --->   "%zext_ln120_35 = zext i1 %and_ln120_17" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2076 'zext' 'zext_ln120_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2077 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_17 = add i13 %zext_ln120_137, i13 %zext_ln120_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2077 'add' 'add_ln120_17' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln113_17 = zext i13 %add_ln120_17" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2078 'zext' 'zext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2079 [1/2] (1.17ns)   --->   "%exp_table_load_18 = load i10 %exp_table_addr_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2079 'load' 'exp_table_load_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%tmp_707 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_18, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2080 'partselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%zext_ln120_138 = zext i12 %tmp_707" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2081 'zext' 'zext_ln120_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%tmp_3396 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_18, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2082 'bitselect' 'tmp_3396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%tmp_3397 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_18, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2083 'bitselect' 'tmp_3397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%trunc_ln120_18 = trunc i16 %exp_table_load_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2084 'trunc' 'trunc_ln120_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.57ns)   --->   "%icmp_ln120_18 = icmp_ne  i3 %trunc_ln120_18, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2085 'icmp' 'icmp_ln120_18' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%or_ln120_18 = or i1 %tmp_3396, i1 %icmp_ln120_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2086 'or' 'or_ln120_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%and_ln120_18 = and i1 %or_ln120_18, i1 %tmp_3397" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2087 'and' 'and_ln120_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_18)   --->   "%zext_ln120_37 = zext i1 %and_ln120_18" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2088 'zext' 'zext_ln120_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2089 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_18 = add i13 %zext_ln120_138, i13 %zext_ln120_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2089 'add' 'add_ln120_18' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln113_18 = zext i13 %add_ln120_18" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2090 'zext' 'zext_ln113_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2091 [1/2] (1.17ns)   --->   "%exp_table_load_19 = load i10 %exp_table_addr_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2091 'load' 'exp_table_load_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%tmp_708 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_19, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2092 'partselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%zext_ln120_139 = zext i12 %tmp_708" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2093 'zext' 'zext_ln120_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%tmp_3402 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_19, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2094 'bitselect' 'tmp_3402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%tmp_3403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_19, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2095 'bitselect' 'tmp_3403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2096 [1/1] (0.00ns)   --->   "%trunc_ln120_19 = trunc i16 %exp_table_load_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2096 'trunc' 'trunc_ln120_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2097 [1/1] (0.57ns)   --->   "%icmp_ln120_19 = icmp_ne  i3 %trunc_ln120_19, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2097 'icmp' 'icmp_ln120_19' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%or_ln120_19 = or i1 %tmp_3402, i1 %icmp_ln120_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2098 'or' 'or_ln120_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%and_ln120_19 = and i1 %or_ln120_19, i1 %tmp_3403" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2099 'and' 'and_ln120_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_19)   --->   "%zext_ln120_39 = zext i1 %and_ln120_19" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2100 'zext' 'zext_ln120_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2101 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_19 = add i13 %zext_ln120_139, i13 %zext_ln120_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2101 'add' 'add_ln120_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln113_19 = zext i13 %add_ln120_19" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2102 'zext' 'zext_ln113_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2103 [1/2] (1.17ns)   --->   "%exp_table_load_20 = load i10 %exp_table_addr_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2103 'load' 'exp_table_load_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%tmp_709 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_20, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2104 'partselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%zext_ln120_140 = zext i12 %tmp_709" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2105 'zext' 'zext_ln120_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%tmp_3408 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_20, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2106 'bitselect' 'tmp_3408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%tmp_3409 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_20, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2107 'bitselect' 'tmp_3409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2108 [1/1] (0.00ns)   --->   "%trunc_ln120_20 = trunc i16 %exp_table_load_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2108 'trunc' 'trunc_ln120_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2109 [1/1] (0.57ns)   --->   "%icmp_ln120_20 = icmp_ne  i3 %trunc_ln120_20, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2109 'icmp' 'icmp_ln120_20' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%or_ln120_20 = or i1 %tmp_3408, i1 %icmp_ln120_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2110 'or' 'or_ln120_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%and_ln120_20 = and i1 %or_ln120_20, i1 %tmp_3409" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2111 'and' 'and_ln120_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_20)   --->   "%zext_ln120_41 = zext i1 %and_ln120_20" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2112 'zext' 'zext_ln120_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2113 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_20 = add i13 %zext_ln120_140, i13 %zext_ln120_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2113 'add' 'add_ln120_20' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln113_20 = zext i13 %add_ln120_20" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2114 'zext' 'zext_ln113_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2115 [1/2] (1.17ns)   --->   "%exp_table_load_21 = load i10 %exp_table_addr_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2115 'load' 'exp_table_load_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%tmp_710 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_21, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2116 'partselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%zext_ln120_141 = zext i12 %tmp_710" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2117 'zext' 'zext_ln120_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%tmp_3414 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_21, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2118 'bitselect' 'tmp_3414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%tmp_3415 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_21, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2119 'bitselect' 'tmp_3415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln120_21 = trunc i16 %exp_table_load_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2120 'trunc' 'trunc_ln120_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.57ns)   --->   "%icmp_ln120_21 = icmp_ne  i3 %trunc_ln120_21, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2121 'icmp' 'icmp_ln120_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%or_ln120_21 = or i1 %tmp_3414, i1 %icmp_ln120_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2122 'or' 'or_ln120_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%and_ln120_21 = and i1 %or_ln120_21, i1 %tmp_3415" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2123 'and' 'and_ln120_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_21)   --->   "%zext_ln120_43 = zext i1 %and_ln120_21" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2124 'zext' 'zext_ln120_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2125 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_21 = add i13 %zext_ln120_141, i13 %zext_ln120_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2125 'add' 'add_ln120_21' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln113_21 = zext i13 %add_ln120_21" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2126 'zext' 'zext_ln113_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/2] (1.17ns)   --->   "%exp_table_load_22 = load i10 %exp_table_addr_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2127 'load' 'exp_table_load_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%tmp_711 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_22, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2128 'partselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%zext_ln120_142 = zext i12 %tmp_711" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2129 'zext' 'zext_ln120_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%tmp_3420 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_22, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2130 'bitselect' 'tmp_3420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%tmp_3421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_22, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2131 'bitselect' 'tmp_3421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2132 [1/1] (0.00ns)   --->   "%trunc_ln120_22 = trunc i16 %exp_table_load_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2132 'trunc' 'trunc_ln120_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2133 [1/1] (0.57ns)   --->   "%icmp_ln120_22 = icmp_ne  i3 %trunc_ln120_22, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2133 'icmp' 'icmp_ln120_22' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%or_ln120_22 = or i1 %tmp_3420, i1 %icmp_ln120_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2134 'or' 'or_ln120_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%and_ln120_22 = and i1 %or_ln120_22, i1 %tmp_3421" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2135 'and' 'and_ln120_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_22)   --->   "%zext_ln120_45 = zext i1 %and_ln120_22" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2136 'zext' 'zext_ln120_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2137 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_22 = add i13 %zext_ln120_142, i13 %zext_ln120_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2137 'add' 'add_ln120_22' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln113_22 = zext i13 %add_ln120_22" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2138 'zext' 'zext_ln113_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2139 [1/2] (1.17ns)   --->   "%exp_table_load_23 = load i10 %exp_table_addr_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2139 'load' 'exp_table_load_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%tmp_712 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_23, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2140 'partselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%zext_ln120_143 = zext i12 %tmp_712" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2141 'zext' 'zext_ln120_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%tmp_3426 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_23, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2142 'bitselect' 'tmp_3426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%tmp_3427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_23, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2143 'bitselect' 'tmp_3427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln120_23 = trunc i16 %exp_table_load_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2144 'trunc' 'trunc_ln120_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2145 [1/1] (0.57ns)   --->   "%icmp_ln120_23 = icmp_ne  i3 %trunc_ln120_23, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2145 'icmp' 'icmp_ln120_23' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%or_ln120_23 = or i1 %tmp_3426, i1 %icmp_ln120_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2146 'or' 'or_ln120_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%and_ln120_23 = and i1 %or_ln120_23, i1 %tmp_3427" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2147 'and' 'and_ln120_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_23)   --->   "%zext_ln120_47 = zext i1 %and_ln120_23" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2148 'zext' 'zext_ln120_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2149 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_23 = add i13 %zext_ln120_143, i13 %zext_ln120_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2149 'add' 'add_ln120_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln113_23 = zext i13 %add_ln120_23" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2150 'zext' 'zext_ln113_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2151 [1/2] (1.17ns)   --->   "%exp_table_load_24 = load i10 %exp_table_addr_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2151 'load' 'exp_table_load_24' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%tmp_713 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_24, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2152 'partselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%zext_ln120_144 = zext i12 %tmp_713" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2153 'zext' 'zext_ln120_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%tmp_3432 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_24, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2154 'bitselect' 'tmp_3432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%tmp_3433 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_24, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2155 'bitselect' 'tmp_3433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2156 [1/1] (0.00ns)   --->   "%trunc_ln120_24 = trunc i16 %exp_table_load_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2156 'trunc' 'trunc_ln120_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2157 [1/1] (0.57ns)   --->   "%icmp_ln120_24 = icmp_ne  i3 %trunc_ln120_24, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2157 'icmp' 'icmp_ln120_24' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%or_ln120_24 = or i1 %tmp_3432, i1 %icmp_ln120_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2158 'or' 'or_ln120_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%and_ln120_24 = and i1 %or_ln120_24, i1 %tmp_3433" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2159 'and' 'and_ln120_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_24)   --->   "%zext_ln120_49 = zext i1 %and_ln120_24" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2160 'zext' 'zext_ln120_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2161 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_24 = add i13 %zext_ln120_144, i13 %zext_ln120_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2161 'add' 'add_ln120_24' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln113_24 = zext i13 %add_ln120_24" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2162 'zext' 'zext_ln113_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2163 [1/2] (1.17ns)   --->   "%exp_table_load_25 = load i10 %exp_table_addr_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2163 'load' 'exp_table_load_25' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%tmp_714 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_25, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2164 'partselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%zext_ln120_145 = zext i12 %tmp_714" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2165 'zext' 'zext_ln120_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%tmp_3438 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_25, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2166 'bitselect' 'tmp_3438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%tmp_3439 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_25, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2167 'bitselect' 'tmp_3439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln120_25 = trunc i16 %exp_table_load_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2168 'trunc' 'trunc_ln120_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2169 [1/1] (0.57ns)   --->   "%icmp_ln120_25 = icmp_ne  i3 %trunc_ln120_25, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2169 'icmp' 'icmp_ln120_25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%or_ln120_25 = or i1 %tmp_3438, i1 %icmp_ln120_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2170 'or' 'or_ln120_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%and_ln120_25 = and i1 %or_ln120_25, i1 %tmp_3439" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2171 'and' 'and_ln120_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_25)   --->   "%zext_ln120_51 = zext i1 %and_ln120_25" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2172 'zext' 'zext_ln120_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2173 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_25 = add i13 %zext_ln120_145, i13 %zext_ln120_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2173 'add' 'add_ln120_25' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln113_25 = zext i13 %add_ln120_25" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2174 'zext' 'zext_ln113_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2175 [1/2] (1.17ns)   --->   "%exp_table_load_26 = load i10 %exp_table_addr_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2175 'load' 'exp_table_load_26' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%tmp_715 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_26, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2176 'partselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%zext_ln120_146 = zext i12 %tmp_715" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2177 'zext' 'zext_ln120_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%tmp_3444 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_26, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2178 'bitselect' 'tmp_3444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%tmp_3445 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_26, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2179 'bitselect' 'tmp_3445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2180 [1/1] (0.00ns)   --->   "%trunc_ln120_26 = trunc i16 %exp_table_load_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2180 'trunc' 'trunc_ln120_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2181 [1/1] (0.57ns)   --->   "%icmp_ln120_26 = icmp_ne  i3 %trunc_ln120_26, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2181 'icmp' 'icmp_ln120_26' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%or_ln120_26 = or i1 %tmp_3444, i1 %icmp_ln120_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2182 'or' 'or_ln120_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%and_ln120_26 = and i1 %or_ln120_26, i1 %tmp_3445" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2183 'and' 'and_ln120_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_26)   --->   "%zext_ln120_53 = zext i1 %and_ln120_26" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2184 'zext' 'zext_ln120_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2185 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_26 = add i13 %zext_ln120_146, i13 %zext_ln120_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2185 'add' 'add_ln120_26' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln113_26 = zext i13 %add_ln120_26" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2186 'zext' 'zext_ln113_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2187 [1/2] (1.17ns)   --->   "%exp_table_load_27 = load i10 %exp_table_addr_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2187 'load' 'exp_table_load_27' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%tmp_716 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_27, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2188 'partselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%zext_ln120_147 = zext i12 %tmp_716" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2189 'zext' 'zext_ln120_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%tmp_3450 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_27, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2190 'bitselect' 'tmp_3450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%tmp_3451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_27, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2191 'bitselect' 'tmp_3451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2192 [1/1] (0.00ns)   --->   "%trunc_ln120_27 = trunc i16 %exp_table_load_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2192 'trunc' 'trunc_ln120_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2193 [1/1] (0.57ns)   --->   "%icmp_ln120_27 = icmp_ne  i3 %trunc_ln120_27, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2193 'icmp' 'icmp_ln120_27' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%or_ln120_27 = or i1 %tmp_3450, i1 %icmp_ln120_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2194 'or' 'or_ln120_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%and_ln120_27 = and i1 %or_ln120_27, i1 %tmp_3451" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2195 'and' 'and_ln120_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_27)   --->   "%zext_ln120_55 = zext i1 %and_ln120_27" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2196 'zext' 'zext_ln120_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2197 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_27 = add i13 %zext_ln120_147, i13 %zext_ln120_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2197 'add' 'add_ln120_27' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln113_27 = zext i13 %add_ln120_27" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2198 'zext' 'zext_ln113_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2199 [1/2] (1.17ns)   --->   "%exp_table_load_28 = load i10 %exp_table_addr_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2199 'load' 'exp_table_load_28' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%tmp_717 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_28, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2200 'partselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%zext_ln120_148 = zext i12 %tmp_717" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2201 'zext' 'zext_ln120_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%tmp_3456 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_28, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2202 'bitselect' 'tmp_3456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%tmp_3457 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_28, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2203 'bitselect' 'tmp_3457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2204 [1/1] (0.00ns)   --->   "%trunc_ln120_28 = trunc i16 %exp_table_load_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2204 'trunc' 'trunc_ln120_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2205 [1/1] (0.57ns)   --->   "%icmp_ln120_28 = icmp_ne  i3 %trunc_ln120_28, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2205 'icmp' 'icmp_ln120_28' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%or_ln120_28 = or i1 %tmp_3456, i1 %icmp_ln120_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2206 'or' 'or_ln120_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%and_ln120_28 = and i1 %or_ln120_28, i1 %tmp_3457" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2207 'and' 'and_ln120_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_28)   --->   "%zext_ln120_57 = zext i1 %and_ln120_28" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2208 'zext' 'zext_ln120_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2209 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_28 = add i13 %zext_ln120_148, i13 %zext_ln120_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2209 'add' 'add_ln120_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln113_28 = zext i13 %add_ln120_28" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2210 'zext' 'zext_ln113_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2211 [1/2] (1.17ns)   --->   "%exp_table_load_29 = load i10 %exp_table_addr_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2211 'load' 'exp_table_load_29' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%tmp_718 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_29, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2212 'partselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%zext_ln120_149 = zext i12 %tmp_718" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2213 'zext' 'zext_ln120_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%tmp_3462 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_29, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2214 'bitselect' 'tmp_3462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%tmp_3463 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_29, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2215 'bitselect' 'tmp_3463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln120_29 = trunc i16 %exp_table_load_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2216 'trunc' 'trunc_ln120_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2217 [1/1] (0.57ns)   --->   "%icmp_ln120_29 = icmp_ne  i3 %trunc_ln120_29, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2217 'icmp' 'icmp_ln120_29' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%or_ln120_29 = or i1 %tmp_3462, i1 %icmp_ln120_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2218 'or' 'or_ln120_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%and_ln120_29 = and i1 %or_ln120_29, i1 %tmp_3463" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2219 'and' 'and_ln120_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_29)   --->   "%zext_ln120_59 = zext i1 %and_ln120_29" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2220 'zext' 'zext_ln120_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2221 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_29 = add i13 %zext_ln120_149, i13 %zext_ln120_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2221 'add' 'add_ln120_29' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln113_29 = zext i13 %add_ln120_29" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2222 'zext' 'zext_ln113_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2223 [1/2] (1.17ns)   --->   "%exp_table_load_30 = load i10 %exp_table_addr_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2223 'load' 'exp_table_load_30' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%tmp_719 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_30, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2224 'partselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%zext_ln120_150 = zext i12 %tmp_719" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2225 'zext' 'zext_ln120_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%tmp_3468 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_30, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2226 'bitselect' 'tmp_3468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%tmp_3469 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_30, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2227 'bitselect' 'tmp_3469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln120_30 = trunc i16 %exp_table_load_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2228 'trunc' 'trunc_ln120_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2229 [1/1] (0.57ns)   --->   "%icmp_ln120_30 = icmp_ne  i3 %trunc_ln120_30, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2229 'icmp' 'icmp_ln120_30' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%or_ln120_30 = or i1 %tmp_3468, i1 %icmp_ln120_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2230 'or' 'or_ln120_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%and_ln120_30 = and i1 %or_ln120_30, i1 %tmp_3469" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2231 'and' 'and_ln120_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_30)   --->   "%zext_ln120_61 = zext i1 %and_ln120_30" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2232 'zext' 'zext_ln120_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2233 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_30 = add i13 %zext_ln120_150, i13 %zext_ln120_61" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2233 'add' 'add_ln120_30' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln113_30 = zext i13 %add_ln120_30" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2234 'zext' 'zext_ln113_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2235 [1/2] (1.17ns)   --->   "%exp_table_load_31 = load i10 %exp_table_addr_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2235 'load' 'exp_table_load_31' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%tmp_720 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_31, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2236 'partselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%zext_ln120_151 = zext i12 %tmp_720" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2237 'zext' 'zext_ln120_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%tmp_3474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_31, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2238 'bitselect' 'tmp_3474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%tmp_3475 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_31, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2239 'bitselect' 'tmp_3475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2240 [1/1] (0.00ns)   --->   "%trunc_ln120_31 = trunc i16 %exp_table_load_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2240 'trunc' 'trunc_ln120_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2241 [1/1] (0.57ns)   --->   "%icmp_ln120_31 = icmp_ne  i3 %trunc_ln120_31, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2241 'icmp' 'icmp_ln120_31' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%or_ln120_31 = or i1 %tmp_3474, i1 %icmp_ln120_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2242 'or' 'or_ln120_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%and_ln120_31 = and i1 %or_ln120_31, i1 %tmp_3475" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2243 'and' 'and_ln120_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_31)   --->   "%zext_ln120_63 = zext i1 %and_ln120_31" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2244 'zext' 'zext_ln120_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2245 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_31 = add i13 %zext_ln120_151, i13 %zext_ln120_63" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2245 'add' 'add_ln120_31' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln113_31 = zext i13 %add_ln120_31" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2246 'zext' 'zext_ln113_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2247 [1/2] (1.17ns)   --->   "%exp_table_load_32 = load i10 %exp_table_addr_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2247 'load' 'exp_table_load_32' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%tmp_721 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_32, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2248 'partselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%zext_ln120_152 = zext i12 %tmp_721" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2249 'zext' 'zext_ln120_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%tmp_3480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_32, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2250 'bitselect' 'tmp_3480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%tmp_3481 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_32, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2251 'bitselect' 'tmp_3481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2252 [1/1] (0.00ns)   --->   "%trunc_ln120_32 = trunc i16 %exp_table_load_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2252 'trunc' 'trunc_ln120_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2253 [1/1] (0.57ns)   --->   "%icmp_ln120_32 = icmp_ne  i3 %trunc_ln120_32, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2253 'icmp' 'icmp_ln120_32' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%or_ln120_32 = or i1 %tmp_3480, i1 %icmp_ln120_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2254 'or' 'or_ln120_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%and_ln120_32 = and i1 %or_ln120_32, i1 %tmp_3481" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2255 'and' 'and_ln120_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_32)   --->   "%zext_ln120_65 = zext i1 %and_ln120_32" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2256 'zext' 'zext_ln120_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2257 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_32 = add i13 %zext_ln120_152, i13 %zext_ln120_65" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2257 'add' 'add_ln120_32' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln113_32 = zext i13 %add_ln120_32" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2258 'zext' 'zext_ln113_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2259 [1/2] (1.17ns)   --->   "%exp_table_load_33 = load i10 %exp_table_addr_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2259 'load' 'exp_table_load_33' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%tmp_722 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_33, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2260 'partselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%zext_ln120_153 = zext i12 %tmp_722" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2261 'zext' 'zext_ln120_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%tmp_3486 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_33, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2262 'bitselect' 'tmp_3486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%tmp_3487 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_33, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2263 'bitselect' 'tmp_3487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln120_33 = trunc i16 %exp_table_load_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2264 'trunc' 'trunc_ln120_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2265 [1/1] (0.57ns)   --->   "%icmp_ln120_33 = icmp_ne  i3 %trunc_ln120_33, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2265 'icmp' 'icmp_ln120_33' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%or_ln120_33 = or i1 %tmp_3486, i1 %icmp_ln120_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2266 'or' 'or_ln120_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%and_ln120_33 = and i1 %or_ln120_33, i1 %tmp_3487" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2267 'and' 'and_ln120_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_33)   --->   "%zext_ln120_67 = zext i1 %and_ln120_33" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2268 'zext' 'zext_ln120_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2269 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_33 = add i13 %zext_ln120_153, i13 %zext_ln120_67" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2269 'add' 'add_ln120_33' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln113_33 = zext i13 %add_ln120_33" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2270 'zext' 'zext_ln113_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2271 [1/2] (1.17ns)   --->   "%exp_table_load_34 = load i10 %exp_table_addr_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2271 'load' 'exp_table_load_34' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%tmp_723 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_34, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2272 'partselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%zext_ln120_154 = zext i12 %tmp_723" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2273 'zext' 'zext_ln120_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%tmp_3492 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_34, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2274 'bitselect' 'tmp_3492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%tmp_3493 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_34, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2275 'bitselect' 'tmp_3493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2276 [1/1] (0.00ns)   --->   "%trunc_ln120_34 = trunc i16 %exp_table_load_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2276 'trunc' 'trunc_ln120_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2277 [1/1] (0.57ns)   --->   "%icmp_ln120_34 = icmp_ne  i3 %trunc_ln120_34, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2277 'icmp' 'icmp_ln120_34' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%or_ln120_34 = or i1 %tmp_3492, i1 %icmp_ln120_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2278 'or' 'or_ln120_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%and_ln120_34 = and i1 %or_ln120_34, i1 %tmp_3493" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2279 'and' 'and_ln120_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_34)   --->   "%zext_ln120_69 = zext i1 %and_ln120_34" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2280 'zext' 'zext_ln120_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2281 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_34 = add i13 %zext_ln120_154, i13 %zext_ln120_69" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2281 'add' 'add_ln120_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln113_34 = zext i13 %add_ln120_34" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2282 'zext' 'zext_ln113_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2283 [1/2] (1.17ns)   --->   "%exp_table_load_35 = load i10 %exp_table_addr_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2283 'load' 'exp_table_load_35' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%tmp_724 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_35, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2284 'partselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%zext_ln120_155 = zext i12 %tmp_724" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2285 'zext' 'zext_ln120_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%tmp_3498 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_35, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2286 'bitselect' 'tmp_3498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%tmp_3499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_35, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2287 'bitselect' 'tmp_3499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2288 [1/1] (0.00ns)   --->   "%trunc_ln120_35 = trunc i16 %exp_table_load_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2288 'trunc' 'trunc_ln120_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2289 [1/1] (0.57ns)   --->   "%icmp_ln120_35 = icmp_ne  i3 %trunc_ln120_35, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2289 'icmp' 'icmp_ln120_35' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%or_ln120_35 = or i1 %tmp_3498, i1 %icmp_ln120_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2290 'or' 'or_ln120_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%and_ln120_35 = and i1 %or_ln120_35, i1 %tmp_3499" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2291 'and' 'and_ln120_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_35)   --->   "%zext_ln120_71 = zext i1 %and_ln120_35" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2292 'zext' 'zext_ln120_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2293 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_35 = add i13 %zext_ln120_155, i13 %zext_ln120_71" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2293 'add' 'add_ln120_35' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln113_35 = zext i13 %add_ln120_35" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2294 'zext' 'zext_ln113_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2295 [1/2] (1.17ns)   --->   "%exp_table_load_36 = load i10 %exp_table_addr_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2295 'load' 'exp_table_load_36' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%tmp_725 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_36, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2296 'partselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%zext_ln120_156 = zext i12 %tmp_725" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2297 'zext' 'zext_ln120_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%tmp_3504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_36, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2298 'bitselect' 'tmp_3504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%tmp_3505 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_36, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2299 'bitselect' 'tmp_3505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2300 [1/1] (0.00ns)   --->   "%trunc_ln120_36 = trunc i16 %exp_table_load_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2300 'trunc' 'trunc_ln120_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2301 [1/1] (0.57ns)   --->   "%icmp_ln120_36 = icmp_ne  i3 %trunc_ln120_36, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2301 'icmp' 'icmp_ln120_36' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%or_ln120_36 = or i1 %tmp_3504, i1 %icmp_ln120_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2302 'or' 'or_ln120_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%and_ln120_36 = and i1 %or_ln120_36, i1 %tmp_3505" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2303 'and' 'and_ln120_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_36)   --->   "%zext_ln120_73 = zext i1 %and_ln120_36" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2304 'zext' 'zext_ln120_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2305 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_36 = add i13 %zext_ln120_156, i13 %zext_ln120_73" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2305 'add' 'add_ln120_36' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.00ns)   --->   "%zext_ln113_36 = zext i13 %add_ln120_36" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2306 'zext' 'zext_ln113_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2307 [1/2] (1.17ns)   --->   "%exp_table_load_37 = load i10 %exp_table_addr_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2307 'load' 'exp_table_load_37' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%tmp_726 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_37, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2308 'partselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%zext_ln120_157 = zext i12 %tmp_726" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2309 'zext' 'zext_ln120_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%tmp_3510 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_37, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2310 'bitselect' 'tmp_3510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%tmp_3511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_37, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2311 'bitselect' 'tmp_3511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2312 [1/1] (0.00ns)   --->   "%trunc_ln120_37 = trunc i16 %exp_table_load_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2312 'trunc' 'trunc_ln120_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2313 [1/1] (0.57ns)   --->   "%icmp_ln120_37 = icmp_ne  i3 %trunc_ln120_37, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2313 'icmp' 'icmp_ln120_37' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%or_ln120_37 = or i1 %tmp_3510, i1 %icmp_ln120_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2314 'or' 'or_ln120_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%and_ln120_37 = and i1 %or_ln120_37, i1 %tmp_3511" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2315 'and' 'and_ln120_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_37)   --->   "%zext_ln120_75 = zext i1 %and_ln120_37" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2316 'zext' 'zext_ln120_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2317 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_37 = add i13 %zext_ln120_157, i13 %zext_ln120_75" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2317 'add' 'add_ln120_37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln113_37 = zext i13 %add_ln120_37" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2318 'zext' 'zext_ln113_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2319 [1/2] (1.17ns)   --->   "%exp_table_load_38 = load i10 %exp_table_addr_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2319 'load' 'exp_table_load_38' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%tmp_727 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_38, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2320 'partselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%zext_ln120_158 = zext i12 %tmp_727" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2321 'zext' 'zext_ln120_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%tmp_3516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_38, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2322 'bitselect' 'tmp_3516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%tmp_3517 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_38, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2323 'bitselect' 'tmp_3517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2324 [1/1] (0.00ns)   --->   "%trunc_ln120_38 = trunc i16 %exp_table_load_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2324 'trunc' 'trunc_ln120_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2325 [1/1] (0.57ns)   --->   "%icmp_ln120_38 = icmp_ne  i3 %trunc_ln120_38, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2325 'icmp' 'icmp_ln120_38' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%or_ln120_38 = or i1 %tmp_3516, i1 %icmp_ln120_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2326 'or' 'or_ln120_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%and_ln120_38 = and i1 %or_ln120_38, i1 %tmp_3517" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2327 'and' 'and_ln120_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_38)   --->   "%zext_ln120_77 = zext i1 %and_ln120_38" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2328 'zext' 'zext_ln120_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2329 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_38 = add i13 %zext_ln120_158, i13 %zext_ln120_77" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2329 'add' 'add_ln120_38' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln113_38 = zext i13 %add_ln120_38" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2330 'zext' 'zext_ln113_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2331 [1/2] (1.17ns)   --->   "%exp_table_load_39 = load i10 %exp_table_addr_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2331 'load' 'exp_table_load_39' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%tmp_728 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_39, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2332 'partselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%zext_ln120_159 = zext i12 %tmp_728" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2333 'zext' 'zext_ln120_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%tmp_3522 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_39, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2334 'bitselect' 'tmp_3522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%tmp_3523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_39, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2335 'bitselect' 'tmp_3523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2336 [1/1] (0.00ns)   --->   "%trunc_ln120_39 = trunc i16 %exp_table_load_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2336 'trunc' 'trunc_ln120_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2337 [1/1] (0.57ns)   --->   "%icmp_ln120_39 = icmp_ne  i3 %trunc_ln120_39, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2337 'icmp' 'icmp_ln120_39' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%or_ln120_39 = or i1 %tmp_3522, i1 %icmp_ln120_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2338 'or' 'or_ln120_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%and_ln120_39 = and i1 %or_ln120_39, i1 %tmp_3523" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2339 'and' 'and_ln120_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_39)   --->   "%zext_ln120_79 = zext i1 %and_ln120_39" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2340 'zext' 'zext_ln120_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2341 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_39 = add i13 %zext_ln120_159, i13 %zext_ln120_79" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2341 'add' 'add_ln120_39' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln113_39 = zext i13 %add_ln120_39" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2342 'zext' 'zext_ln113_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2343 [1/2] (1.17ns)   --->   "%exp_table_load_40 = load i10 %exp_table_addr_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2343 'load' 'exp_table_load_40' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%tmp_729 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_40, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2344 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%zext_ln120_160 = zext i12 %tmp_729" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2345 'zext' 'zext_ln120_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%tmp_3528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_40, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2346 'bitselect' 'tmp_3528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%tmp_3529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_40, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2347 'bitselect' 'tmp_3529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2348 [1/1] (0.00ns)   --->   "%trunc_ln120_40 = trunc i16 %exp_table_load_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2348 'trunc' 'trunc_ln120_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2349 [1/1] (0.57ns)   --->   "%icmp_ln120_40 = icmp_ne  i3 %trunc_ln120_40, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2349 'icmp' 'icmp_ln120_40' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%or_ln120_40 = or i1 %tmp_3528, i1 %icmp_ln120_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2350 'or' 'or_ln120_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%and_ln120_40 = and i1 %or_ln120_40, i1 %tmp_3529" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2351 'and' 'and_ln120_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_40)   --->   "%zext_ln120_81 = zext i1 %and_ln120_40" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2352 'zext' 'zext_ln120_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2353 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_40 = add i13 %zext_ln120_160, i13 %zext_ln120_81" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2353 'add' 'add_ln120_40' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln113_40 = zext i13 %add_ln120_40" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2354 'zext' 'zext_ln113_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2355 [1/2] (1.17ns)   --->   "%exp_table_load_41 = load i10 %exp_table_addr_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2355 'load' 'exp_table_load_41' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%tmp_730 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_41, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2356 'partselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%zext_ln120_161 = zext i12 %tmp_730" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2357 'zext' 'zext_ln120_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%tmp_3534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_41, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2358 'bitselect' 'tmp_3534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%tmp_3535 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_41, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2359 'bitselect' 'tmp_3535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2360 [1/1] (0.00ns)   --->   "%trunc_ln120_41 = trunc i16 %exp_table_load_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2360 'trunc' 'trunc_ln120_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2361 [1/1] (0.57ns)   --->   "%icmp_ln120_41 = icmp_ne  i3 %trunc_ln120_41, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2361 'icmp' 'icmp_ln120_41' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%or_ln120_41 = or i1 %tmp_3534, i1 %icmp_ln120_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2362 'or' 'or_ln120_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%and_ln120_41 = and i1 %or_ln120_41, i1 %tmp_3535" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2363 'and' 'and_ln120_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_41)   --->   "%zext_ln120_83 = zext i1 %and_ln120_41" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2364 'zext' 'zext_ln120_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2365 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_41 = add i13 %zext_ln120_161, i13 %zext_ln120_83" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2365 'add' 'add_ln120_41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln113_41 = zext i13 %add_ln120_41" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2366 'zext' 'zext_ln113_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2367 [1/2] (1.17ns)   --->   "%exp_table_load_42 = load i10 %exp_table_addr_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2367 'load' 'exp_table_load_42' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%tmp_731 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_42, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2368 'partselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%zext_ln120_162 = zext i12 %tmp_731" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2369 'zext' 'zext_ln120_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%tmp_3540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_42, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2370 'bitselect' 'tmp_3540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%tmp_3541 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_42, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2371 'bitselect' 'tmp_3541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2372 [1/1] (0.00ns)   --->   "%trunc_ln120_42 = trunc i16 %exp_table_load_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2372 'trunc' 'trunc_ln120_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2373 [1/1] (0.57ns)   --->   "%icmp_ln120_42 = icmp_ne  i3 %trunc_ln120_42, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2373 'icmp' 'icmp_ln120_42' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%or_ln120_42 = or i1 %tmp_3540, i1 %icmp_ln120_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2374 'or' 'or_ln120_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%and_ln120_42 = and i1 %or_ln120_42, i1 %tmp_3541" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2375 'and' 'and_ln120_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_42)   --->   "%zext_ln120_85 = zext i1 %and_ln120_42" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2376 'zext' 'zext_ln120_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2377 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_42 = add i13 %zext_ln120_162, i13 %zext_ln120_85" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2377 'add' 'add_ln120_42' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln113_42 = zext i13 %add_ln120_42" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2378 'zext' 'zext_ln113_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2379 [1/2] (1.17ns)   --->   "%exp_table_load_43 = load i10 %exp_table_addr_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2379 'load' 'exp_table_load_43' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%tmp_732 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_43, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2380 'partselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%zext_ln120_163 = zext i12 %tmp_732" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2381 'zext' 'zext_ln120_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%tmp_3546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_43, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2382 'bitselect' 'tmp_3546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%tmp_3547 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_43, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2383 'bitselect' 'tmp_3547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln120_43 = trunc i16 %exp_table_load_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2384 'trunc' 'trunc_ln120_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2385 [1/1] (0.57ns)   --->   "%icmp_ln120_43 = icmp_ne  i3 %trunc_ln120_43, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2385 'icmp' 'icmp_ln120_43' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%or_ln120_43 = or i1 %tmp_3546, i1 %icmp_ln120_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2386 'or' 'or_ln120_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%and_ln120_43 = and i1 %or_ln120_43, i1 %tmp_3547" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2387 'and' 'and_ln120_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_43)   --->   "%zext_ln120_87 = zext i1 %and_ln120_43" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2388 'zext' 'zext_ln120_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2389 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_43 = add i13 %zext_ln120_163, i13 %zext_ln120_87" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2389 'add' 'add_ln120_43' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln113_43 = zext i13 %add_ln120_43" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2390 'zext' 'zext_ln113_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2391 [1/2] (1.17ns)   --->   "%exp_table_load_44 = load i10 %exp_table_addr_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2391 'load' 'exp_table_load_44' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%tmp_733 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_44, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2392 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%zext_ln120_164 = zext i12 %tmp_733" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2393 'zext' 'zext_ln120_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%tmp_3552 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_44, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2394 'bitselect' 'tmp_3552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%tmp_3553 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_44, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2395 'bitselect' 'tmp_3553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2396 [1/1] (0.00ns)   --->   "%trunc_ln120_44 = trunc i16 %exp_table_load_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2396 'trunc' 'trunc_ln120_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2397 [1/1] (0.57ns)   --->   "%icmp_ln120_44 = icmp_ne  i3 %trunc_ln120_44, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2397 'icmp' 'icmp_ln120_44' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%or_ln120_44 = or i1 %tmp_3552, i1 %icmp_ln120_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2398 'or' 'or_ln120_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%and_ln120_44 = and i1 %or_ln120_44, i1 %tmp_3553" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2399 'and' 'and_ln120_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_44)   --->   "%zext_ln120_89 = zext i1 %and_ln120_44" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2400 'zext' 'zext_ln120_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2401 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_44 = add i13 %zext_ln120_164, i13 %zext_ln120_89" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2401 'add' 'add_ln120_44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln113_44 = zext i13 %add_ln120_44" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2402 'zext' 'zext_ln113_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2403 [1/2] (1.17ns)   --->   "%exp_table_load_45 = load i10 %exp_table_addr_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2403 'load' 'exp_table_load_45' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%tmp_734 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_45, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2404 'partselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%zext_ln120_165 = zext i12 %tmp_734" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2405 'zext' 'zext_ln120_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%tmp_3558 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_45, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2406 'bitselect' 'tmp_3558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%tmp_3559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_45, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2407 'bitselect' 'tmp_3559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln120_45 = trunc i16 %exp_table_load_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2408 'trunc' 'trunc_ln120_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2409 [1/1] (0.57ns)   --->   "%icmp_ln120_45 = icmp_ne  i3 %trunc_ln120_45, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2409 'icmp' 'icmp_ln120_45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%or_ln120_45 = or i1 %tmp_3558, i1 %icmp_ln120_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2410 'or' 'or_ln120_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%and_ln120_45 = and i1 %or_ln120_45, i1 %tmp_3559" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2411 'and' 'and_ln120_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_45)   --->   "%zext_ln120_91 = zext i1 %and_ln120_45" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2412 'zext' 'zext_ln120_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2413 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_45 = add i13 %zext_ln120_165, i13 %zext_ln120_91" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2413 'add' 'add_ln120_45' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln113_45 = zext i13 %add_ln120_45" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2414 'zext' 'zext_ln113_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2415 [1/2] (1.17ns)   --->   "%exp_table_load_46 = load i10 %exp_table_addr_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2415 'load' 'exp_table_load_46' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%tmp_735 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_46, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2416 'partselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%zext_ln120_166 = zext i12 %tmp_735" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2417 'zext' 'zext_ln120_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%tmp_3564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_46, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2418 'bitselect' 'tmp_3564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%tmp_3565 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_46, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2419 'bitselect' 'tmp_3565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2420 [1/1] (0.00ns)   --->   "%trunc_ln120_46 = trunc i16 %exp_table_load_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2420 'trunc' 'trunc_ln120_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2421 [1/1] (0.57ns)   --->   "%icmp_ln120_46 = icmp_ne  i3 %trunc_ln120_46, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2421 'icmp' 'icmp_ln120_46' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%or_ln120_46 = or i1 %tmp_3564, i1 %icmp_ln120_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2422 'or' 'or_ln120_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%and_ln120_46 = and i1 %or_ln120_46, i1 %tmp_3565" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2423 'and' 'and_ln120_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_46)   --->   "%zext_ln120_93 = zext i1 %and_ln120_46" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2424 'zext' 'zext_ln120_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2425 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_46 = add i13 %zext_ln120_166, i13 %zext_ln120_93" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2425 'add' 'add_ln120_46' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln113_46 = zext i13 %add_ln120_46" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2426 'zext' 'zext_ln113_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2427 [1/2] (1.17ns)   --->   "%exp_table_load_47 = load i10 %exp_table_addr_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2427 'load' 'exp_table_load_47' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%tmp_736 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_47, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2428 'partselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%zext_ln120_167 = zext i12 %tmp_736" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2429 'zext' 'zext_ln120_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%tmp_3570 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_47, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2430 'bitselect' 'tmp_3570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%tmp_3571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_47, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2431 'bitselect' 'tmp_3571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2432 [1/1] (0.00ns)   --->   "%trunc_ln120_47 = trunc i16 %exp_table_load_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2432 'trunc' 'trunc_ln120_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2433 [1/1] (0.57ns)   --->   "%icmp_ln120_47 = icmp_ne  i3 %trunc_ln120_47, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2433 'icmp' 'icmp_ln120_47' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%or_ln120_47 = or i1 %tmp_3570, i1 %icmp_ln120_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2434 'or' 'or_ln120_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%and_ln120_47 = and i1 %or_ln120_47, i1 %tmp_3571" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2435 'and' 'and_ln120_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_47)   --->   "%zext_ln120_95 = zext i1 %and_ln120_47" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2436 'zext' 'zext_ln120_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2437 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_47 = add i13 %zext_ln120_167, i13 %zext_ln120_95" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2437 'add' 'add_ln120_47' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln113_47 = zext i13 %add_ln120_47" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2438 'zext' 'zext_ln113_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2439 [1/2] (1.17ns)   --->   "%exp_table_load_48 = load i10 %exp_table_addr_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2439 'load' 'exp_table_load_48' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%tmp_737 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_48, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2440 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%zext_ln120_168 = zext i12 %tmp_737" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2441 'zext' 'zext_ln120_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%tmp_3576 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_48, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2442 'bitselect' 'tmp_3576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%tmp_3577 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_48, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2443 'bitselect' 'tmp_3577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln120_48 = trunc i16 %exp_table_load_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2444 'trunc' 'trunc_ln120_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2445 [1/1] (0.57ns)   --->   "%icmp_ln120_48 = icmp_ne  i3 %trunc_ln120_48, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2445 'icmp' 'icmp_ln120_48' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%or_ln120_48 = or i1 %tmp_3576, i1 %icmp_ln120_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2446 'or' 'or_ln120_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%and_ln120_48 = and i1 %or_ln120_48, i1 %tmp_3577" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2447 'and' 'and_ln120_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_48)   --->   "%zext_ln120_97 = zext i1 %and_ln120_48" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2448 'zext' 'zext_ln120_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2449 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_48 = add i13 %zext_ln120_168, i13 %zext_ln120_97" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2449 'add' 'add_ln120_48' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln113_48 = zext i13 %add_ln120_48" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2450 'zext' 'zext_ln113_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2451 [1/2] (1.17ns)   --->   "%exp_table_load_49 = load i10 %exp_table_addr_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2451 'load' 'exp_table_load_49' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%tmp_738 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_49, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2452 'partselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%zext_ln120_169 = zext i12 %tmp_738" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2453 'zext' 'zext_ln120_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%tmp_3582 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_49, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2454 'bitselect' 'tmp_3582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%tmp_3583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_49, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2455 'bitselect' 'tmp_3583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln120_49 = trunc i16 %exp_table_load_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2456 'trunc' 'trunc_ln120_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2457 [1/1] (0.57ns)   --->   "%icmp_ln120_49 = icmp_ne  i3 %trunc_ln120_49, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2457 'icmp' 'icmp_ln120_49' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%or_ln120_49 = or i1 %tmp_3582, i1 %icmp_ln120_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2458 'or' 'or_ln120_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%and_ln120_49 = and i1 %or_ln120_49, i1 %tmp_3583" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2459 'and' 'and_ln120_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_49)   --->   "%zext_ln120_99 = zext i1 %and_ln120_49" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2460 'zext' 'zext_ln120_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2461 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_49 = add i13 %zext_ln120_169, i13 %zext_ln120_99" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2461 'add' 'add_ln120_49' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln113_49 = zext i13 %add_ln120_49" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2462 'zext' 'zext_ln113_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2463 [1/2] (1.17ns)   --->   "%exp_table_load_50 = load i10 %exp_table_addr_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2463 'load' 'exp_table_load_50' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%tmp_739 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_50, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2464 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%zext_ln120_170 = zext i12 %tmp_739" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2465 'zext' 'zext_ln120_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%tmp_3588 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_50, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2466 'bitselect' 'tmp_3588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%tmp_3589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_50, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2467 'bitselect' 'tmp_3589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln120_50 = trunc i16 %exp_table_load_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2468 'trunc' 'trunc_ln120_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2469 [1/1] (0.57ns)   --->   "%icmp_ln120_50 = icmp_ne  i3 %trunc_ln120_50, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2469 'icmp' 'icmp_ln120_50' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%or_ln120_50 = or i1 %tmp_3588, i1 %icmp_ln120_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2470 'or' 'or_ln120_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%and_ln120_50 = and i1 %or_ln120_50, i1 %tmp_3589" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2471 'and' 'and_ln120_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_50)   --->   "%zext_ln120_101 = zext i1 %and_ln120_50" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2472 'zext' 'zext_ln120_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2473 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_50 = add i13 %zext_ln120_170, i13 %zext_ln120_101" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2473 'add' 'add_ln120_50' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln113_50 = zext i13 %add_ln120_50" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2474 'zext' 'zext_ln113_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2475 [1/2] (1.17ns)   --->   "%exp_table_load_51 = load i10 %exp_table_addr_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2475 'load' 'exp_table_load_51' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%tmp_740 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_51, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2476 'partselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%zext_ln120_171 = zext i12 %tmp_740" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2477 'zext' 'zext_ln120_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%tmp_3594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_51, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2478 'bitselect' 'tmp_3594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%tmp_3595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_51, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2479 'bitselect' 'tmp_3595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln120_51 = trunc i16 %exp_table_load_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2480 'trunc' 'trunc_ln120_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2481 [1/1] (0.57ns)   --->   "%icmp_ln120_51 = icmp_ne  i3 %trunc_ln120_51, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2481 'icmp' 'icmp_ln120_51' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%or_ln120_51 = or i1 %tmp_3594, i1 %icmp_ln120_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2482 'or' 'or_ln120_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%and_ln120_51 = and i1 %or_ln120_51, i1 %tmp_3595" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2483 'and' 'and_ln120_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_51)   --->   "%zext_ln120_103 = zext i1 %and_ln120_51" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2484 'zext' 'zext_ln120_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2485 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_51 = add i13 %zext_ln120_171, i13 %zext_ln120_103" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2485 'add' 'add_ln120_51' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2486 [1/1] (0.00ns)   --->   "%zext_ln113_51 = zext i13 %add_ln120_51" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2486 'zext' 'zext_ln113_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2487 [1/2] (1.17ns)   --->   "%exp_table_load_52 = load i10 %exp_table_addr_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2487 'load' 'exp_table_load_52' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%tmp_741 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_52, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2488 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%zext_ln120_172 = zext i12 %tmp_741" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2489 'zext' 'zext_ln120_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%tmp_3600 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_52, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2490 'bitselect' 'tmp_3600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%tmp_3601 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_52, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2491 'bitselect' 'tmp_3601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln120_52 = trunc i16 %exp_table_load_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2492 'trunc' 'trunc_ln120_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2493 [1/1] (0.57ns)   --->   "%icmp_ln120_52 = icmp_ne  i3 %trunc_ln120_52, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2493 'icmp' 'icmp_ln120_52' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%or_ln120_52 = or i1 %tmp_3600, i1 %icmp_ln120_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2494 'or' 'or_ln120_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%and_ln120_52 = and i1 %or_ln120_52, i1 %tmp_3601" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2495 'and' 'and_ln120_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_52)   --->   "%zext_ln120_105 = zext i1 %and_ln120_52" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2496 'zext' 'zext_ln120_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2497 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_52 = add i13 %zext_ln120_172, i13 %zext_ln120_105" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2497 'add' 'add_ln120_52' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln113_52 = zext i13 %add_ln120_52" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2498 'zext' 'zext_ln113_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2499 [1/2] (1.17ns)   --->   "%exp_table_load_53 = load i10 %exp_table_addr_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2499 'load' 'exp_table_load_53' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%tmp_742 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_53, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2500 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%zext_ln120_173 = zext i12 %tmp_742" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2501 'zext' 'zext_ln120_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%tmp_3606 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_53, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2502 'bitselect' 'tmp_3606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%tmp_3607 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_53, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2503 'bitselect' 'tmp_3607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln120_53 = trunc i16 %exp_table_load_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2504 'trunc' 'trunc_ln120_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2505 [1/1] (0.57ns)   --->   "%icmp_ln120_53 = icmp_ne  i3 %trunc_ln120_53, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2505 'icmp' 'icmp_ln120_53' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%or_ln120_53 = or i1 %tmp_3606, i1 %icmp_ln120_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2506 'or' 'or_ln120_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%and_ln120_53 = and i1 %or_ln120_53, i1 %tmp_3607" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2507 'and' 'and_ln120_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_53)   --->   "%zext_ln120_107 = zext i1 %and_ln120_53" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2508 'zext' 'zext_ln120_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2509 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_53 = add i13 %zext_ln120_173, i13 %zext_ln120_107" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2509 'add' 'add_ln120_53' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln113_53 = zext i13 %add_ln120_53" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2510 'zext' 'zext_ln113_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2511 [1/2] (1.17ns)   --->   "%exp_table_load_54 = load i10 %exp_table_addr_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2511 'load' 'exp_table_load_54' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%tmp_743 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_54, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2512 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%zext_ln120_174 = zext i12 %tmp_743" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2513 'zext' 'zext_ln120_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%tmp_3612 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_54, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2514 'bitselect' 'tmp_3612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%tmp_3613 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_54, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2515 'bitselect' 'tmp_3613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2516 [1/1] (0.00ns)   --->   "%trunc_ln120_54 = trunc i16 %exp_table_load_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2516 'trunc' 'trunc_ln120_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2517 [1/1] (0.57ns)   --->   "%icmp_ln120_54 = icmp_ne  i3 %trunc_ln120_54, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2517 'icmp' 'icmp_ln120_54' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%or_ln120_54 = or i1 %tmp_3612, i1 %icmp_ln120_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2518 'or' 'or_ln120_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%and_ln120_54 = and i1 %or_ln120_54, i1 %tmp_3613" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2519 'and' 'and_ln120_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_54)   --->   "%zext_ln120_109 = zext i1 %and_ln120_54" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2520 'zext' 'zext_ln120_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2521 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_54 = add i13 %zext_ln120_174, i13 %zext_ln120_109" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2521 'add' 'add_ln120_54' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln113_54 = zext i13 %add_ln120_54" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2522 'zext' 'zext_ln113_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2523 [1/2] (1.17ns)   --->   "%exp_table_load_55 = load i10 %exp_table_addr_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2523 'load' 'exp_table_load_55' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%tmp_744 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_55, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2524 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%zext_ln120_175 = zext i12 %tmp_744" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2525 'zext' 'zext_ln120_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%tmp_3618 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_55, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2526 'bitselect' 'tmp_3618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%tmp_3619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_55, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2527 'bitselect' 'tmp_3619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln120_55 = trunc i16 %exp_table_load_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2528 'trunc' 'trunc_ln120_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2529 [1/1] (0.57ns)   --->   "%icmp_ln120_55 = icmp_ne  i3 %trunc_ln120_55, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2529 'icmp' 'icmp_ln120_55' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%or_ln120_55 = or i1 %tmp_3618, i1 %icmp_ln120_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2530 'or' 'or_ln120_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%and_ln120_55 = and i1 %or_ln120_55, i1 %tmp_3619" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2531 'and' 'and_ln120_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_55)   --->   "%zext_ln120_111 = zext i1 %and_ln120_55" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2532 'zext' 'zext_ln120_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2533 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_55 = add i13 %zext_ln120_175, i13 %zext_ln120_111" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2533 'add' 'add_ln120_55' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln113_55 = zext i13 %add_ln120_55" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2534 'zext' 'zext_ln113_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2535 [1/2] (1.17ns)   --->   "%exp_table_load_56 = load i10 %exp_table_addr_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2535 'load' 'exp_table_load_56' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%tmp_745 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_56, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2536 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%zext_ln120_176 = zext i12 %tmp_745" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2537 'zext' 'zext_ln120_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%tmp_3624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_56, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2538 'bitselect' 'tmp_3624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%tmp_3625 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_56, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2539 'bitselect' 'tmp_3625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln120_56 = trunc i16 %exp_table_load_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2540 'trunc' 'trunc_ln120_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2541 [1/1] (0.57ns)   --->   "%icmp_ln120_56 = icmp_ne  i3 %trunc_ln120_56, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2541 'icmp' 'icmp_ln120_56' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%or_ln120_56 = or i1 %tmp_3624, i1 %icmp_ln120_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2542 'or' 'or_ln120_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%and_ln120_56 = and i1 %or_ln120_56, i1 %tmp_3625" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2543 'and' 'and_ln120_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_56)   --->   "%zext_ln120_113 = zext i1 %and_ln120_56" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2544 'zext' 'zext_ln120_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2545 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_56 = add i13 %zext_ln120_176, i13 %zext_ln120_113" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2545 'add' 'add_ln120_56' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln113_56 = zext i13 %add_ln120_56" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2546 'zext' 'zext_ln113_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2547 [1/2] (1.17ns)   --->   "%exp_table_load_57 = load i10 %exp_table_addr_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2547 'load' 'exp_table_load_57' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%tmp_746 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_57, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2548 'partselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%zext_ln120_177 = zext i12 %tmp_746" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2549 'zext' 'zext_ln120_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%tmp_3630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_57, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2550 'bitselect' 'tmp_3630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%tmp_3631 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_57, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2551 'bitselect' 'tmp_3631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln120_57 = trunc i16 %exp_table_load_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2552 'trunc' 'trunc_ln120_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2553 [1/1] (0.57ns)   --->   "%icmp_ln120_57 = icmp_ne  i3 %trunc_ln120_57, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2553 'icmp' 'icmp_ln120_57' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%or_ln120_57 = or i1 %tmp_3630, i1 %icmp_ln120_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2554 'or' 'or_ln120_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%and_ln120_57 = and i1 %or_ln120_57, i1 %tmp_3631" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2555 'and' 'and_ln120_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_57)   --->   "%zext_ln120_115 = zext i1 %and_ln120_57" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2556 'zext' 'zext_ln120_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2557 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_57 = add i13 %zext_ln120_177, i13 %zext_ln120_115" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2557 'add' 'add_ln120_57' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln113_57 = zext i13 %add_ln120_57" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2558 'zext' 'zext_ln113_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2559 [1/2] (1.17ns)   --->   "%exp_table_load_58 = load i10 %exp_table_addr_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2559 'load' 'exp_table_load_58' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%tmp_747 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_58, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2560 'partselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%zext_ln120_178 = zext i12 %tmp_747" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2561 'zext' 'zext_ln120_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%tmp_3636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_58, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2562 'bitselect' 'tmp_3636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%tmp_3637 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_58, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2563 'bitselect' 'tmp_3637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2564 [1/1] (0.00ns)   --->   "%trunc_ln120_58 = trunc i16 %exp_table_load_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2564 'trunc' 'trunc_ln120_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2565 [1/1] (0.57ns)   --->   "%icmp_ln120_58 = icmp_ne  i3 %trunc_ln120_58, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2565 'icmp' 'icmp_ln120_58' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%or_ln120_58 = or i1 %tmp_3636, i1 %icmp_ln120_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2566 'or' 'or_ln120_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%and_ln120_58 = and i1 %or_ln120_58, i1 %tmp_3637" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2567 'and' 'and_ln120_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_58)   --->   "%zext_ln120_117 = zext i1 %and_ln120_58" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2568 'zext' 'zext_ln120_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2569 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_58 = add i13 %zext_ln120_178, i13 %zext_ln120_117" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2569 'add' 'add_ln120_58' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln113_58 = zext i13 %add_ln120_58" [firmware/nnet_utils/nnet_hept.h:113]   --->   Operation 2570 'zext' 'zext_ln113_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2571 [1/2] (1.17ns)   --->   "%exp_table_load_59 = load i10 %exp_table_addr_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2571 'load' 'exp_table_load_59' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_2 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%tmp_748 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_59, i32 4, i32 15" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2572 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%zext_ln120_179 = zext i12 %tmp_748" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2573 'zext' 'zext_ln120_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%tmp_3642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_59, i32 4" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2574 'bitselect' 'tmp_3642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%tmp_3643 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_59, i32 3" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2575 'bitselect' 'tmp_3643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2576 [1/1] (0.00ns)   --->   "%trunc_ln120_59 = trunc i16 %exp_table_load_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2576 'trunc' 'trunc_ln120_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2577 [1/1] (0.57ns)   --->   "%icmp_ln120_59 = icmp_ne  i3 %trunc_ln120_59, i3 0" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2577 'icmp' 'icmp_ln120_59' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%or_ln120_59 = or i1 %tmp_3642, i1 %icmp_ln120_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2578 'or' 'or_ln120_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%and_ln120_59 = and i1 %or_ln120_59, i1 %tmp_3643" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2579 'and' 'and_ln120_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_59)   --->   "%zext_ln120_119 = zext i1 %and_ln120_59" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2580 'zext' 'zext_ln120_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2581 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln120_59 = add i13 %zext_ln120_179, i13 %zext_ln120_119" [firmware/nnet_utils/nnet_hept.h:120]   --->   Operation 2581 'add' 'add_ln120_59' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i13 %add_ln120_59" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2582 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2583 [1/1] (0.00ns)   --->   "%mrv = insertvalue i960 <undef>, i16 %zext_ln113" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2583 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2584 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i960 %mrv, i16 %zext_ln113_1" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2584 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2585 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i960 %mrv_1, i16 %zext_ln113_2" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2585 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2586 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i960 %mrv_2, i16 %zext_ln113_3" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2586 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2587 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i960 %mrv_3, i16 %zext_ln113_4" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2587 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2588 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i960 %mrv_4, i16 %zext_ln113_5" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2588 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2589 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i960 %mrv_5, i16 %zext_ln113_6" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2589 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2590 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i960 %mrv_6, i16 %zext_ln113_7" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2590 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2591 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i960 %mrv_7, i16 %zext_ln113_8" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2591 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2592 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i960 %mrv_8, i16 %zext_ln113_9" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2592 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2593 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i960 %mrv_9, i16 %zext_ln113_10" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2593 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2594 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i960 %mrv_10, i16 %zext_ln113_11" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2594 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2595 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i960 %mrv_11, i16 %zext_ln113_12" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2595 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2596 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i960 %mrv_12, i16 %zext_ln113_13" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2596 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2597 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i960 %mrv_13, i16 %zext_ln113_14" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2597 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2598 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i960 %mrv_14, i16 %zext_ln113_15" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2598 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2599 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i960 %mrv_15, i16 %zext_ln113_16" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2599 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2600 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i960 %mrv_16, i16 %zext_ln113_17" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2600 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2601 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i960 %mrv_17, i16 %zext_ln113_18" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2601 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2602 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i960 %mrv_18, i16 %zext_ln113_19" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2602 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2603 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i960 %mrv_19, i16 %zext_ln113_20" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2603 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2604 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i960 %mrv_20, i16 %zext_ln113_21" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2604 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2605 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i960 %mrv_21, i16 %zext_ln113_22" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2605 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2606 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i960 %mrv_22, i16 %zext_ln113_23" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2606 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2607 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i960 %mrv_23, i16 %zext_ln113_24" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2607 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2608 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i960 %mrv_24, i16 %zext_ln113_25" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2608 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2609 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i960 %mrv_25, i16 %zext_ln113_26" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2609 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2610 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i960 %mrv_26, i16 %zext_ln113_27" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2610 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2611 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i960 %mrv_27, i16 %zext_ln113_28" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2611 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2612 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i960 %mrv_28, i16 %zext_ln113_29" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2612 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2613 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i960 %mrv_29, i16 %zext_ln113_30" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2613 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2614 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i960 %mrv_30, i16 %zext_ln113_31" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2614 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2615 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i960 %mrv_31, i16 %zext_ln113_32" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2615 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2616 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i960 %mrv_32, i16 %zext_ln113_33" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2616 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2617 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i960 %mrv_33, i16 %zext_ln113_34" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2617 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2618 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i960 %mrv_34, i16 %zext_ln113_35" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2618 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2619 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i960 %mrv_35, i16 %zext_ln113_36" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2619 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2620 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i960 %mrv_36, i16 %zext_ln113_37" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2620 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2621 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i960 %mrv_37, i16 %zext_ln113_38" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2621 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2622 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i960 %mrv_38, i16 %zext_ln113_39" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2622 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2623 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i960 %mrv_39, i16 %zext_ln113_40" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2623 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2624 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i960 %mrv_40, i16 %zext_ln113_41" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2624 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2625 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i960 %mrv_41, i16 %zext_ln113_42" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2625 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2626 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i960 %mrv_42, i16 %zext_ln113_43" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2626 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2627 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i960 %mrv_43, i16 %zext_ln113_44" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2627 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2628 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i960 %mrv_44, i16 %zext_ln113_45" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2628 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2629 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i960 %mrv_45, i16 %zext_ln113_46" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2629 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2630 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i960 %mrv_46, i16 %zext_ln113_47" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2630 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2631 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i960 %mrv_47, i16 %zext_ln113_48" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2631 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2632 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i960 %mrv_48, i16 %zext_ln113_49" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2632 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2633 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i960 %mrv_49, i16 %zext_ln113_50" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2633 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2634 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i960 %mrv_50, i16 %zext_ln113_51" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2634 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2635 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i960 %mrv_51, i16 %zext_ln113_52" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2635 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2636 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i960 %mrv_52, i16 %zext_ln113_53" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2636 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2637 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i960 %mrv_53, i16 %zext_ln113_54" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2637 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2638 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i960 %mrv_54, i16 %zext_ln113_55" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2638 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2639 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i960 %mrv_55, i16 %zext_ln113_56" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2639 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2640 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i960 %mrv_56, i16 %zext_ln113_57" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2640 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2641 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i960 %mrv_57, i16 %zext_ln113_58" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2641 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2642 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i960 %mrv_58, i16 %zext_ln124" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2642 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2643 [1/1] (0.00ns)   --->   "%ret_ln124 = ret i960 %mrv_59" [firmware/nnet_utils/nnet_hept.h:124]   --->   Operation 2643 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.150ns
The critical path consists of the following:
	wire read operation ('q_sq_05_0_val_read', firmware/nnet_utils/nnet_hept.h:113) on port 'q_sq_05_0_val' (firmware/nnet_utils/nnet_hept.h:113) [181]  (0.000 ns)
	'add' operation 17 bit ('add_ln113', firmware/nnet_utils/nnet_hept.h:113) [244]  (0.785 ns)
	'add' operation 18 bit ('add_ln114', firmware/nnet_utils/nnet_hept.h:114) [247]  (0.791 ns)
	'icmp' operation 1 bit ('icmp_ln113', firmware/nnet_utils/nnet_hept.h:113) [252]  (0.436 ns)
	'or' operation 1 bit ('or_ln113', firmware/nnet_utils/nnet_hept.h:113) [253]  (0.000 ns)
	'and' operation 1 bit ('and_ln113', firmware/nnet_utils/nnet_hept.h:113) [255]  (0.122 ns)
	'select' operation 16 bit ('select_ln113', firmware/nnet_utils/nnet_hept.h:113) [260]  (0.000 ns)
	'select' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:113) [262]  (0.243 ns)
	'select' operation 16 bit ('select_ln117', firmware/nnet_utils/nnet_hept.h:117) [265]  (0.293 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:119) [268]  (0.303 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', firmware/nnet_utils/nnet_hept.h:120) [270]  (0.000 ns)
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:120) on array 'exp_table' [271]  (1.177 ns)

 <State 2>: 2.494ns
The critical path consists of the following:
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:120) on array 'exp_table' [271]  (1.177 ns)
	'icmp' operation 1 bit ('icmp_ln120', firmware/nnet_utils/nnet_hept.h:120) [277]  (0.572 ns)
	'or' operation 1 bit ('or_ln120', firmware/nnet_utils/nnet_hept.h:120) [278]  (0.000 ns)
	'and' operation 1 bit ('and_ln120', firmware/nnet_utils/nnet_hept.h:120) [279]  (0.000 ns)
	'add' operation 13 bit ('add_ln120', firmware/nnet_utils/nnet_hept.h:120) [281]  (0.745 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
