Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Dec 22 14:00:25 2019
| Host         : Artifank-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 161
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 54         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 16         |
| TIMING-16 | Warning          | Large setup violation         | 16         |
| TIMING-18 | Warning          | Missing input or output delay | 59         |
| TIMING-20 | Warning          | Non-clocked latch             | 16         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_color_sens/s_color_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_color_sens/s_color_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_color_sens/s_counter_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_err_old_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin u_pid_ctrl/s_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_01/s_sens_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_01/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_02/s_sens_reg_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_02/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_03/s_sens_reg_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_03/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_04/s_sens_reg_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_04/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_05/s_sens_reg_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_05/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_06/s_sens_reg_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_06/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_07/s_sens_reg_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_07/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_08/s_sens_reg_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_08/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_09/s_sens_reg_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_09/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_10/s_sens_reg_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_10/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_11/s_sens_reg_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_11/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_12/s_sens_reg_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_12/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_13/s_sens_reg_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_13/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_14/s_sens_reg_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_14/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_15/s_sens_reg_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_15/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell u_qtr_senss/qtr_sens_16/s_sens_reg_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_qtr_senss/qtr_sens_16/s_sens_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -13.449 ns between u_color_sens/s_red_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -15.012 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -15.110 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -15.127 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -15.146 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -15.149 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -15.212 ns between u_color_sens/s_red_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -15.225 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -15.271 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -15.276 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -15.276 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -15.329 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -15.332 ns between u_color_sens/s_blue_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -15.386 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -15.400 ns between u_color_sens/s_green_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -15.409 ns between u_color_sens/s_red_reg[0]/C (clocked by sys_clk_pin) and u_ssd_ctrl/s_disp_num_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_sw[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_sw[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_sw[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_sw[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_sw[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_sw[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_sw[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_sw[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_sw[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_sw[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_sw[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on i_sw[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on io_JA[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on io_JA[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on io_JA[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on io_JA[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on io_JA[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on io_JA[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on io_JA[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on io_JA[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on io_JB[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on io_JB[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on io_JB[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on io_JB[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on io_JB[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on io_JB[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on io_JB[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on io_JB[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on io_JC[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on io_JC[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on io_JC[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on io_JC[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on io_JC[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on io_JC[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on io_JC[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on io_JC[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on io_JXADC[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on o_ssd_an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on o_ssd_an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on o_ssd_an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on o_ssd_an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on o_ssd_seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_01/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_01/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_02/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_02/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_03/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_03/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_04/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_04/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_05/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_05/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_06/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_06/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_07/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_07/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_08/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_08/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_09/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_09/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_10/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_10/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_11/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_11/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_12/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_12/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_13/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_13/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_14/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_14/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_15/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_15/s_sens_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u_qtr_senss/qtr_sens_16/s_sens_reg cannot be properly analyzed as its control pin u_qtr_senss/qtr_sens_16/s_sens_reg/G is not reached by a timing clock
Related violations: <none>


