set_property PACKAGE_PIN L17 [get_ports ref_clk]
set_property PACKAGE_PIN E19 [get_ports {spi_sd[3]}]
set_property PACKAGE_PIN E18 [get_ports {spi_sd[2]}]
set_property PACKAGE_PIN D19 [get_ports {spi_sd[1]}]
set_property PACKAGE_PIN D18 [get_ports {spi_sd[0]}]
set_property PACKAGE_PIN U18 [get_ports sys_rst_n]
set_property PACKAGE_PIN B8 [get_ports pcie_sys_clk_p]
set_property PACKAGE_PIN A8 [get_ports pcie_sys_clk_n]
set_property PACKAGE_PIN K19 [get_ports spi_cs_n]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_n_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_n_0[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_data_p_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_data_p_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[2]}]
set_property DRIVE 12 [get_ports {user_data_out[2]}]
set_property SLEW SLOW [get_ports {user_data_out[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[1]}]
set_property DRIVE 12 [get_ports {user_data_out[1]}]
set_property SLEW SLOW [get_ports {user_data_out[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_out[0]}]
set_property DRIVE 12 [get_ports {user_data_out[0]}]
set_property SLEW SLOW [get_ports {user_data_out[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {user_data_in[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_sd[3]}]
set_property DRIVE 4 [get_ports {spi_sd[3]}]
set_property SLEW SLOW [get_ports {spi_sd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_sd[2]}]
set_property DRIVE 4 [get_ports {spi_sd[2]}]
set_property SLEW SLOW [get_ports {spi_sd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_sd[1]}]
set_property DRIVE 4 [get_ports {spi_sd[1]}]
set_property SLEW SLOW [get_ports {spi_sd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_sd[0]}]
set_property DRIVE 4 [get_ports {spi_sd[0]}]
set_property SLEW SLOW [get_ports {spi_sd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports spi_cs_n]
set_property DRIVE 4 [get_ports spi_cs_n]
set_property SLEW SLOW [get_ports spi_cs_n]
set_property IOSTANDARD LVCMOS18 [get_ports ref_clk]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_p_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_p_0[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[5]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[4]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[3]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[2]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[1]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {hispi_serial_clk_n_0[0]}]
set_property DIFF_TERM FALSE [get_ports {hispi_serial_clk_n_0[0]}]

