// Seed: 882901217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  assign id_2 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_8 = id_5;
  wire id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  tri0 id_10 = 1;
  module_0(
      id_2, id_2, id_5, id_9, id_5, id_6, id_7, id_10
  ); id_11(
      .id_0(id_7), .id_1(id_1), .id_2(1), .id_3(id_3)
  );
endmodule
