#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 01:32:45 2025
# Process ID: 134439
# Current directory: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution
# Command line: vivado
# Log file: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/vivado.log
# Journal file: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/vivado.jou
# Running On: goeun-desktop, OS: Linux, CPU Frequency: 3600.006 MHz, CPU Physical cores: 4, Host memory: 16573 MB
#-----------------------------------------------------------
start_gui
open_project /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/goeun/E/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-20:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/goeun/E/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6947.891 ; gain = 183.926 ; free physical = 3995 ; free virtual = 11279
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/goeun/E/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cnn_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnn_top_tb_behav -key {Behavioral:sim_1:Functional:cnn_top_tb} -tclbatch {cnn_top_tb.tcl} -view {/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/cnn_top_tb_behav.wcfg} -view {/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/cnn_top_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/cnn_top_tb_behav.wcfg
open_wave_config /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/cnn_top_tb_behav1.wcfg
source cnn_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnn_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7132.805 ; gain = 152.016 ; free physical = 4168 ; free virtual = 11454
run all
âœ… All convolution outputs done.
$finish called at time : 7955 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/goeun/E/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cnn_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7239.938 ; gain = 26.883 ; free physical = 4454 ; free virtual = 11733
run all
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8522.047 ; gain = 20.008 ; free physical = 4290 ; free virtual = 11578
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8554.062 ; gain = 15.008 ; free physical = 4298 ; free virtual = 11595
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8554.062 ; gain = 0.000 ; free physical = 4290 ; free virtual = 11623
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8615.090 ; gain = 37.012 ; free physical = 4305 ; free virtual = 11606
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8615.090 ; gain = 0.000 ; free physical = 4288 ; free virtual = 11599
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8729.145 ; gain = 31.008 ; free physical = 4268 ; free virtual = 11584
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8729.145 ; gain = 0.000 ; free physical = 4253 ; free virtual = 11583
restart
INFO: [Wavedata 42-604] Simulation restarted
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8729.145 ; gain = 0.000 ; free physical = 4276 ; free virtual = 11607
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:69]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:69]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:98]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endmodule' used in incorrect context [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:98]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8778.168 ; gain = 49.023 ; free physical = 4180 ; free virtual = 11529
run all
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8857.207 ; gain = 16.008 ; free physical = 4259 ; free virtual = 11577
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8857.207 ; gain = 0.000 ; free physical = 4209 ; free virtual = 11540
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8889.223 ; gain = 32.012 ; free physical = 4199 ; free virtual = 11495
run all
âœ… All convolution outputs done.
$finish called at time : 7955 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8937.246 ; gain = 32.012 ; free physical = 4247 ; free virtual = 11543
run all
âœ… All convolution outputs done.
$finish called at time : 7955 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8953.254 ; gain = 16.008 ; free physical = 4152 ; free virtual = 11465
run all
âœ… All convolution outputs done.
$finish called at time : 7955 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9017.285 ; gain = 16.008 ; free physical = 4121 ; free virtual = 11447
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9017.285 ; gain = 0.000 ; free physical = 4004 ; free virtual = 11432
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 9049.301 ; gain = 21.008 ; free physical = 3889 ; free virtual = 11215
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9049.301 ; gain = 0.000 ; free physical = 3813 ; free virtual = 11204
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9078.312 ; gain = 20.988 ; free physical = 3852 ; free virtual = 11207
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9094.320 ; gain = 16.008 ; free physical = 3850 ; free virtual = 11168
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9110.328 ; gain = 16.008 ; free physical = 3857 ; free virtual = 11178
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 9121.336 ; gain = 11.008 ; free physical = 3073 ; free virtual = 10626
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 19220 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 9126.336 ; gain = 5.000 ; free physical = 3664 ; free virtual = 11063
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 9126.336 ; gain = 0.000 ; free physical = 3098 ; free virtual = 10658
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 12680 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 9158.352 ; gain = 21.008 ; free physical = 3748 ; free virtual = 11150
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 9158.352 ; gain = 0.000 ; free physical = 3098 ; free virtual = 10655
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 12460 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 9192.367 ; gain = 34.016 ; free physical = 3771 ; free virtual = 11170
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 9192.367 ; gain = 0.000 ; free physical = 3028 ; free virtual = 10651
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 18040 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 9208.375 ; gain = 16.008 ; free physical = 3760 ; free virtual = 11153
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9235.375 ; gain = 27.000 ; free physical = 3149 ; free virtual = 10637
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9315.539 ; gain = 21.008 ; free physical = 3782 ; free virtual = 11176
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 9315.539 ; gain = 0.000 ; free physical = 3134 ; free virtual = 10692
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 13280 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 9331.547 ; gain = 16.008 ; free physical = 3743 ; free virtual = 11133
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9331.547 ; gain = 0.000 ; free physical = 3160 ; free virtual = 10663
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 9347.555 ; gain = 16.008 ; free physical = 3743 ; free virtual = 11133
run all
âœ… All convolution outputs done.
$finish called at time : 8005 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9363.562 ; gain = 16.008 ; free physical = 3745 ; free virtual = 11137
run all
âœ… All convolution outputs done.
$finish called at time : 8005 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9379.570 ; gain = 16.008 ; free physical = 3733 ; free virtual = 11134
run all
âœ… All convolution outputs done.
$finish called at time : 8005 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9395.578 ; gain = 16.008 ; free physical = 3797 ; free virtual = 11191
run all
âœ… All convolution outputs done.
$finish called at time : 8005 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9427.594 ; gain = 16.008 ; free physical = 3719 ; free virtual = 11117
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9427.594 ; gain = 0.000 ; free physical = 3421 ; free virtual = 10945
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9443.602 ; gain = 16.008 ; free physical = 3754 ; free virtual = 11147
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9443.602 ; gain = 0.000 ; free physical = 3478 ; free virtual = 10968
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9459.609 ; gain = 13.695 ; free physical = 3660 ; free virtual = 11057
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9483.621 ; gain = 15.988 ; free physical = 3680 ; free virtual = 11085
run all
âœ… All convolution outputs done.
$finish called at time : 7955 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9515.637 ; gain = 21.008 ; free physical = 3613 ; free virtual = 11027
run all
âœ… All convolution outputs done.
$finish called at time : 7955 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9547.652 ; gain = 21.008 ; free physical = 3703 ; free virtual = 11110
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9547.652 ; gain = 0.000 ; free physical = 3592 ; free virtual = 11118
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 9579.668 ; gain = 32.008 ; free physical = 3664 ; free virtual = 11071
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9579.668 ; gain = 0.000 ; free physical = 3278 ; free virtual = 10764
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 9595.676 ; gain = 16.008 ; free physical = 3676 ; free virtual = 11083
run all
âœ… All convolution outputs done.
$finish called at time : 7995 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9611.684 ; gain = 16.008 ; free physical = 3677 ; free virtual = 11085
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9611.684 ; gain = 0.000 ; free physical = 3386 ; free virtual = 10889
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9627.691 ; gain = 16.008 ; free physical = 3613 ; free virtual = 11028
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9627.691 ; gain = 0.000 ; free physical = 3585 ; free virtual = 11078
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 9643.699 ; gain = 16.008 ; free physical = 3626 ; free virtual = 11039
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9659.707 ; gain = 16.008 ; free physical = 3719 ; free virtual = 11126
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9659.707 ; gain = 0.000 ; free physical = 3482 ; free virtual = 10962
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9675.715 ; gain = 16.008 ; free physical = 3682 ; free virtual = 11090
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9675.715 ; gain = 0.000 ; free physical = 3303 ; free virtual = 10823
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 9691.723 ; gain = 16.008 ; free physical = 3660 ; free virtual = 11068
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9723.738 ; gain = 32.008 ; free physical = 3691 ; free virtual = 11100
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9723.738 ; gain = 0.000 ; free physical = 3240 ; free virtual = 10769
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9739.746 ; gain = 16.008 ; free physical = 3592 ; free virtual = 11014
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9771.762 ; gain = 16.008 ; free physical = 3557 ; free virtual = 10989
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9771.762 ; gain = 0.000 ; free physical = 3472 ; free virtual = 10970
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9787.770 ; gain = 16.008 ; free physical = 3567 ; free virtual = 10999
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9787.770 ; gain = 0.000 ; free physical = 3132 ; free virtual = 10655
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9803.777 ; gain = 16.008 ; free physical = 3604 ; free virtual = 11034
run all
âœ… All convolution outputs done.
$finish called at time : 7975 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9819.785 ; gain = 16.008 ; free physical = 3613 ; free virtual = 11043
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 9835.793 ; gain = 0.000 ; free physical = 3102 ; free virtual = 10662
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 10960 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9835.793 ; gain = 0.000 ; free physical = 3527 ; free virtual = 10950
run all
âœ… All convolution outputs done.
$finish called at time : 8025 ns : File "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9867.809 ; gain = 32.016 ; free physical = 3543 ; free virtual = 10966
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9867.809 ; gain = 0.000 ; free physical = 3247 ; free virtual = 10793
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9915.832 ; gain = 32.008 ; free physical = 3588 ; free virtual = 11012
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9915.832 ; gain = 0.000 ; free physical = 3531 ; free virtual = 11039
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9931.840 ; gain = 16.008 ; free physical = 3530 ; free virtual = 10963
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9931.840 ; gain = 0.000 ; free physical = 3101 ; free virtual = 10650
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9979.863 ; gain = 21.008 ; free physical = 3588 ; free virtual = 11013
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9979.863 ; gain = 0.000 ; free physical = 3091 ; free virtual = 10663
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111260 KB (Peak: 168532 KB), Simulation CPU Usage: 12020 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10027.887 ; gain = 32.008 ; free physical = 3571 ; free virtual = 11000
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 10027.887 ; gain = 0.000 ; free physical = 3068 ; free virtual = 10669
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 111256 KB (Peak: 168528 KB), Simulation CPU Usage: 14710 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cnn_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_acc_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cnn_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/goeun/E/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cnn_top_tb_behav xil_defaultlib.cnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer
Compiling module xil_defaultlib.cnn_kernel_default
Compiling module xil_defaultlib.cnn_acc_ci_default
Compiling module xil_defaultlib.cnn_core_default
Compiling module xil_defaultlib.cnn_top_default
Compiling module xil_defaultlib.cnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnn_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 10043.895 ; gain = 16.008 ; free physical = 3536 ; free virtual = 10971
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10043.895 ; gain = 0.000 ; free physical = 3077 ; free virtual = 10618
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: cnn_top
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/goeun/E/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'LATENCY' becomes localparam in 'line_buffer' with formal parameter declaration list [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10248.719 ; gain = 204.824 ; free physical = 2424 ; free virtual = 9962
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_top' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'cnn_core' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v:3]
	Parameter I_F_BW bound to: 8 - type: integer 
	Parameter KX bound to: 5 - type: integer 
	Parameter KY bound to: 5 - type: integer 
	Parameter W_BW bound to: 7 - type: integer 
	Parameter B_BW bound to: 7 - type: integer 
	Parameter CI bound to: 1 - type: integer 
	Parameter CO bound to: 3 - type: integer 
	Parameter AK_BW bound to: 20 - type: integer 
	Parameter ACI_BW bound to: 22 - type: integer 
	Parameter O_F_BW bound to: 23 - type: integer 
	Parameter AB_BW bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:2]
	Parameter I_F_BW bound to: 8 - type: integer 
	Parameter KX bound to: 5 - type: integer 
	Parameter KY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (0#1) [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'cnn_acc_ci' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v:2]
INFO: [Synth 8-6157] synthesizing module 'cnn_kernel' [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_kernel' (0#1) [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_acc_ci' (0#1) [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core' (0#1) [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top' (0#1) [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:3]
WARNING: [Synth 8-6014] Unused sequential element valid_counter_reg was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v:35]
WARNING: [Synth 8-6014] Unused sequential element i_in_valid_stretched_reg was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v:36]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  result_fmap_reg with 39744 registers
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][0] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][1] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][2] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][3] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][4] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][5] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][6] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][7] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][8] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][9] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][10] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][11] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][12] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][13] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][14] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][15] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][16] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][17] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][18] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][19] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][20] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][21] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][22] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][0][23] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][0] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][1] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][2] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][3] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][4] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][5] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][6] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][7] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][8] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][9] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][10] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][11] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][12] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][13] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][14] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][15] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][16] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][17] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][18] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][19] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][20] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][21] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][22] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][1][23] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][0] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][1] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][2] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][3] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][4] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][5] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][6] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][7] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][8] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][9] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][10] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][11] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][12] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][13] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][14] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][15] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][16] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][17] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][18] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][19] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][20] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][21] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][22] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][2][23] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][0] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][1] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][2] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][3] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][4] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][5] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][6] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][7] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][8] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][9] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][10] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][11] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][12] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][13] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][14] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][15] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][16] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][17] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][18] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][19] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][20] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][21] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][22] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][3][23] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][4][0] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
WARNING: [Synth 8-6014] Unused sequential element result_fmap_reg[0][4][1] was removed.  [/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v:83]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10352.656 ; gain = 308.762 ; free physical = 2306 ; free virtual = 9846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10364.531 ; gain = 320.637 ; free physical = 2306 ; free virtual = 9846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10364.531 ; gain = 320.637 ; free physical = 2306 ; free virtual = 9846
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10364.531 ; gain = 0.000 ; free physical = 2306 ; free virtual = 9846
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10461.254 ; gain = 0.000 ; free physical = 2312 ; free virtual = 9851
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 10510.895 ; gain = 467.000 ; free physical = 2263 ; free virtual = 9802
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 10510.895 ; gain = 467.000 ; free physical = 2263 ; free virtual = 9802
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.runs/synth_1/cnn_top.dcp to /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 4
[Mon Jul 21 03:21:39 2025] Launched synth_1...
Run output will be captured here: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.runs/synth_1/runme.log
[Mon Jul 21 03:21:39 2025] Launched impl_1...
Run output will be captured here: /home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 03:25:22 2025...
