

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1081_2  |        0|      511|         2|          1|          1|  0 ~ 511|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dynamic_curInSize_2 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 5 'alloca' 'dynamic_curInSize_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln1069_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln1069"   --->   Operation 6 'read' 'zext_ln1069_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1069_cast = zext i5 %zext_ln1069_read"   --->   Operation 7 'zext' 'zext_ln1069_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %dynamic_lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln893 = store i6 %zext_ln1069_cast, i6 %dynamic_curInSize_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 9 'store' 'store_ln893' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body160"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dynamic_curInSize = load i6 %dynamic_curInSize_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 11 'load' 'dynamic_curInSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%icmp_ln1081 = icmp_eq  i6 %dynamic_curInSize, i6 19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 12 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln1081 = br i1 %icmp_ln1081, void %while.body160.split, void %while.end167.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 13 'br' 'br_ln1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1081_1 = zext i6 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 14 'zext' 'zext_ln1081_1' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%add_ln1081 = add i6 %dynamic_curInSize, i6 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 15 'add' 'add_ln1081' <Predicate = (!icmp_ln1081)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%order_addr = getelementptr i5 %order, i64 0, i64 %zext_ln1081_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 16 'getelementptr' 'order_addr' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 17 'load' 'order_load' <Predicate = (!icmp_ln1081)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln893 = store i6 %add_ln1081, i6 %dynamic_curInSize_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 18 'store' 'store_ln893' <Predicate = (!icmp_ln1081)> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln1081)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln893 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 19 'specpipeline' 'specpipeline_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln893 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1081 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 21 'specloopname' 'specloopname_ln1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 22 'load' 'order_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1081 = zext i5 %order_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 23 'zext' 'zext_ln1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%dynamic_lens_addr = getelementptr i5 %dynamic_lens, i64 0, i64 %zext_ln1081" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 24 'getelementptr' 'dynamic_lens_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "%store_ln1081 = store i5 0, i9 %dynamic_lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 25 'store' 'store_ln1081' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1081 = br void %while.body160" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081]   --->   Operation 26 'br' 'br_ln1081' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln1069]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dynamic_lens]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ order]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dynamic_curInSize_2     (alloca           ) [ 010]
zext_ln1069_read        (read             ) [ 000]
zext_ln1069_cast        (zext             ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
store_ln893             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
dynamic_curInSize       (load             ) [ 000]
icmp_ln1081             (icmp             ) [ 010]
br_ln1081               (br               ) [ 000]
zext_ln1081_1           (zext             ) [ 000]
add_ln1081              (add              ) [ 000]
order_addr              (getelementptr    ) [ 011]
store_ln893             (store            ) [ 000]
specpipeline_ln893      (specpipeline     ) [ 000]
speclooptripcount_ln893 (speclooptripcount) [ 000]
specloopname_ln1081     (specloopname     ) [ 000]
order_load              (load             ) [ 000]
zext_ln1081             (zext             ) [ 000]
dynamic_lens_addr       (getelementptr    ) [ 000]
store_ln1081            (store            ) [ 000]
br_ln1081               (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln1069">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1069"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dynamic_lens">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_lens"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="order">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="order"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="dynamic_curInSize_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dynamic_curInSize_2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln1069_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1069_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="order_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="order_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="order_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="dynamic_lens_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dynamic_lens_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln1081_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1081/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln1069_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln893_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln893/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dynamic_curInSize_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dynamic_curInSize/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln1081_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="6" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1081/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln1081_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1081_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln1081_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1081/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln893_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln893/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln1081_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1081/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="dynamic_curInSize_2_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dynamic_curInSize_2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="order_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="order_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="48" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="61" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="123"><net_src comp="44" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="133"><net_src comp="54" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dynamic_lens | {2 }
 - Input state : 
	Port: huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 : zext_ln1069 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2 : order | {1 2 }
  - Chain level:
	State 1
		store_ln893 : 1
		dynamic_curInSize : 1
		icmp_ln1081 : 2
		br_ln1081 : 3
		zext_ln1081_1 : 2
		add_ln1081 : 2
		order_addr : 3
		order_load : 4
		store_ln893 : 3
	State 2
		zext_ln1081 : 1
		dynamic_lens_addr : 2
		store_ln1081 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1081_fu_93      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    add   |      add_ln1081_fu_104      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   read   | zext_ln1069_read_read_fu_48 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln1069_cast_fu_81   |    0    |    0    |
|   zext   |     zext_ln1081_1_fu_99     |    0    |    0    |
|          |      zext_ln1081_fu_115     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    26   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|dynamic_curInSize_2_reg_120|    6   |
|     order_addr_reg_130    |    5   |
+---------------------------+--------+
|           Total           |   11   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   11   |   35   |
+-----------+--------+--------+--------+
