ARM GAS  /tmp/ccSqzD4V.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB64:
  25              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f1xx_hal_msp.c ****   *
  14:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f1xx_hal_msp.c ****   *
  16:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f1xx_hal_msp.c ****   *
  27:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  33:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccSqzD4V.s 			page 2


  34:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f1xx_hal_msp.c ****   *
  38:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f1xx_hal_msp.c ****   */
  40:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Src/stm32f1xx_hal_msp.c ****  
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Src/stm32f1xx_hal_msp.c **** 
  66:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Src/stm32f1xx_hal_msp.c **** 
  78:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  81:Src/stm32f1xx_hal_msp.c **** /**
  82:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Src/stm32f1xx_hal_msp.c ****   */
  84:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  85:Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 85 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
ARM GAS  /tmp/ccSqzD4V.s 			page 3


  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              	.LBB2:
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c **** 
  90:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 90 0
  36 0002 0E4B     		ldr	r3, .L3
  37 0004 9A69     		ldr	r2, [r3, #24]
  38 0006 42F00102 		orr	r2, r2, #1
  39 000a 9A61     		str	r2, [r3, #24]
  40 000c 9A69     		ldr	r2, [r3, #24]
  41 000e 02F00102 		and	r2, r2, #1
  42 0012 0092     		str	r2, [sp]
  43 0014 009A     		ldr	r2, [sp]
  44              	.LBE2:
  45              	.LBB3:
  91:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  46              		.loc 1 91 0
  47 0016 DA69     		ldr	r2, [r3, #28]
  48 0018 42F08052 		orr	r2, r2, #268435456
  49 001c DA61     		str	r2, [r3, #28]
  50 001e DB69     		ldr	r3, [r3, #28]
  51 0020 03F08053 		and	r3, r3, #268435456
  52 0024 0193     		str	r3, [sp, #4]
  53 0026 019B     		ldr	r3, [sp, #4]
  54              	.LBE3:
  55              	.LBB4:
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  94:Src/stm32f1xx_hal_msp.c **** 
  95:Src/stm32f1xx_hal_msp.c ****   /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  96:Src/stm32f1xx_hal_msp.c ****   */
  97:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  56              		.loc 1 97 0
  57 0028 054A     		ldr	r2, .L3+4
  58 002a 5368     		ldr	r3, [r2, #4]
  59              	.LVL0:
  60 002c 23F0E063 		bic	r3, r3, #117440512
  61              	.LVL1:
  62 0030 43F08063 		orr	r3, r3, #67108864
  63              	.LVL2:
  64 0034 5360     		str	r3, [r2, #4]
  65              	.LBE4:
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 100:Src/stm32f1xx_hal_msp.c **** 
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 102 0
  67 0036 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
ARM GAS  /tmp/ccSqzD4V.s 			page 4


  71 0038 7047     		bx	lr
  72              	.L4:
  73 003a 00BF     		.align	2
  74              	.L3:
  75 003c 00100240 		.word	1073876992
  76 0040 00000140 		.word	1073807360
  77              		.cfi_endproc
  78              	.LFE64:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_TIM_Base_MspInit:
  89              	.LFB65:
 103:Src/stm32f1xx_hal_msp.c **** 
 104:Src/stm32f1xx_hal_msp.c **** /**
 105:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 106:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 107:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 108:Src/stm32f1xx_hal_msp.c **** * @retval None
 109:Src/stm32f1xx_hal_msp.c **** */
 110:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 111:Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 111 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              	.LVL3:
 112:Src/stm32f1xx_hal_msp.c **** 
 113:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
  95              		.loc 1 113 0
  96 0000 0268     		ldr	r2, [r0]
  97 0002 0E4B     		ldr	r3, .L12
  98 0004 9A42     		cmp	r2, r3
  99 0006 00D0     		beq	.L11
 100 0008 7047     		bx	lr
 101              	.L11:
 111:Src/stm32f1xx_hal_msp.c **** 
 102              		.loc 1 111 0
 103 000a 00B5     		push	{lr}
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 14, -4
 107 000c 83B0     		sub	sp, sp, #12
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 16
 110              	.LBB5:
 114:Src/stm32f1xx_hal_msp.c ****   {
 115:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 116:Src/stm32f1xx_hal_msp.c **** 
 117:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 118:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 119:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 111              		.loc 1 119 0
ARM GAS  /tmp/ccSqzD4V.s 			page 5


 112 000e 03F50333 		add	r3, r3, #134144
 113 0012 DA69     		ldr	r2, [r3, #28]
 114 0014 42F00202 		orr	r2, r2, #2
 115 0018 DA61     		str	r2, [r3, #28]
 116 001a DB69     		ldr	r3, [r3, #28]
 117 001c 03F00203 		and	r3, r3, #2
 118 0020 0193     		str	r3, [sp, #4]
 119 0022 019B     		ldr	r3, [sp, #4]
 120              	.LBE5:
 120:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 121:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 121              		.loc 1 121 0
 122 0024 0022     		movs	r2, #0
 123 0026 1146     		mov	r1, r2
 124 0028 1D20     		movs	r0, #29
 125              	.LVL4:
 126 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 127              	.LVL5:
 122:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 128              		.loc 1 122 0
 129 002e 1D20     		movs	r0, #29
 130 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 131              	.LVL6:
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 124:Src/stm32f1xx_hal_msp.c **** 
 125:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 126:Src/stm32f1xx_hal_msp.c ****   }
 127:Src/stm32f1xx_hal_msp.c **** 
 128:Src/stm32f1xx_hal_msp.c **** }
 132              		.loc 1 128 0
 133 0034 03B0     		add	sp, sp, #12
 134              	.LCFI4:
 135              		.cfi_def_cfa_offset 4
 136              		@ sp needed
 137 0036 5DF804FB 		ldr	pc, [sp], #4
 138              	.L13:
 139 003a 00BF     		.align	2
 140              	.L12:
 141 003c 00040040 		.word	1073742848
 142              		.cfi_endproc
 143              	.LFE65:
 145              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 146              		.align	1
 147              		.global	HAL_TIM_Base_MspDeInit
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu softvfp
 153              	HAL_TIM_Base_MspDeInit:
 154              	.LFB66:
 129:Src/stm32f1xx_hal_msp.c **** 
 130:Src/stm32f1xx_hal_msp.c **** /**
 131:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 132:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 133:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 134:Src/stm32f1xx_hal_msp.c **** * @retval None
 135:Src/stm32f1xx_hal_msp.c **** */
ARM GAS  /tmp/ccSqzD4V.s 			page 6


 136:Src/stm32f1xx_hal_msp.c **** 
 137:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 138:Src/stm32f1xx_hal_msp.c **** {
 155              		.loc 1 138 0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              	.LVL7:
 160 0000 08B5     		push	{r3, lr}
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 8
 163              		.cfi_offset 3, -8
 164              		.cfi_offset 14, -4
 139:Src/stm32f1xx_hal_msp.c **** 
 140:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 165              		.loc 1 140 0
 166 0002 0268     		ldr	r2, [r0]
 167 0004 064B     		ldr	r3, .L18
 168 0006 9A42     		cmp	r2, r3
 169 0008 00D0     		beq	.L17
 170              	.LVL8:
 171              	.L14:
 172 000a 08BD     		pop	{r3, pc}
 173              	.LVL9:
 174              	.L17:
 141:Src/stm32f1xx_hal_msp.c ****   {
 142:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 145:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 175              		.loc 1 146 0
 176 000c 054A     		ldr	r2, .L18+4
 177 000e D369     		ldr	r3, [r2, #28]
 178 0010 23F00203 		bic	r3, r3, #2
 179 0014 D361     		str	r3, [r2, #28]
 147:Src/stm32f1xx_hal_msp.c **** 
 148:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 149:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 180              		.loc 1 149 0
 181 0016 1D20     		movs	r0, #29
 182              	.LVL10:
 183 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 184              	.LVL11:
 150:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 151:Src/stm32f1xx_hal_msp.c **** 
 152:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 153:Src/stm32f1xx_hal_msp.c ****   }
 154:Src/stm32f1xx_hal_msp.c **** 
 155:Src/stm32f1xx_hal_msp.c **** }
 185              		.loc 1 155 0
 186 001c F5E7     		b	.L14
 187              	.L19:
 188 001e 00BF     		.align	2
 189              	.L18:
 190 0020 00040040 		.word	1073742848
 191 0024 00100240 		.word	1073876992
ARM GAS  /tmp/ccSqzD4V.s 			page 7


 192              		.cfi_endproc
 193              	.LFE66:
 195              		.text
 196              	.Letext0:
 197              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 198              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 199              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 200              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 201              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 202              		.file 7 "/usr/include/newlib/sys/lock.h"
 203              		.file 8 "/usr/include/newlib/sys/_types.h"
 204              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 205              		.file 10 "/usr/include/newlib/sys/reent.h"
 206              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 207              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 208              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 209              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 210              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccSqzD4V.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccSqzD4V.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccSqzD4V.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccSqzD4V.s:75     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccSqzD4V.s:81     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccSqzD4V.s:88     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccSqzD4V.s:141    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccSqzD4V.s:146    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccSqzD4V.s:153    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccSqzD4V.s:190    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
