<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: arch/arm/dev/reg_ax88796.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('reg__ax88796_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">reg_ax88796.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="reg__ax88796_8h__dep__incl.png" border="0" usemap="#arch_2arm_2dev_2reg__ax88796_8hdep" alt=""/></div>
<map name="arch_2arm_2dev_2reg__ax88796_8hdep" id="arch_2arm_2dev_2reg__ax88796_8hdep">
<area shape="rect" id="node3" href="ax88796_8c.html" title="arch/arm/dev/ax88796.c" alt="" coords="19,81,171,106"/></map>
</div>
</div>
<p><a href="reg__ax88796_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a876ce77f3c672c7162658151e648389e">CR</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Asix Ax88796L register definitions.  <a href="#a876ce77f3c672c7162658151e648389e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ac16acb45473784cda1010a2c24cac543">DATAPORT</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Port.  <a href="#ac16acb45473784cda1010a2c24cac543"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a0333f08c340b2af40f02612a66b22bb6">IFGS1</a>&#160;&#160;&#160;0x12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-frame Gap Segment 1.  <a href="#a0333f08c340b2af40f02612a66b22bb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a95c2c174fa48dfe9144acbd80629e206">IFGS2</a>&#160;&#160;&#160;0x13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-frame Gap Segment 2.  <a href="#a95c2c174fa48dfe9144acbd80629e206"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a06fedb7e835abd33ffe6f18225eaf44a">MII_EEP</a>&#160;&#160;&#160;0x14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MII/EEPROM Access.  <a href="#a06fedb7e835abd33ffe6f18225eaf44a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a4eeaa4bfb30c2bd68ba33198fb2f135e">TR</a>&#160;&#160;&#160;0x15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Test Register.  <a href="#a4eeaa4bfb30c2bd68ba33198fb2f135e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a8278454451095c461ce5440b67a395f1">IFG</a>&#160;&#160;&#160;0x16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-frame Gap.  <a href="#a8278454451095c461ce5440b67a395f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aa0607fa150aa65dac807a133f26801d6">GPI</a>&#160;&#160;&#160;0x17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPI.  <a href="#aa0607fa150aa65dac807a133f26801d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a99d0c141d5155dba83a7889a31144694">GPOC</a>&#160;&#160;&#160;0x17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPOC.  <a href="#a99d0c141d5155dba83a7889a31144694"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af354180e057f5492b22e11507affbbd9">SPP1</a>&#160;&#160;&#160;0x18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Printer Port 1.  <a href="#af354180e057f5492b22e11507affbbd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a341e571bb2b661545ad865e15c59d6e1">SPP2</a>&#160;&#160;&#160;0x19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Printer Port 2.  <a href="#a341e571bb2b661545ad865e15c59d6e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a05bafb583ef6ac784770301be7052f5a">SPP3</a>&#160;&#160;&#160;0x1a</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Printer Port 3.  <a href="#a05bafb583ef6ac784770301be7052f5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>&#160;&#160;&#160;0x1f</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset port.  <a href="#ab702106cf3b3e96750b6845ded4e0299"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a303be404dba62f6993dd49446e7239e0">PG0_PSTART</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Page start register.  <a href="#a303be404dba62f6993dd49446e7239e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a46d69906ce44dacf0c4518d650494243">PG0_PSTOP</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Page stop register.  <a href="#a46d69906ce44dacf0c4518d650494243"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a190effe5a91d9fd8e017eb6dbec5040b">PG0_BNRY</a>&#160;&#160;&#160;0x03</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Boundary pointer.  <a href="#a190effe5a91d9fd8e017eb6dbec5040b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a704cfd5715f85e6e0dbedd8b13800b2a">PG0_TSR</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit status register.  <a href="#a704cfd5715f85e6e0dbedd8b13800b2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af84f0f5d205dc2b76a11f1d6f472800d">PG0_TPSR</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit page start address.  <a href="#af84f0f5d205dc2b76a11f1d6f472800d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6ded4cfc158e3bc8fc1fe4111dfd0979">PG0_NCR</a>&#160;&#160;&#160;0x05</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of collisions register.  <a href="#a6ded4cfc158e3bc8fc1fe4111dfd0979"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#afba65a9f262a6467d06fc63a2982b566">PG0_TBCR0</a>&#160;&#160;&#160;0x05</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit byte count register 0.  <a href="#afba65a9f262a6467d06fc63a2982b566"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a645cee658adc7324dfb89d8b42d5892c">PG0_CPR</a>&#160;&#160;&#160;0x06</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current Page Register.  <a href="#a645cee658adc7324dfb89d8b42d5892c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab7aa4bc8446054698f8e0a88b93e7d45">PG0_TBCR1</a>&#160;&#160;&#160;0x06</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Byte Count Register 1.  <a href="#ab7aa4bc8446054698f8e0a88b93e7d45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a1ebf40e4bbf1c6b6afa83017a70173e7">PG0_ISR</a>&#160;&#160;&#160;0x07</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register.  <a href="#a1ebf40e4bbf1c6b6afa83017a70173e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aae1336269d14807fce5d4538ca649a88">PG0_CRDA0</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current remote DMA address 0.  <a href="#aae1336269d14807fce5d4538ca649a88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a854a4f68b67b2244bbab888722907453">PG0_RSAR0</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote start address register 0 Low byte address to read from the buffer.  <a href="#a854a4f68b67b2244bbab888722907453"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#acc886bee488404018bf39f4cb10ca25b">PG0_CRDA1</a>&#160;&#160;&#160;0x09</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current remote DMA address 1.  <a href="#acc886bee488404018bf39f4cb10ca25b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a45229579efca17d10795d3c49f42fca0">PG0_RSAR1</a>&#160;&#160;&#160;0x09</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote start address register 1 High byte address to read from the buffer.  <a href="#a45229579efca17d10795d3c49f42fca0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5d8567dbdd8d3576d7b5060e6c9943ac">PG0_RBCR0</a>&#160;&#160;&#160;0x0a</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote byte count register 0 Low byte of the number of bytes to read from the buffer.  <a href="#a5d8567dbdd8d3576d7b5060e6c9943ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad6783216f763e145c8733fa9deb676e9">PG0_RBCR1</a>&#160;&#160;&#160;0x0b</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote byte count register 1 High byte of the number of bytes to read from the buffer.  <a href="#ad6783216f763e145c8733fa9deb676e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3b19f31c84e104ad6a9abb0bbda4ddee">PG0_RSR</a>&#160;&#160;&#160;0x0c</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive status register.  <a href="#a3b19f31c84e104ad6a9abb0bbda4ddee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5c2ab97e05a3e3553a2e8d40a38cd11c">PG0_RCR</a>&#160;&#160;&#160;0x0c</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive configuration register.  <a href="#a5c2ab97e05a3e3553a2e8d40a38cd11c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3df5dced7912d86431dbd741860e6b70">PG0_CNTR0</a>&#160;&#160;&#160;0x0d</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Tally counter 0 (frame alignment errors)  <a href="#a3df5dced7912d86431dbd741860e6b70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3032662ce4159c24c8e410568c7f8457">PG0_TCR</a>&#160;&#160;&#160;0x0d</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit configuration register.  <a href="#a3032662ce4159c24c8e410568c7f8457"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a7b52ecb93a2ab7af09a4194eaacee74d">PG0_DCR</a>&#160;&#160;&#160;0x0e</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data configuration register.  <a href="#a7b52ecb93a2ab7af09a4194eaacee74d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aadddb4b1891165605ad7aab6ff559859">PG0_IMR</a>&#160;&#160;&#160;0x0f</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register.  <a href="#aadddb4b1891165605ad7aab6ff559859"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab2100d99332ad8ef1374562eccf686a7">PG1_PAR0</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Register 0.  <a href="#ab2100d99332ad8ef1374562eccf686a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5a8a4f24cd031d8b0398891fd0f7f5c5">PG1_PAR1</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Register 1.  <a href="#a5a8a4f24cd031d8b0398891fd0f7f5c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a9f863277dc8ce555eb30831d82c1aa11">PG1_PAR2</a>&#160;&#160;&#160;0x03</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Register 2.  <a href="#a9f863277dc8ce555eb30831d82c1aa11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a44c99ee0d2a2d32ff2d877895cb35e6a">PG1_PAR3</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Register 3.  <a href="#a44c99ee0d2a2d32ff2d877895cb35e6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6bee606bb89b8ff86f07d203f54ce43d">PG1_PAR4</a>&#160;&#160;&#160;0x05</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Register 4.  <a href="#a6bee606bb89b8ff86f07d203f54ce43d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a0b6b3cc63fd4f04ed3b116af4aac04cb">PG1_PAR5</a>&#160;&#160;&#160;0x06</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Register 5.  <a href="#a0b6b3cc63fd4f04ed3b116af4aac04cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a39bb529a96e2be97d81dd5ebb0433f95">PG1_CPR</a>&#160;&#160;&#160;0x07</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current Page Register.  <a href="#a39bb529a96e2be97d81dd5ebb0433f95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6481de107c2b9a2a63c99b99a854f4ce">PG1_MAR0</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 0.  <a href="#a6481de107c2b9a2a63c99b99a854f4ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a758ad9878bac3d4a53d745a687ed3dcd">PG1_MAR1</a>&#160;&#160;&#160;0x09</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 1.  <a href="#a758ad9878bac3d4a53d745a687ed3dcd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad76aa16746ff63303fe2d21b2f155093">PG1_MAR2</a>&#160;&#160;&#160;0x0a</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 2.  <a href="#ad76aa16746ff63303fe2d21b2f155093"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af980e11b9c7fefe33b460b0296816ee0">PG1_MAR3</a>&#160;&#160;&#160;0x0b</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 3.  <a href="#af980e11b9c7fefe33b460b0296816ee0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a58dfb9747aa6e04cd142bd006504a3c9">PG1_MAR4</a>&#160;&#160;&#160;0x0c</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 4.  <a href="#a58dfb9747aa6e04cd142bd006504a3c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#abe93c6dcf0f8d4d1da658885b99bf8e9">PG1_MAR5</a>&#160;&#160;&#160;0x0d</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 5.  <a href="#abe93c6dcf0f8d4d1da658885b99bf8e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aaf65771c0e366b74d981322be0655758">PG1_MAR6</a>&#160;&#160;&#160;0x0e</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 6.  <a href="#aaf65771c0e366b74d981322be0655758"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a07bf4f4079dd9667debef568af0ee7c4">PG1_MAR7</a>&#160;&#160;&#160;0x0f</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast Address Register 7.  <a href="#a07bf4f4079dd9667debef568af0ee7c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aade5e6190fadecc9290e763f2cb3d466">CR_STOP</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop.  <a href="#aade5e6190fadecc9290e763f2cb3d466"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a84a2a8d51520e35d3b4d5e1a4e906af9">CR_START</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start.  <a href="#a84a2a8d51520e35d3b4d5e1a4e906af9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a184c66088c91df5164695c63012a8f8e">CR_TXP</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit packet.  <a href="#a184c66088c91df5164695c63012a8f8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a54931037ba214dfa0d9841249b2799f0">CR_RD0</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote DMA command bit 0.  <a href="#a54931037ba214dfa0d9841249b2799f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad3cb567bf833b59a78774ea4addbcec4">CR_RD1</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote DMA command bit 1.  <a href="#ad3cb567bf833b59a78774ea4addbcec4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5863169f473ac8cd739bbf01a59579f7">CR_RD2</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote DMA command bit 2.  <a href="#a5863169f473ac8cd739bbf01a59579f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6a7caccbd4183c14247950fdfe15dbfc">CR_PS0</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Page select bit 0.  <a href="#a6a7caccbd4183c14247950fdfe15dbfc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a460677099eb82cad8dc684291ee729b4">CR_PS1</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Page select bit 1.  <a href="#a460677099eb82cad8dc684291ee729b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af63c65473b8d0344e19a85fc8c7cf605">ISR_PRX</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet received.  <a href="#af63c65473b8d0344e19a85fc8c7cf605"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6b3c5d0960ace945e49c0042bd7aea9d">ISR_PTX</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet transmitted.  <a href="#a6b3c5d0960ace945e49c0042bd7aea9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3a86b77660e09bbc5e4fdafd294174a8">ISR_RXE</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive error.  <a href="#a3a86b77660e09bbc5e4fdafd294174a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a4bf54c3d0038e83b12ced1fa6935b916">ISR_TXE</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit error.  <a href="#a4bf54c3d0038e83b12ced1fa6935b916"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5c7b5bb78ee801797f3775ff9882e9e4">ISR_OVW</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overwrite warning.  <a href="#a5c7b5bb78ee801797f3775ff9882e9e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad7cdde0e7d6b07e957f6d394fa4ceb30">ISR_CNT</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> overflow.  <a href="#ad7cdde0e7d6b07e957f6d394fa4ceb30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6b3ffc314d25e10077ab3f5e3c3930e0">ISR_RDC</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote DMA complete.  <a href="#a6b3ffc314d25e10077ab3f5e3c3930e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab5d87d718fb74856f15f86e3da914d5f">ISR_RST</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status.  <a href="#ab5d87d718fb74856f15f86e3da914d5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a814d9f4c2348cccab3c7b69ef987c042">IMR_PRXE</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet received interrupt enable.  <a href="#a814d9f4c2348cccab3c7b69ef987c042"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ae43f7b8d23072653fbd8a9655e66d50d">IMR_PTXE</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet transmitted interrupt enable.  <a href="#ae43f7b8d23072653fbd8a9655e66d50d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a4bdb743479e392ad3775b938582084be">IMR_RXEE</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive error interrupt enable.  <a href="#a4bdb743479e392ad3775b938582084be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a61b106af1a0f54324b2f69bb0e2456a9">IMR_TXEE</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit error interrupt enable.  <a href="#a61b106af1a0f54324b2f69bb0e2456a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#abd32876cc416a5b9b2c0c4db38b9359b">IMR_OVWE</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overwrite warning interrupt enable.  <a href="#abd32876cc416a5b9b2c0c4db38b9359b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ac47a1fddd4f360b20fc17ae47f06d311">IMR_CNTE</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> overflow interrupt enable.  <a href="#ac47a1fddd4f360b20fc17ae47f06d311"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a1e6ddd6c84323520c257bd53de338497">IMR_RCDE</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote DMA complete interrupt enable.  <a href="#a1e6ddd6c84323520c257bd53de338497"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab67be55f0d15a9d43e2dd88967d7ad0d">DCR_WTS</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Word transfer select.  <a href="#ab67be55f0d15a9d43e2dd88967d7ad0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a17999d284d4d603745d0165b547ec219">DCR_RDCR</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote DMA always completed.  <a href="#a17999d284d4d603745d0165b547ec219"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a9f3ee7f0b573f82940c396e2ae2886e2">TCR_CRC</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inhibit CRC.  <a href="#a9f3ee7f0b573f82940c396e2ae2886e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5e6dec5cf4446395635e1f5f71044565">TCR_LB0</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Encoded loopback control bit 0.  <a href="#a5e6dec5cf4446395635e1f5f71044565"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aa147c430dd2aadf3e7d47d71257c37c5">TCR_LB1</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Encoded loopback control bit 1.  <a href="#aa147c430dd2aadf3e7d47d71257c37c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#adfde835219e81f5cf66dc1753a12ef0f">TCR_RLO</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Full Duplex.  <a href="#adfde835219e81f5cf66dc1753a12ef0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a42b3f9040cdd43efeedbc0ee80480794">TCR_PD</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pad Disable.  <a href="#a42b3f9040cdd43efeedbc0ee80480794"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a639f489d1d6ac5310f776343225df3b7">TCR_FDU</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Retry of late collision.  <a href="#a639f489d1d6ac5310f776343225df3b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5738c5233cffafbf7e19b8cf9d4257d7">TSR_PTX</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet transmitted.  <a href="#a5738c5233cffafbf7e19b8cf9d4257d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab7b88f77307af8e5b2e85303035936ff">TSR_COL</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit collided.  <a href="#ab7b88f77307af8e5b2e85303035936ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a26139cb6e3da1021d092b901441547b5">TSR_ABT</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit aborted.  <a href="#a26139cb6e3da1021d092b901441547b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af6805c8dd20fe95408b4f2b437801065">TSR_OWC</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Out of window collision.  <a href="#af6805c8dd20fe95408b4f2b437801065"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a1a9960d786e9e3e69f066ababfc824fe">RCR_SEP</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Save errored packets.  <a href="#a1a9960d786e9e3e69f066ababfc824fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a2594ea66e719ccfe7a4caf6da60cef89">RCR_AR</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Accept runt packets.  <a href="#a2594ea66e719ccfe7a4caf6da60cef89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a06f7856b5a04429f6ed9f18a8fb7ed5b">RCR_AB</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Accept broadcast.  <a href="#a06f7856b5a04429f6ed9f18a8fb7ed5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a54435f550d0afe4454b7555f870d92c5">RCR_AM</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Accept multicast.  <a href="#a54435f550d0afe4454b7555f870d92c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#afcc1f250c2985541e47c921490ae3ab1">RCR_PRO</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Promiscuous physical.  <a href="#afcc1f250c2985541e47c921490ae3ab1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af4715890b4e048bf006594672c07dc25">RCR_MON</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor mode.  <a href="#af4715890b4e048bf006594672c07dc25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#acc086c09e3a76f9c24c090727e4696ac">RCR_INTT</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Trigger Mode.  <a href="#acc086c09e3a76f9c24c090727e4696ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ac1d77583edd2eba6e96cc7633558e461">RSR_PRX</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet received intact.  <a href="#ac1d77583edd2eba6e96cc7633558e461"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab20af99e12dc0036ab514e0d2c53f6b7">RSR_CR</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error.  <a href="#ab20af99e12dc0036ab514e0d2c53f6b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a96b547e4cf26a84aa08d049522fe4c1a">RSR_FAE</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame alignment error.  <a href="#a96b547e4cf26a84aa08d049522fe4c1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3e9285670345a7583ca516cc8f7aafb8">RSR_FO</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun.  <a href="#a3e9285670345a7583ca516cc8f7aafb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5e04243e4b37ca22b977345df9282c0c">RSR_MPA</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Missed packet.  <a href="#a5e04243e4b37ca22b977345df9282c0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a9d3219b43a1a17c59f2f4d933671619f">RSR_PHY</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical/multicast address.  <a href="#a9d3219b43a1a17c59f2f4d933671619f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a71e52f4ab3a8ed28da9fde0a45d3b84c">RSR_DIS</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver disabled.  <a href="#a71e52f4ab3a8ed28da9fde0a45d3b84c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a463c8b28269c02621f175b4667ae920a">MII_EEP_MDC</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MII clock.  <a href="#a463c8b28269c02621f175b4667ae920a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab61ca29eed9578e47b3f8513c1bdadb3">MII_EEP_MDIR</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MII MDIO directions.  <a href="#ab61ca29eed9578e47b3f8513c1bdadb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#afc244eb4f54a995ccb7d176e27f70d43">MII_EEP_MDI</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MII data In.  <a href="#afc244eb4f54a995ccb7d176e27f70d43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#afae55cfaedd12c347de8f4b8846c7348">MII_EEP_MDO</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MII data Out.  <a href="#afae55cfaedd12c347de8f4b8846c7348"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a2ec890b66ec2b4f395f369d9575af6d6">MII_EEP_EECS</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Chip select.  <a href="#a2ec890b66ec2b4f395f369d9575af6d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a4e6248e1cb3ea8ba6c36e8144097f97b">MII_EEP_EEI</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM data in.  <a href="#a4e6248e1cb3ea8ba6c36e8144097f97b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aca40f280dfaf34dac0fac8c4adb4f9b2">MII_EEP_EEO</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM data out.  <a href="#aca40f280dfaf34dac0fac8c4adb4f9b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a8af7b52bc714807874b0e7298327514f">MII_EEP_EECLK</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM clock.  <a href="#a8af7b52bc714807874b0e7298327514f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a4a3684798c4066e361b63da7159206bd">TR_RST_B</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset busy.  <a href="#a4a3684798c4066e361b63da7159206bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a21285add0c00f6074f480efe095a2dd4">PHY_MR0</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control.  <a href="#a21285add0c00f6074f480efe095a2dd4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3c642888f2eec13c1ec14e34d924d6f2">PHY_MR1</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status.  <a href="#a3c642888f2eec13c1ec14e34d924d6f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6b86afa5c58d075f73b0856fa6546894">PHY_MR2</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY Identifier 1.  <a href="#a6b86afa5c58d075f73b0856fa6546894"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a33bb5114e54e4c2c1bfa19dca24fba68">PHY_MR3</a>&#160;&#160;&#160;0x03</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY Identifier 2.  <a href="#a33bb5114e54e4c2c1bfa19dca24fba68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad91a2c8d8b5ba41486009904b425f76e">PHY_MR4</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Autonegotiation Advertisement.  <a href="#ad91a2c8d8b5ba41486009904b425f76e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a7229f9fcae7241de0a6924cc386dd68d">PHY_MR5</a>&#160;&#160;&#160;0x05</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Autonegotiation Link Partner Ability.  <a href="#a7229f9fcae7241de0a6924cc386dd68d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6f8b0a9897dd2c5e0d2da0ab9114c519">PHY_MR6</a>&#160;&#160;&#160;0x06</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Autonegotiation Expansion.  <a href="#a6f8b0a9897dd2c5e0d2da0ab9114c519"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#abeefddaf1f1e2c7988fa909cd954fb09">PHY_MR7</a>&#160;&#160;&#160;0x07</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Next Page Transmit.  <a href="#abeefddaf1f1e2c7988fa909cd954fb09"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a396bc085ee4b28629fb4a2497be5070f">PHY_MR16</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PCS Control Register.  <a href="#a396bc085ee4b28629fb4a2497be5070f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a7581ad76a5eec713d2710bc888c4f0e9">PHY_MR17</a>&#160;&#160;&#160;0x11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Autonegotiation (read register A)  <a href="#a7581ad76a5eec713d2710bc888c4f0e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3d64ce42deef25d2b3e5dec88a26e617">PHY_MR18</a>&#160;&#160;&#160;0x12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Autonegotiation (read register B)  <a href="#a3d64ce42deef25d2b3e5dec88a26e617"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a20312b97b7d1d91969d829f853f81ae5">PHY_MR19</a>&#160;&#160;&#160;0x13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test Register.  <a href="#a20312b97b7d1d91969d829f853f81ae5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a3cf9edaba6d0bc364dc084a977063401">PHY_MR20</a>&#160;&#160;&#160;0x14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User-defined Register.  <a href="#a3cf9edaba6d0bc364dc084a977063401"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a41dcf09e2d9ce47674dd64c187fcdad3">PHY_MR21</a>&#160;&#160;&#160;0x15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RXER <a class="el" href="class_counter.html">Counter</a>.  <a href="#a41dcf09e2d9ce47674dd64c187fcdad3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5114a1d3b969508a57ba8c4f7a62a43e">PHY_MR22</a>&#160;&#160;&#160;0x16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test Registers.  <a href="#a5114a1d3b969508a57ba8c4f7a62a43e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af7399e5f412d3cd1b4341f70b2f8d8e2">PHY_MR23</a>&#160;&#160;&#160;0x17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test Registers.  <a href="#af7399e5f412d3cd1b4341f70b2f8d8e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a2f2a3ec71e84aef6205d610624b8ef77">PHY_MR24</a>&#160;&#160;&#160;0x18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test Registers.  <a href="#a2f2a3ec71e84aef6205d610624b8ef77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a618501992baa5d4bcdc580f78df25da0">PHY_MR25</a>&#160;&#160;&#160;0x19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test (tuner) Registers.  <a href="#a618501992baa5d4bcdc580f78df25da0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a85beaaa2d2b53ea35d37d9e4cf89ef04">PHY_MR26</a>&#160;&#160;&#160;0x1a</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test (tuner) Registers.  <a href="#a85beaaa2d2b53ea35d37d9e4cf89ef04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a1f743062f0acab793d03a2d123177eb9">PHY_MR27</a>&#160;&#160;&#160;0x1b</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Test (tuner) Registers.  <a href="#a1f743062f0acab793d03a2d123177eb9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aa7cdd0102948fd08102d06c9fef82e2a">PHY_MR28</a>&#160;&#160;&#160;0x1c</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Specific 1.  <a href="#aa7cdd0102948fd08102d06c9fef82e2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ae5ebe278935445c27f9406779069af8a">PHY_MR29</a>&#160;&#160;&#160;0x1d</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Specific 2.  <a href="#ae5ebe278935445c27f9406779069af8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a060d884cab9606e395a2b9e21ace653c">PHY_MR30</a>&#160;&#160;&#160;0x1e</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Specific 3.  <a href="#a060d884cab9606e395a2b9e21ace653c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a77d36d212bc33073d375e8ea434cf70c">PHY_MR31</a>&#160;&#160;&#160;0x1f</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Quick Status Register.  <a href="#a77d36d212bc33073d375e8ea434cf70c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#acaa1b728fb4fad4e1c39357e62a0cb16">MR0_SW_RESET</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af97f9743370e31fc4ecfc7cf75e5b2f6">MR0_LOOPBACK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a9c631c0ce2f98cc410b4b1fc7213bc3f">MR0_SPEED100</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad114aa7cef460a6b3cb486fac3ab1555">MR0_NWAY_ENA</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#accde5084457736e967c6b02b2e0e5c2b">MR0_PWRDN</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a48f890ba451e3a6a88d78f73ace7773b">MR0_ISOLATE</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a4133d47fe10e4521eded5ac0016f6982">MR0_REDONWAY</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a15105ce90088b4792945c9ef25973efd">MR0_FULL_DUP</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a9319f65e4c6d63bf9f2d2a2a8fe0caed">MR0_COLTST</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab4bb2feffe5e69e1e76aa9c51a841d50">MR1_T4ABLE</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a7b513e7adf845e8d6747425b6d5a367e">MR1_TXFULDUP</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ae6cbae6d6df500b8e8dda9401d401c56">MR1_TXHAFDUP</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a17bc795ad22334a2f4a322f1be6631f1">MR1_ENFULDUP</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ac84a7414b878a0c3e53d0894b5a0188b">MR1_ENHAFDUP</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a987af47a72cf75b0ae612fc91687881b">MR1_NO_PA_OK</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ad31de25508e332ee330154359ccb6825">MR1_NWAYDONE</a>&#160;&#160;&#160;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a5f14ef9802f1eabb13d6ff135b2ad1da">MR1_REM_FLT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a6a602ea05e6696e79932c0d6038e8ce8">MR1_NWAYABLE</a>&#160;&#160;&#160;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a8d575afa79414ef3733fec0d267896a6">MR1_LSTAT_OK</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#aa8a88652362b00593f826122a0372b9b">MR1_JABBER</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#ab22abcb7128cef3aeb01915d426894e9">MR1_EXT_ABLE</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a334b26db17add329a5ec97e9b0e420ef">MR31_LSTAT_OK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#a083e4416606108faca49f35511a030ae">MR31_SPEED100</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__ax88796_8h.html#af098c68b47ab053603a42f0b1e75c906">MR31_FULL_DUP</a>&#160;&#160;&#160;0x0100</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a876ce77f3c672c7162658151e648389e"></a><!-- doxytag: member="reg_ax88796.h::CR" ref="a876ce77f3c672c7162658151e648389e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Asix Ax88796L register definitions. </p>
<p>Command register </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00012">12</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c_source.html#l00227">NicPhyRead()</a>, and <a class="el" href="ax88796_8c_source.html#l00262">NicPhyWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="ac16acb45473784cda1010a2c24cac543"></a><!-- doxytag: member="reg_ax88796.h::DATAPORT" ref="ac16acb45473784cda1010a2c24cac543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DATAPORT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Port. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00013">13</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0333f08c340b2af40f02612a66b22bb6"></a><!-- doxytag: member="reg_ax88796.h::IFGS1" ref="a0333f08c340b2af40f02612a66b22bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFGS1&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inter-frame Gap Segment 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00014">14</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95c2c174fa48dfe9144acbd80629e206"></a><!-- doxytag: member="reg_ax88796.h::IFGS2" ref="a95c2c174fa48dfe9144acbd80629e206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFGS2&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inter-frame Gap Segment 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00015">15</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06fedb7e835abd33ffe6f18225eaf44a"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP" ref="a06fedb7e835abd33ffe6f18225eaf44a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MII/EEPROM Access. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00016">16</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4eeaa4bfb30c2bd68ba33198fb2f135e"></a><!-- doxytag: member="reg_ax88796.h::TR" ref="a4eeaa4bfb30c2bd68ba33198fb2f135e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TR&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Test Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00017">17</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8278454451095c461ce5440b67a395f1"></a><!-- doxytag: member="reg_ax88796.h::IFG" ref="a8278454451095c461ce5440b67a395f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFG&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inter-frame Gap. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00018">18</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0607fa150aa65dac807a133f26801d6"></a><!-- doxytag: member="reg_ax88796.h::GPI" ref="aa0607fa150aa65dac807a133f26801d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPI&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPI. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00019">19</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99d0c141d5155dba83a7889a31144694"></a><!-- doxytag: member="reg_ax88796.h::GPOC" ref="a99d0c141d5155dba83a7889a31144694" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPOC&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPOC. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00020">20</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af354180e057f5492b22e11507affbbd9"></a><!-- doxytag: member="reg_ax88796.h::SPP1" ref="af354180e057f5492b22e11507affbbd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPP1&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Standard Printer Port 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00021">21</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a341e571bb2b661545ad865e15c59d6e1"></a><!-- doxytag: member="reg_ax88796.h::SPP2" ref="a341e571bb2b661545ad865e15c59d6e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPP2&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Standard Printer Port 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00022">22</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05bafb583ef6ac784770301be7052f5a"></a><!-- doxytag: member="reg_ax88796.h::SPP3" ref="a05bafb583ef6ac784770301be7052f5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPP3&#160;&#160;&#160;0x1a</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Standard Printer Port 3. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00023">23</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab702106cf3b3e96750b6845ded4e0299"></a><!-- doxytag: member="reg_ax88796.h::RESET" ref="ab702106cf3b3e96750b6845ded4e0299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESET&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reset port. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00024">24</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a303be404dba62f6993dd49446e7239e0"></a><!-- doxytag: member="reg_ax88796.h::PG0_PSTART" ref="a303be404dba62f6993dd49446e7239e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_PSTART&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Page start register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00029">29</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46d69906ce44dacf0c4518d650494243"></a><!-- doxytag: member="reg_ax88796.h::PG0_PSTOP" ref="a46d69906ce44dacf0c4518d650494243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_PSTOP&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Page stop register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00030">30</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a190effe5a91d9fd8e017eb6dbec5040b"></a><!-- doxytag: member="reg_ax88796.h::PG0_BNRY" ref="a190effe5a91d9fd8e017eb6dbec5040b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_BNRY&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Boundary pointer. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00031">31</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a704cfd5715f85e6e0dbedd8b13800b2a"></a><!-- doxytag: member="reg_ax88796.h::PG0_TSR" ref="a704cfd5715f85e6e0dbedd8b13800b2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_TSR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit status register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00032">32</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af84f0f5d205dc2b76a11f1d6f472800d"></a><!-- doxytag: member="reg_ax88796.h::PG0_TPSR" ref="af84f0f5d205dc2b76a11f1d6f472800d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_TPSR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit page start address. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00033">33</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ded4cfc158e3bc8fc1fe4111dfd0979"></a><!-- doxytag: member="reg_ax88796.h::PG0_NCR" ref="a6ded4cfc158e3bc8fc1fe4111dfd0979" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_NCR&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of collisions register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00034">34</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="afba65a9f262a6467d06fc63a2982b566"></a><!-- doxytag: member="reg_ax88796.h::PG0_TBCR0" ref="afba65a9f262a6467d06fc63a2982b566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_TBCR0&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit byte count register 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00035">35</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a645cee658adc7324dfb89d8b42d5892c"></a><!-- doxytag: member="reg_ax88796.h::PG0_CPR" ref="a645cee658adc7324dfb89d8b42d5892c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_CPR&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Current Page Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00036">36</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7aa4bc8446054698f8e0a88b93e7d45"></a><!-- doxytag: member="reg_ax88796.h::PG0_TBCR1" ref="ab7aa4bc8446054698f8e0a88b93e7d45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_TBCR1&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit Byte Count Register 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00037">37</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ebf40e4bbf1c6b6afa83017a70173e7"></a><!-- doxytag: member="reg_ax88796.h::PG0_ISR" ref="a1ebf40e4bbf1c6b6afa83017a70173e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_ISR&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt status register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00038">38</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae1336269d14807fce5d4538ca649a88"></a><!-- doxytag: member="reg_ax88796.h::PG0_CRDA0" ref="aae1336269d14807fce5d4538ca649a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_CRDA0&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Current remote DMA address 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00039">39</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a854a4f68b67b2244bbab888722907453"></a><!-- doxytag: member="reg_ax88796.h::PG0_RSAR0" ref="a854a4f68b67b2244bbab888722907453" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_RSAR0&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote start address register 0 Low byte address to read from the buffer. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00040">40</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc886bee488404018bf39f4cb10ca25b"></a><!-- doxytag: member="reg_ax88796.h::PG0_CRDA1" ref="acc886bee488404018bf39f4cb10ca25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_CRDA1&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Current remote DMA address 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00042">42</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45229579efca17d10795d3c49f42fca0"></a><!-- doxytag: member="reg_ax88796.h::PG0_RSAR1" ref="a45229579efca17d10795d3c49f42fca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_RSAR1&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote start address register 1 High byte address to read from the buffer. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00043">43</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d8567dbdd8d3576d7b5060e6c9943ac"></a><!-- doxytag: member="reg_ax88796.h::PG0_RBCR0" ref="a5d8567dbdd8d3576d7b5060e6c9943ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_RBCR0&#160;&#160;&#160;0x0a</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote byte count register 0 Low byte of the number of bytes to read from the buffer. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00045">45</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6783216f763e145c8733fa9deb676e9"></a><!-- doxytag: member="reg_ax88796.h::PG0_RBCR1" ref="ad6783216f763e145c8733fa9deb676e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_RBCR1&#160;&#160;&#160;0x0b</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote byte count register 1 High byte of the number of bytes to read from the buffer. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00048">48</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b19f31c84e104ad6a9abb0bbda4ddee"></a><!-- doxytag: member="reg_ax88796.h::PG0_RSR" ref="a3b19f31c84e104ad6a9abb0bbda4ddee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_RSR&#160;&#160;&#160;0x0c</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive status register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00051">51</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c2ab97e05a3e3553a2e8d40a38cd11c"></a><!-- doxytag: member="reg_ax88796.h::PG0_RCR" ref="a5c2ab97e05a3e3553a2e8d40a38cd11c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_RCR&#160;&#160;&#160;0x0c</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive configuration register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00052">52</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3df5dced7912d86431dbd741860e6b70"></a><!-- doxytag: member="reg_ax88796.h::PG0_CNTR0" ref="a3df5dced7912d86431dbd741860e6b70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_CNTR0&#160;&#160;&#160;0x0d</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Tally counter 0 (frame alignment errors) </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00053">53</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3032662ce4159c24c8e410568c7f8457"></a><!-- doxytag: member="reg_ax88796.h::PG0_TCR" ref="a3032662ce4159c24c8e410568c7f8457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_TCR&#160;&#160;&#160;0x0d</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit configuration register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00054">54</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b52ecb93a2ab7af09a4194eaacee74d"></a><!-- doxytag: member="reg_ax88796.h::PG0_DCR" ref="a7b52ecb93a2ab7af09a4194eaacee74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_DCR&#160;&#160;&#160;0x0e</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data configuration register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00055">55</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aadddb4b1891165605ad7aab6ff559859"></a><!-- doxytag: member="reg_ax88796.h::PG0_IMR" ref="aadddb4b1891165605ad7aab6ff559859" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG0_IMR&#160;&#160;&#160;0x0f</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt mask register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00056">56</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2100d99332ad8ef1374562eccf686a7"></a><!-- doxytag: member="reg_ax88796.h::PG1_PAR0" ref="ab2100d99332ad8ef1374562eccf686a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_PAR0&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical Address Register 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00061">61</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a8a4f24cd031d8b0398891fd0f7f5c5"></a><!-- doxytag: member="reg_ax88796.h::PG1_PAR1" ref="a5a8a4f24cd031d8b0398891fd0f7f5c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_PAR1&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical Address Register 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00062">62</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f863277dc8ce555eb30831d82c1aa11"></a><!-- doxytag: member="reg_ax88796.h::PG1_PAR2" ref="a9f863277dc8ce555eb30831d82c1aa11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_PAR2&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical Address Register 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00063">63</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44c99ee0d2a2d32ff2d877895cb35e6a"></a><!-- doxytag: member="reg_ax88796.h::PG1_PAR3" ref="a44c99ee0d2a2d32ff2d877895cb35e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_PAR3&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical Address Register 3. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00064">64</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6bee606bb89b8ff86f07d203f54ce43d"></a><!-- doxytag: member="reg_ax88796.h::PG1_PAR4" ref="a6bee606bb89b8ff86f07d203f54ce43d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_PAR4&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical Address Register 4. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00065">65</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b6b3cc63fd4f04ed3b116af4aac04cb"></a><!-- doxytag: member="reg_ax88796.h::PG1_PAR5" ref="a0b6b3cc63fd4f04ed3b116af4aac04cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_PAR5&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical Address Register 5. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00066">66</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39bb529a96e2be97d81dd5ebb0433f95"></a><!-- doxytag: member="reg_ax88796.h::PG1_CPR" ref="a39bb529a96e2be97d81dd5ebb0433f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_CPR&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Current Page Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00067">67</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6481de107c2b9a2a63c99b99a854f4ce"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR0" ref="a6481de107c2b9a2a63c99b99a854f4ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR0&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00068">68</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a758ad9878bac3d4a53d745a687ed3dcd"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR1" ref="a758ad9878bac3d4a53d745a687ed3dcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR1&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00069">69</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad76aa16746ff63303fe2d21b2f155093"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR2" ref="ad76aa16746ff63303fe2d21b2f155093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR2&#160;&#160;&#160;0x0a</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00070">70</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af980e11b9c7fefe33b460b0296816ee0"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR3" ref="af980e11b9c7fefe33b460b0296816ee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR3&#160;&#160;&#160;0x0b</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 3. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00071">71</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58dfb9747aa6e04cd142bd006504a3c9"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR4" ref="a58dfb9747aa6e04cd142bd006504a3c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR4&#160;&#160;&#160;0x0c</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 4. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00072">72</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe93c6dcf0f8d4d1da658885b99bf8e9"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR5" ref="abe93c6dcf0f8d4d1da658885b99bf8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR5&#160;&#160;&#160;0x0d</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 5. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00073">73</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf65771c0e366b74d981322be0655758"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR6" ref="aaf65771c0e366b74d981322be0655758" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR6&#160;&#160;&#160;0x0e</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 6. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00074">74</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07bf4f4079dd9667debef568af0ee7c4"></a><!-- doxytag: member="reg_ax88796.h::PG1_MAR7" ref="a07bf4f4079dd9667debef568af0ee7c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PG1_MAR7&#160;&#160;&#160;0x0f</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multicast Address Register 7. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00075">75</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aade5e6190fadecc9290e763f2cb3d466"></a><!-- doxytag: member="reg_ax88796.h::CR_STOP" ref="aade5e6190fadecc9290e763f2cb3d466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_STOP&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stop. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00080">80</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84a2a8d51520e35d3b4d5e1a4e906af9"></a><!-- doxytag: member="reg_ax88796.h::CR_START" ref="a84a2a8d51520e35d3b4d5e1a4e906af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_START&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00081">81</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a184c66088c91df5164695c63012a8f8e"></a><!-- doxytag: member="reg_ax88796.h::CR_TXP" ref="a184c66088c91df5164695c63012a8f8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_TXP&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit packet. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00082">82</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54931037ba214dfa0d9841249b2799f0"></a><!-- doxytag: member="reg_ax88796.h::CR_RD0" ref="a54931037ba214dfa0d9841249b2799f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_RD0&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote DMA command bit 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00083">83</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3cb567bf833b59a78774ea4addbcec4"></a><!-- doxytag: member="reg_ax88796.h::CR_RD1" ref="ad3cb567bf833b59a78774ea4addbcec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_RD1&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote DMA command bit 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00084">84</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5863169f473ac8cd739bbf01a59579f7"></a><!-- doxytag: member="reg_ax88796.h::CR_RD2" ref="a5863169f473ac8cd739bbf01a59579f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_RD2&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote DMA command bit 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00085">85</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a7caccbd4183c14247950fdfe15dbfc"></a><!-- doxytag: member="reg_ax88796.h::CR_PS0" ref="a6a7caccbd4183c14247950fdfe15dbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PS0&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Page select bit 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00086">86</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c_source.html#l00227">NicPhyRead()</a>, and <a class="el" href="ax88796_8c_source.html#l00262">NicPhyWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a460677099eb82cad8dc684291ee729b4"></a><!-- doxytag: member="reg_ax88796.h::CR_PS1" ref="a460677099eb82cad8dc684291ee729b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PS1&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Page select bit 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00087">87</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af63c65473b8d0344e19a85fc8c7cf605"></a><!-- doxytag: member="reg_ax88796.h::ISR_PRX" ref="af63c65473b8d0344e19a85fc8c7cf605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_PRX&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet received. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00092">92</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b3c5d0960ace945e49c0042bd7aea9d"></a><!-- doxytag: member="reg_ax88796.h::ISR_PTX" ref="a6b3c5d0960ace945e49c0042bd7aea9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_PTX&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet transmitted. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00093">93</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a86b77660e09bbc5e4fdafd294174a8"></a><!-- doxytag: member="reg_ax88796.h::ISR_RXE" ref="a3a86b77660e09bbc5e4fdafd294174a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_RXE&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive error. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00094">94</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf54c3d0038e83b12ced1fa6935b916"></a><!-- doxytag: member="reg_ax88796.h::ISR_TXE" ref="a4bf54c3d0038e83b12ced1fa6935b916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_TXE&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit error. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00095">95</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c7b5bb78ee801797f3775ff9882e9e4"></a><!-- doxytag: member="reg_ax88796.h::ISR_OVW" ref="a5c7b5bb78ee801797f3775ff9882e9e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_OVW&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overwrite warning. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00096">96</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7cdde0e7d6b07e957f6d394fa4ceb30"></a><!-- doxytag: member="reg_ax88796.h::ISR_CNT" ref="ad7cdde0e7d6b07e957f6d394fa4ceb30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_CNT&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="class_counter.html">Counter</a> overflow. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00097">97</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b3ffc314d25e10077ab3f5e3c3930e0"></a><!-- doxytag: member="reg_ax88796.h::ISR_RDC" ref="a6b3ffc314d25e10077ab3f5e3c3930e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_RDC&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote DMA complete. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00098">98</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab5d87d718fb74856f15f86e3da914d5f"></a><!-- doxytag: member="reg_ax88796.h::ISR_RST" ref="ab5d87d718fb74856f15f86e3da914d5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_RST&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reset status. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00099">99</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a814d9f4c2348cccab3c7b69ef987c042"></a><!-- doxytag: member="reg_ax88796.h::IMR_PRXE" ref="a814d9f4c2348cccab3c7b69ef987c042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_PRXE&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet received interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00104">104</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae43f7b8d23072653fbd8a9655e66d50d"></a><!-- doxytag: member="reg_ax88796.h::IMR_PTXE" ref="ae43f7b8d23072653fbd8a9655e66d50d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_PTXE&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet transmitted interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00105">105</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bdb743479e392ad3775b938582084be"></a><!-- doxytag: member="reg_ax88796.h::IMR_RXEE" ref="a4bdb743479e392ad3775b938582084be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_RXEE&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive error interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00106">106</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61b106af1a0f54324b2f69bb0e2456a9"></a><!-- doxytag: member="reg_ax88796.h::IMR_TXEE" ref="a61b106af1a0f54324b2f69bb0e2456a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_TXEE&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit error interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00107">107</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd32876cc416a5b9b2c0c4db38b9359b"></a><!-- doxytag: member="reg_ax88796.h::IMR_OVWE" ref="abd32876cc416a5b9b2c0c4db38b9359b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_OVWE&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overwrite warning interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00108">108</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac47a1fddd4f360b20fc17ae47f06d311"></a><!-- doxytag: member="reg_ax88796.h::IMR_CNTE" ref="ac47a1fddd4f360b20fc17ae47f06d311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_CNTE&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="class_counter.html">Counter</a> overflow interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00109">109</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e6ddd6c84323520c257bd53de338497"></a><!-- doxytag: member="reg_ax88796.h::IMR_RCDE" ref="a1e6ddd6c84323520c257bd53de338497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMR_RCDE&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote DMA complete interrupt enable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00110">110</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab67be55f0d15a9d43e2dd88967d7ad0d"></a><!-- doxytag: member="reg_ax88796.h::DCR_WTS" ref="ab67be55f0d15a9d43e2dd88967d7ad0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCR_WTS&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Word transfer select. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00116">116</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17999d284d4d603745d0165b547ec219"></a><!-- doxytag: member="reg_ax88796.h::DCR_RDCR" ref="a17999d284d4d603745d0165b547ec219" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCR_RDCR&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remote DMA always completed. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00117">117</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f3ee7f0b573f82940c396e2ae2886e2"></a><!-- doxytag: member="reg_ax88796.h::TCR_CRC" ref="a9f3ee7f0b573f82940c396e2ae2886e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_CRC&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inhibit CRC. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00122">122</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5e6dec5cf4446395635e1f5f71044565"></a><!-- doxytag: member="reg_ax88796.h::TCR_LB0" ref="a5e6dec5cf4446395635e1f5f71044565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_LB0&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Encoded loopback control bit 0. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00123">123</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa147c430dd2aadf3e7d47d71257c37c5"></a><!-- doxytag: member="reg_ax88796.h::TCR_LB1" ref="aa147c430dd2aadf3e7d47d71257c37c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_LB1&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Encoded loopback control bit 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00124">124</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfde835219e81f5cf66dc1753a12ef0f"></a><!-- doxytag: member="reg_ax88796.h::TCR_RLO" ref="adfde835219e81f5cf66dc1753a12ef0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_RLO&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Full Duplex. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00125">125</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42b3f9040cdd43efeedbc0ee80480794"></a><!-- doxytag: member="reg_ax88796.h::TCR_PD" ref="a42b3f9040cdd43efeedbc0ee80480794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_PD&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pad Disable. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00126">126</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a639f489d1d6ac5310f776343225df3b7"></a><!-- doxytag: member="reg_ax88796.h::TCR_FDU" ref="a639f489d1d6ac5310f776343225df3b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FDU&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Retry of late collision. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00127">127</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5738c5233cffafbf7e19b8cf9d4257d7"></a><!-- doxytag: member="reg_ax88796.h::TSR_PTX" ref="a5738c5233cffafbf7e19b8cf9d4257d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSR_PTX&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet transmitted. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00132">132</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7b88f77307af8e5b2e85303035936ff"></a><!-- doxytag: member="reg_ax88796.h::TSR_COL" ref="ab7b88f77307af8e5b2e85303035936ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSR_COL&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit collided. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00133">133</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26139cb6e3da1021d092b901441547b5"></a><!-- doxytag: member="reg_ax88796.h::TSR_ABT" ref="a26139cb6e3da1021d092b901441547b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSR_ABT&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit aborted. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00134">134</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6805c8dd20fe95408b4f2b437801065"></a><!-- doxytag: member="reg_ax88796.h::TSR_OWC" ref="af6805c8dd20fe95408b4f2b437801065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSR_OWC&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Out of window collision. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00135">135</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a9960d786e9e3e69f066ababfc824fe"></a><!-- doxytag: member="reg_ax88796.h::RCR_SEP" ref="a1a9960d786e9e3e69f066ababfc824fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_SEP&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Save errored packets. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00140">140</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2594ea66e719ccfe7a4caf6da60cef89"></a><!-- doxytag: member="reg_ax88796.h::RCR_AR" ref="a2594ea66e719ccfe7a4caf6da60cef89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_AR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Accept runt packets. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00141">141</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06f7856b5a04429f6ed9f18a8fb7ed5b"></a><!-- doxytag: member="reg_ax88796.h::RCR_AB" ref="a06f7856b5a04429f6ed9f18a8fb7ed5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_AB&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Accept broadcast. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00142">142</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54435f550d0afe4454b7555f870d92c5"></a><!-- doxytag: member="reg_ax88796.h::RCR_AM" ref="a54435f550d0afe4454b7555f870d92c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_AM&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Accept multicast. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00143">143</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcc1f250c2985541e47c921490ae3ab1"></a><!-- doxytag: member="reg_ax88796.h::RCR_PRO" ref="afcc1f250c2985541e47c921490ae3ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_PRO&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Promiscuous physical. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00144">144</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4715890b4e048bf006594672c07dc25"></a><!-- doxytag: member="reg_ax88796.h::RCR_MON" ref="af4715890b4e048bf006594672c07dc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_MON&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Monitor mode. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00145">145</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc086c09e3a76f9c24c090727e4696ac"></a><!-- doxytag: member="reg_ax88796.h::RCR_INTT" ref="acc086c09e3a76f9c24c090727e4696ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_INTT&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Trigger Mode. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00146">146</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1d77583edd2eba6e96cc7633558e461"></a><!-- doxytag: member="reg_ax88796.h::RSR_PRX" ref="ac1d77583edd2eba6e96cc7633558e461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_PRX&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packet received intact. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00151">151</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab20af99e12dc0036ab514e0d2c53f6b7"></a><!-- doxytag: member="reg_ax88796.h::RSR_CR" ref="ab20af99e12dc0036ab514e0d2c53f6b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_CR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CRC error. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00152">152</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96b547e4cf26a84aa08d049522fe4c1a"></a><!-- doxytag: member="reg_ax88796.h::RSR_FAE" ref="a96b547e4cf26a84aa08d049522fe4c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_FAE&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Frame alignment error. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00153">153</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e9285670345a7583ca516cc8f7aafb8"></a><!-- doxytag: member="reg_ax88796.h::RSR_FO" ref="a3e9285670345a7583ca516cc8f7aafb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_FO&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>FIFO overrun. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00154">154</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5e04243e4b37ca22b977345df9282c0c"></a><!-- doxytag: member="reg_ax88796.h::RSR_MPA" ref="a5e04243e4b37ca22b977345df9282c0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_MPA&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Missed packet. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00155">155</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d3219b43a1a17c59f2f4d933671619f"></a><!-- doxytag: member="reg_ax88796.h::RSR_PHY" ref="a9d3219b43a1a17c59f2f4d933671619f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_PHY&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical/multicast address. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00156">156</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71e52f4ab3a8ed28da9fde0a45d3b84c"></a><!-- doxytag: member="reg_ax88796.h::RSR_DIS" ref="a71e52f4ab3a8ed28da9fde0a45d3b84c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSR_DIS&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver disabled. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00157">157</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a463c8b28269c02621f175b4667ae920a"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_MDC" ref="a463c8b28269c02621f175b4667ae920a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_MDC&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MII clock. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00162">162</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab61ca29eed9578e47b3f8513c1bdadb3"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_MDIR" ref="ab61ca29eed9578e47b3f8513c1bdadb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_MDIR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MII MDIO directions. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00163">163</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc244eb4f54a995ccb7d176e27f70d43"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_MDI" ref="afc244eb4f54a995ccb7d176e27f70d43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_MDI&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MII data In. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00164">164</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="afae55cfaedd12c347de8f4b8846c7348"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_MDO" ref="afae55cfaedd12c347de8f4b8846c7348" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_MDO&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MII data Out. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00165">165</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ec890b66ec2b4f395f369d9575af6d6"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_EECS" ref="a2ec890b66ec2b4f395f369d9575af6d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_EECS&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EEPROM Chip select. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00166">166</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e6248e1cb3ea8ba6c36e8144097f97b"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_EEI" ref="a4e6248e1cb3ea8ba6c36e8144097f97b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_EEI&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EEPROM data in. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00167">167</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca40f280dfaf34dac0fac8c4adb4f9b2"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_EEO" ref="aca40f280dfaf34dac0fac8c4adb4f9b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_EEO&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EEPROM data out. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00168">168</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8af7b52bc714807874b0e7298327514f"></a><!-- doxytag: member="reg_ax88796.h::MII_EEP_EECLK" ref="a8af7b52bc714807874b0e7298327514f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MII_EEP_EECLK&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EEPROM clock. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00169">169</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a3684798c4066e361b63da7159206bd"></a><!-- doxytag: member="reg_ax88796.h::TR_RST_B" ref="a4a3684798c4066e361b63da7159206bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TR_RST_B&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reset busy. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00174">174</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21285add0c00f6074f480efe095a2dd4"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR0" ref="a21285add0c00f6074f480efe095a2dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR0&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00181">181</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c642888f2eec13c1ec14e34d924d6f2"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR1" ref="a3c642888f2eec13c1ec14e34d924d6f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Status. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00182">182</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b86afa5c58d075f73b0856fa6546894"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR2" ref="a6b86afa5c58d075f73b0856fa6546894" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR2&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PHY Identifier 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00183">183</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a33bb5114e54e4c2c1bfa19dca24fba68"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR3" ref="a33bb5114e54e4c2c1bfa19dca24fba68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR3&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PHY Identifier 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00184">184</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad91a2c8d8b5ba41486009904b425f76e"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR4" ref="ad91a2c8d8b5ba41486009904b425f76e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR4&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Autonegotiation Advertisement. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00185">185</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7229f9fcae7241de0a6924cc386dd68d"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR5" ref="a7229f9fcae7241de0a6924cc386dd68d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR5&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Autonegotiation Link Partner Ability. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00186">186</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f8b0a9897dd2c5e0d2da0ab9114c519"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR6" ref="a6f8b0a9897dd2c5e0d2da0ab9114c519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR6&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Autonegotiation Expansion. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00187">187</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="abeefddaf1f1e2c7988fa909cd954fb09"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR7" ref="abeefddaf1f1e2c7988fa909cd954fb09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR7&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Next Page Transmit. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00188">188</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a396bc085ee4b28629fb4a2497be5070f"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR16" ref="a396bc085ee4b28629fb4a2497be5070f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR16&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PCS Control Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00189">189</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7581ad76a5eec713d2710bc888c4f0e9"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR17" ref="a7581ad76a5eec713d2710bc888c4f0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR17&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Autonegotiation (read register A) </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00190">190</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d64ce42deef25d2b3e5dec88a26e617"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR18" ref="a3d64ce42deef25d2b3e5dec88a26e617" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR18&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Autonegotiation (read register B) </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00191">191</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20312b97b7d1d91969d829f853f81ae5"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR19" ref="a20312b97b7d1d91969d829f853f81ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR19&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00192">192</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cf9edaba6d0bc364dc084a977063401"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR20" ref="a3cf9edaba6d0bc364dc084a977063401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR20&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>User-defined Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00193">193</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a41dcf09e2d9ce47674dd64c187fcdad3"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR21" ref="a41dcf09e2d9ce47674dd64c187fcdad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR21&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RXER <a class="el" href="class_counter.html">Counter</a>. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00194">194</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5114a1d3b969508a57ba8c4f7a62a43e"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR22" ref="a5114a1d3b969508a57ba8c4f7a62a43e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR22&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test Registers. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00195">195</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7399e5f412d3cd1b4341f70b2f8d8e2"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR23" ref="af7399e5f412d3cd1b4341f70b2f8d8e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR23&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test Registers. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00196">196</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f2a3ec71e84aef6205d610624b8ef77"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR24" ref="a2f2a3ec71e84aef6205d610624b8ef77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR24&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test Registers. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00197">197</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a618501992baa5d4bcdc580f78df25da0"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR25" ref="a618501992baa5d4bcdc580f78df25da0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR25&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test (tuner) Registers. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00198">198</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85beaaa2d2b53ea35d37d9e4cf89ef04"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR26" ref="a85beaaa2d2b53ea35d37d9e4cf89ef04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR26&#160;&#160;&#160;0x1a</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test (tuner) Registers. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00199">199</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f743062f0acab793d03a2d123177eb9"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR27" ref="a1f743062f0acab793d03a2d123177eb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR27&#160;&#160;&#160;0x1b</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Test (tuner) Registers. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00200">200</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7cdd0102948fd08102d06c9fef82e2a"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR28" ref="aa7cdd0102948fd08102d06c9fef82e2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR28&#160;&#160;&#160;0x1c</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Device Specific 1. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00201">201</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5ebe278935445c27f9406779069af8a"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR29" ref="ae5ebe278935445c27f9406779069af8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR29&#160;&#160;&#160;0x1d</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Device Specific 2. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00202">202</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a060d884cab9606e395a2b9e21ace653c"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR30" ref="a060d884cab9606e395a2b9e21ace653c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR30&#160;&#160;&#160;0x1e</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Device Specific 3. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00203">203</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77d36d212bc33073d375e8ea434cf70c"></a><!-- doxytag: member="reg_ax88796.h::PHY_MR31" ref="a77d36d212bc33073d375e8ea434cf70c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_MR31&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Quick Status Register. </p>

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00204">204</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="acaa1b728fb4fad4e1c39357e62a0cb16"></a><!-- doxytag: member="reg_ax88796.h::MR0_SW_RESET" ref="acaa1b728fb4fad4e1c39357e62a0cb16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_SW_RESET&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00209">209</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af97f9743370e31fc4ecfc7cf75e5b2f6"></a><!-- doxytag: member="reg_ax88796.h::MR0_LOOPBACK" ref="af97f9743370e31fc4ecfc7cf75e5b2f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_LOOPBACK&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00210">210</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c631c0ce2f98cc410b4b1fc7213bc3f"></a><!-- doxytag: member="reg_ax88796.h::MR0_SPEED100" ref="a9c631c0ce2f98cc410b4b1fc7213bc3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_SPEED100&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00211">211</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad114aa7cef460a6b3cb486fac3ab1555"></a><!-- doxytag: member="reg_ax88796.h::MR0_NWAY_ENA" ref="ad114aa7cef460a6b3cb486fac3ab1555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_NWAY_ENA&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00212">212</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="accde5084457736e967c6b02b2e0e5c2b"></a><!-- doxytag: member="reg_ax88796.h::MR0_PWRDN" ref="accde5084457736e967c6b02b2e0e5c2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_PWRDN&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00213">213</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48f890ba451e3a6a88d78f73ace7773b"></a><!-- doxytag: member="reg_ax88796.h::MR0_ISOLATE" ref="a48f890ba451e3a6a88d78f73ace7773b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_ISOLATE&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00214">214</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4133d47fe10e4521eded5ac0016f6982"></a><!-- doxytag: member="reg_ax88796.h::MR0_REDONWAY" ref="a4133d47fe10e4521eded5ac0016f6982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_REDONWAY&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00215">215</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15105ce90088b4792945c9ef25973efd"></a><!-- doxytag: member="reg_ax88796.h::MR0_FULL_DUP" ref="a15105ce90088b4792945c9ef25973efd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_FULL_DUP&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00216">216</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9319f65e4c6d63bf9f2d2a2a8fe0caed"></a><!-- doxytag: member="reg_ax88796.h::MR0_COLTST" ref="a9319f65e4c6d63bf9f2d2a2a8fe0caed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR0_COLTST&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00217">217</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4bb2feffe5e69e1e76aa9c51a841d50"></a><!-- doxytag: member="reg_ax88796.h::MR1_T4ABLE" ref="ab4bb2feffe5e69e1e76aa9c51a841d50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_T4ABLE&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00222">222</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b513e7adf845e8d6747425b6d5a367e"></a><!-- doxytag: member="reg_ax88796.h::MR1_TXFULDUP" ref="a7b513e7adf845e8d6747425b6d5a367e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_TXFULDUP&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00223">223</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6cbae6d6df500b8e8dda9401d401c56"></a><!-- doxytag: member="reg_ax88796.h::MR1_TXHAFDUP" ref="ae6cbae6d6df500b8e8dda9401d401c56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_TXHAFDUP&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00224">224</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17bc795ad22334a2f4a322f1be6631f1"></a><!-- doxytag: member="reg_ax88796.h::MR1_ENFULDUP" ref="a17bc795ad22334a2f4a322f1be6631f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_ENFULDUP&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00225">225</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac84a7414b878a0c3e53d0894b5a0188b"></a><!-- doxytag: member="reg_ax88796.h::MR1_ENHAFDUP" ref="ac84a7414b878a0c3e53d0894b5a0188b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_ENHAFDUP&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00226">226</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a987af47a72cf75b0ae612fc91687881b"></a><!-- doxytag: member="reg_ax88796.h::MR1_NO_PA_OK" ref="a987af47a72cf75b0ae612fc91687881b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_NO_PA_OK&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00227">227</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad31de25508e332ee330154359ccb6825"></a><!-- doxytag: member="reg_ax88796.h::MR1_NWAYDONE" ref="ad31de25508e332ee330154359ccb6825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_NWAYDONE&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00228">228</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f14ef9802f1eabb13d6ff135b2ad1da"></a><!-- doxytag: member="reg_ax88796.h::MR1_REM_FLT" ref="a5f14ef9802f1eabb13d6ff135b2ad1da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_REM_FLT&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00229">229</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a602ea05e6696e79932c0d6038e8ce8"></a><!-- doxytag: member="reg_ax88796.h::MR1_NWAYABLE" ref="a6a602ea05e6696e79932c0d6038e8ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_NWAYABLE&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00230">230</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d575afa79414ef3733fec0d267896a6"></a><!-- doxytag: member="reg_ax88796.h::MR1_LSTAT_OK" ref="a8d575afa79414ef3733fec0d267896a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_LSTAT_OK&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00231">231</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa8a88652362b00593f826122a0372b9b"></a><!-- doxytag: member="reg_ax88796.h::MR1_JABBER" ref="aa8a88652362b00593f826122a0372b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_JABBER&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00232">232</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab22abcb7128cef3aeb01915d426894e9"></a><!-- doxytag: member="reg_ax88796.h::MR1_EXT_ABLE" ref="ab22abcb7128cef3aeb01915d426894e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR1_EXT_ABLE&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00233">233</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a334b26db17add329a5ec97e9b0e420ef"></a><!-- doxytag: member="reg_ax88796.h::MR31_LSTAT_OK" ref="a334b26db17add329a5ec97e9b0e420ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR31_LSTAT_OK&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00239">239</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="a083e4416606108faca49f35511a030ae"></a><!-- doxytag: member="reg_ax88796.h::MR31_SPEED100" ref="a083e4416606108faca49f35511a030ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR31_SPEED100&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00240">240</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
<a class="anchor" id="af098c68b47ab053603a42f0b1e75c906"></a><!-- doxytag: member="reg_ax88796.h::MR31_FULL_DUP" ref="af098c68b47ab053603a42f0b1e75c906" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MR31_FULL_DUP&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="reg__ax88796_8h_source.html#l00241">241</a> of file <a class="el" href="reg__ax88796_8h_source.html">reg_ax88796.h</a>.</p>

</div>
</div>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="reg__ax88796_8h.html">reg_ax88796.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
