#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu May 12 10:23:09 2016
# Process ID: 7540
# Log file: C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/vivado.log
# Journal file: C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Tambara/Desktop/zynq_scrubbing/sem/sem_0_example' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 738.363 ; gain = 165.934
set_property -dict [list CONFIG.ENABLE_CLASSIFICATION {true} CONFIG.RETRIEVAL_SHIM {spi_flash_x1}] [get_ips sem_0]
generate_target all [get_files  C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.srcs/sources_1/ip/sem_0/sem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sem_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'sem_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sem_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'sem_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sem_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.srcs/sources_1/ip/sem_0/sem_0.xci]
launch_run -jobs 2 sem_0_synth_1
[Thu May 12 10:25:09 2016] Launched sem_0_synth_1...
Run output will be captured here: C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.runs/sem_0_synth_1/runme.log
open_example_project -force -dir C:/Users/Tambara/Desktop/zynq_scrubbing/sem_ipxcvxcvxc [get_ips  sem_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'sem_0'...
open_example_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 891.254 ; gain = 0.000
open_example_project -force -dir C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v2 [get_ips  sem_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'sem_0'...
open_example_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 894.102 ; gain = 0.000
open_bd_design {C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.srcs/sources_1/bd/ps_0/ps_0.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_102M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ps_0> from BD file <C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.srcs/sources_1/bd/ps_0/ps_0.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 959.750 ; gain = 65.648
open_example_project -force -dir C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v2sdfsdfsdf [get_ips  sem_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'sem_0'...
open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.488 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.1
  **** Build date : Apr 27 2015-19:25:29
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248585259
set_property PROGRAM.FILE {C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.runs/impl_1/ps_0_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {C:/Users/Tambara/Desktop/zynq_scrubbing/sem_v1/sem_0_example/sem_0_example.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
