/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:3.1-22.10" *)
(* top =  1  *)
module uut_forgen01(a, y);
  (* src = "dut.sv:3.21-3.22" *)
  input [4:0] a;
  wire [4:0] a;
  (* src = "dut.sv:3.24-3.25" *)
  output y;
  wire y;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:9.12-9.15" *)
  wire [31:0] lut;
  \$_MUX_  _08_ (
    .A(a[1]),
    .B(a[0]),
    .S(a[2]),
    .Y(_06_)
  );
  \$_AND_  _09_ (
    .A(a[0]),
    .B(a[1]),
    .Y(_07_)
  );
  \$_ANDNOT_  _10_ (
    .A(a[0]),
    .B(a[1]),
    .Y(_00_)
  );
  \$_MUX_  _11_ (
    .A(_07_),
    .B(_00_),
    .S(a[2]),
    .Y(_01_)
  );
  \$_MUX_  _12_ (
    .A(_06_),
    .B(_01_),
    .S(a[3]),
    .Y(_02_)
  );
  \$_AND_  _13_ (
    .A(a[2]),
    .B(a[0]),
    .Y(_03_)
  );
  \$_MUX_  _14_ (
    .A(a[0]),
    .B(_07_),
    .S(a[2]),
    .Y(_04_)
  );
  \$_MUX_  _15_ (
    .A(_04_),
    .B(_03_),
    .S(a[3]),
    .Y(_05_)
  );
  \$_MUX_  _16_ (
    .A(_02_),
    .B(_05_),
    .S(a[4]),
    .Y(y)
  );
  assign lut = 32'd2693408940;
endmodule
