
typhoon_speed_cadence_blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023b0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080024bc  080024bc  000034bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002548  08002548  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002548  08002548  00003548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002550  08002550  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002550  08002550  00003550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002554  08002554  00003554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002558  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000005c  080025b4  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  080025b4  00004264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008fdb  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015da  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  0000e640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006e8  00000000  00000000  0000ef10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017059  00000000  00000000  0000f5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b75c  00000000  00000000  00026651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008465a  00000000  00000000  00031dad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6407  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002954  00000000  00000000  000b644c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a7  00000000  00000000  000b8da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080024a4 	.word	0x080024a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080024a4 	.word	0x080024a4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b0a0      	sub	sp, #128	@ 0x80
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fa57 	bl	8000614 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f827 	bl	80001b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f8b9 	bl	80002e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800016e:	f000 f85f 	bl	8000230 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000172:	f000 f88b 	bl	800028c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  char buf[128];
  sprintf(buf,"=== Typhoon Speed and Cadence Board ===\r\n");
 8000176:	463b      	mov	r3, r7
 8000178:	490c      	ldr	r1, [pc, #48]	@ (80001ac <main+0x50>)
 800017a:	4618      	mov	r0, r3
 800017c:	f001 fce2 	bl	8001b44 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8000180:	463b      	mov	r3, r7
 8000182:	4618      	mov	r0, r3
 8000184:	f7ff ffe2 	bl	800014c <strlen>
 8000188:	4603      	mov	r3, r0
 800018a:	b29a      	uxth	r2, r3
 800018c:	4639      	mov	r1, r7
 800018e:	2364      	movs	r3, #100	@ 0x64
 8000190:	4807      	ldr	r0, [pc, #28]	@ (80001b0 <main+0x54>)
 8000192:	f001 fb03 	bl	800179c <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8000196:	2110      	movs	r1, #16
 8000198:	4806      	ldr	r0, [pc, #24]	@ (80001b4 <main+0x58>)
 800019a:	f000 fd41 	bl	8000c20 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800019e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80001a2:	f000 fa99 	bl	80006d8 <HAL_Delay>
	  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 80001a6:	bf00      	nop
 80001a8:	e7f5      	b.n	8000196 <main+0x3a>
 80001aa:	bf00      	nop
 80001ac:	080024bc 	.word	0x080024bc
 80001b0:	200000cc 	.word	0x200000cc
 80001b4:	40010800 	.word	0x40010800

080001b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b090      	sub	sp, #64	@ 0x40
 80001bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001be:	f107 0318 	add.w	r3, r7, #24
 80001c2:	2228      	movs	r2, #40	@ 0x28
 80001c4:	2100      	movs	r1, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f001 fcdc 	bl	8001b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001cc:	1d3b      	adds	r3, r7, #4
 80001ce:	2200      	movs	r2, #0
 80001d0:	601a      	str	r2, [r3, #0]
 80001d2:	605a      	str	r2, [r3, #4]
 80001d4:	609a      	str	r2, [r3, #8]
 80001d6:	60da      	str	r2, [r3, #12]
 80001d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001da:	2302      	movs	r3, #2
 80001dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001de:	2301      	movs	r3, #1
 80001e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001e2:	2310      	movs	r3, #16
 80001e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001e6:	2300      	movs	r3, #0
 80001e8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ea:	f107 0318 	add.w	r3, r7, #24
 80001ee:	4618      	mov	r0, r3
 80001f0:	f000 fe74 	bl	8000edc <HAL_RCC_OscConfig>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d001      	beq.n	80001fe <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001fa:	f000 f8bb 	bl	8000374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001fe:	230f      	movs	r3, #15
 8000200:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000202:	2300      	movs	r3, #0
 8000204:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000206:	2300      	movs	r3, #0
 8000208:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800020a:	2300      	movs	r3, #0
 800020c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f001 f8e2 	bl	80013e0 <HAL_RCC_ClockConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000222:	f000 f8a7 	bl	8000374 <Error_Handler>
  }
}
 8000226:	bf00      	nop
 8000228:	3740      	adds	r7, #64	@ 0x40
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
	...

08000230 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000234:	4b12      	ldr	r3, [pc, #72]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000236:	4a13      	ldr	r2, [pc, #76]	@ (8000284 <MX_I2C1_Init+0x54>)
 8000238:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800023a:	4b11      	ldr	r3, [pc, #68]	@ (8000280 <MX_I2C1_Init+0x50>)
 800023c:	4a12      	ldr	r2, [pc, #72]	@ (8000288 <MX_I2C1_Init+0x58>)
 800023e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000240:	4b0f      	ldr	r3, [pc, #60]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000242:	2200      	movs	r2, #0
 8000244:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000246:	4b0e      	ldr	r3, [pc, #56]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800024c:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <MX_I2C1_Init+0x50>)
 800024e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000252:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000254:	4b0a      	ldr	r3, [pc, #40]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000256:	2200      	movs	r2, #0
 8000258:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800025a:	4b09      	ldr	r3, [pc, #36]	@ (8000280 <MX_I2C1_Init+0x50>)
 800025c:	2200      	movs	r2, #0
 800025e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000260:	4b07      	ldr	r3, [pc, #28]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000262:	2200      	movs	r2, #0
 8000264:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000266:	4b06      	ldr	r3, [pc, #24]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000268:	2200      	movs	r2, #0
 800026a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <MX_I2C1_Init+0x50>)
 800026e:	f000 fcf1 	bl	8000c54 <HAL_I2C_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000278:	f000 f87c 	bl	8000374 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	20000078 	.word	0x20000078
 8000284:	40005400 	.word	0x40005400
 8000288:	000186a0 	.word	0x000186a0

0800028c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000290:	4b11      	ldr	r3, [pc, #68]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 8000292:	4a12      	ldr	r2, [pc, #72]	@ (80002dc <MX_USART1_UART_Init+0x50>)
 8000294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000296:	4b10      	ldr	r3, [pc, #64]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 8000298:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800029c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800029e:	4b0e      	ldr	r3, [pc, #56]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002aa:	4b0b      	ldr	r3, [pc, #44]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002b0:	4b09      	ldr	r3, [pc, #36]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002b2:	220c      	movs	r2, #12
 80002b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002b6:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002bc:	4b06      	ldr	r3, [pc, #24]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002be:	2200      	movs	r2, #0
 80002c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002c2:	4805      	ldr	r0, [pc, #20]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002c4:	f001 fa1a 	bl	80016fc <HAL_UART_Init>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002ce:	f000 f851 	bl	8000374 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	200000cc 	.word	0x200000cc
 80002dc:	40013800 	.word	0x40013800

080002e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b086      	sub	sp, #24
 80002e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e6:	f107 0308 	add.w	r3, r7, #8
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f4:	4b1d      	ldr	r3, [pc, #116]	@ (800036c <MX_GPIO_Init+0x8c>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a1c      	ldr	r2, [pc, #112]	@ (800036c <MX_GPIO_Init+0x8c>)
 80002fa:	f043 0304 	orr.w	r3, r3, #4
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b1a      	ldr	r3, [pc, #104]	@ (800036c <MX_GPIO_Init+0x8c>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0304 	and.w	r3, r3, #4
 8000308:	607b      	str	r3, [r7, #4]
 800030a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800030c:	4b17      	ldr	r3, [pc, #92]	@ (800036c <MX_GPIO_Init+0x8c>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a16      	ldr	r2, [pc, #88]	@ (800036c <MX_GPIO_Init+0x8c>)
 8000312:	f043 0308 	orr.w	r3, r3, #8
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b14      	ldr	r3, [pc, #80]	@ (800036c <MX_GPIO_Init+0x8c>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0308 	and.w	r3, r3, #8
 8000320:	603b      	str	r3, [r7, #0]
 8000322:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000324:	2200      	movs	r2, #0
 8000326:	2110      	movs	r1, #16
 8000328:	4811      	ldr	r0, [pc, #68]	@ (8000370 <MX_GPIO_Init+0x90>)
 800032a:	f000 fc61 	bl	8000bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 800032e:	2310      	movs	r3, #16
 8000330:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000332:	2301      	movs	r3, #1
 8000334:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000336:	2300      	movs	r3, #0
 8000338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033a:	2302      	movs	r3, #2
 800033c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 800033e:	f107 0308 	add.w	r3, r7, #8
 8000342:	4619      	mov	r1, r3
 8000344:	480a      	ldr	r0, [pc, #40]	@ (8000370 <MX_GPIO_Init+0x90>)
 8000346:	f000 facf 	bl	80008e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_EFFECT_OUT_Pin */
  GPIO_InitStruct.Pin = HALL_EFFECT_OUT_Pin;
 800034a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800034e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000350:	2300      	movs	r3, #0
 8000352:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	2300      	movs	r3, #0
 8000356:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(HALL_EFFECT_OUT_GPIO_Port, &GPIO_InitStruct);
 8000358:	f107 0308 	add.w	r3, r7, #8
 800035c:	4619      	mov	r1, r3
 800035e:	4804      	ldr	r0, [pc, #16]	@ (8000370 <MX_GPIO_Init+0x90>)
 8000360:	f000 fac2 	bl	80008e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000364:	bf00      	nop
 8000366:	3718      	adds	r7, #24
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	40021000 	.word	0x40021000
 8000370:	40010800 	.word	0x40010800

08000374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000378:	b672      	cpsid	i
}
 800037a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <Error_Handler+0x8>

08000380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000380:	b480      	push	{r7}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000386:	4b15      	ldr	r3, [pc, #84]	@ (80003dc <HAL_MspInit+0x5c>)
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	4a14      	ldr	r2, [pc, #80]	@ (80003dc <HAL_MspInit+0x5c>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	6193      	str	r3, [r2, #24]
 8000392:	4b12      	ldr	r3, [pc, #72]	@ (80003dc <HAL_MspInit+0x5c>)
 8000394:	699b      	ldr	r3, [r3, #24]
 8000396:	f003 0301 	and.w	r3, r3, #1
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039e:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <HAL_MspInit+0x5c>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	4a0e      	ldr	r2, [pc, #56]	@ (80003dc <HAL_MspInit+0x5c>)
 80003a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003a8:	61d3      	str	r3, [r2, #28]
 80003aa:	4b0c      	ldr	r3, [pc, #48]	@ (80003dc <HAL_MspInit+0x5c>)
 80003ac:	69db      	ldr	r3, [r3, #28]
 80003ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003b6:	4b0a      	ldr	r3, [pc, #40]	@ (80003e0 <HAL_MspInit+0x60>)
 80003b8:	685b      	ldr	r3, [r3, #4]
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	4a04      	ldr	r2, [pc, #16]	@ (80003e0 <HAL_MspInit+0x60>)
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d2:	bf00      	nop
 80003d4:	3714      	adds	r7, #20
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bc80      	pop	{r7}
 80003da:	4770      	bx	lr
 80003dc:	40021000 	.word	0x40021000
 80003e0:	40010000 	.word	0x40010000

080003e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b088      	sub	sp, #32
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ec:	f107 0310 	add.w	r3, r7, #16
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	4a15      	ldr	r2, [pc, #84]	@ (8000454 <HAL_I2C_MspInit+0x70>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d123      	bne.n	800044c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000404:	4b14      	ldr	r3, [pc, #80]	@ (8000458 <HAL_I2C_MspInit+0x74>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a13      	ldr	r2, [pc, #76]	@ (8000458 <HAL_I2C_MspInit+0x74>)
 800040a:	f043 0308 	orr.w	r3, r3, #8
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b11      	ldr	r3, [pc, #68]	@ (8000458 <HAL_I2C_MspInit+0x74>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0308 	and.w	r3, r3, #8
 8000418:	60fb      	str	r3, [r7, #12]
 800041a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800041c:	23c0      	movs	r3, #192	@ 0xc0
 800041e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000420:	2312      	movs	r3, #18
 8000422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000424:	2303      	movs	r3, #3
 8000426:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000428:	f107 0310 	add.w	r3, r7, #16
 800042c:	4619      	mov	r1, r3
 800042e:	480b      	ldr	r0, [pc, #44]	@ (800045c <HAL_I2C_MspInit+0x78>)
 8000430:	f000 fa5a 	bl	80008e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000434:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <HAL_I2C_MspInit+0x74>)
 8000436:	69db      	ldr	r3, [r3, #28]
 8000438:	4a07      	ldr	r2, [pc, #28]	@ (8000458 <HAL_I2C_MspInit+0x74>)
 800043a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800043e:	61d3      	str	r3, [r2, #28]
 8000440:	4b05      	ldr	r3, [pc, #20]	@ (8000458 <HAL_I2C_MspInit+0x74>)
 8000442:	69db      	ldr	r3, [r3, #28]
 8000444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000448:	60bb      	str	r3, [r7, #8]
 800044a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800044c:	bf00      	nop
 800044e:	3720      	adds	r7, #32
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40005400 	.word	0x40005400
 8000458:	40021000 	.word	0x40021000
 800045c:	40010c00 	.word	0x40010c00

08000460 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b088      	sub	sp, #32
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000468:	f107 0310 	add.w	r3, r7, #16
 800046c:	2200      	movs	r2, #0
 800046e:	601a      	str	r2, [r3, #0]
 8000470:	605a      	str	r2, [r3, #4]
 8000472:	609a      	str	r2, [r3, #8]
 8000474:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4a1c      	ldr	r2, [pc, #112]	@ (80004ec <HAL_UART_MspInit+0x8c>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d131      	bne.n	80004e4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000480:	4b1b      	ldr	r3, [pc, #108]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a1a      	ldr	r2, [pc, #104]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 8000486:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b18      	ldr	r3, [pc, #96]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000494:	60fb      	str	r3, [r7, #12]
 8000496:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000498:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	4a14      	ldr	r2, [pc, #80]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 800049e:	f043 0304 	orr.w	r3, r3, #4
 80004a2:	6193      	str	r3, [r2, #24]
 80004a4:	4b12      	ldr	r3, [pc, #72]	@ (80004f0 <HAL_UART_MspInit+0x90>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	f003 0304 	and.w	r3, r3, #4
 80004ac:	60bb      	str	r3, [r7, #8]
 80004ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80004b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004b6:	2302      	movs	r3, #2
 80004b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ba:	2303      	movs	r3, #3
 80004bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004be:	f107 0310 	add.w	r3, r7, #16
 80004c2:	4619      	mov	r1, r3
 80004c4:	480b      	ldr	r0, [pc, #44]	@ (80004f4 <HAL_UART_MspInit+0x94>)
 80004c6:	f000 fa0f 	bl	80008e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d4:	2300      	movs	r3, #0
 80004d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	4619      	mov	r1, r3
 80004de:	4805      	ldr	r0, [pc, #20]	@ (80004f4 <HAL_UART_MspInit+0x94>)
 80004e0:	f000 fa02 	bl	80008e8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80004e4:	bf00      	nop
 80004e6:	3720      	adds	r7, #32
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40013800 	.word	0x40013800
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40010800 	.word	0x40010800

080004f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <NMI_Handler+0x4>

08000500 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <HardFault_Handler+0x4>

08000508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800050c:	bf00      	nop
 800050e:	e7fd      	b.n	800050c <MemManage_Handler+0x4>

08000510 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <BusFault_Handler+0x4>

08000518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <UsageFault_Handler+0x4>

08000520 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr

0800052c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	bc80      	pop	{r7}
 8000542:	4770      	bx	lr

08000544 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000548:	f000 f8aa 	bl	80006a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800054c:	bf00      	nop
 800054e:	bd80      	pop	{r7, pc}

08000550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b086      	sub	sp, #24
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000558:	4a14      	ldr	r2, [pc, #80]	@ (80005ac <_sbrk+0x5c>)
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <_sbrk+0x60>)
 800055c:	1ad3      	subs	r3, r2, r3
 800055e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000564:	4b13      	ldr	r3, [pc, #76]	@ (80005b4 <_sbrk+0x64>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d102      	bne.n	8000572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800056c:	4b11      	ldr	r3, [pc, #68]	@ (80005b4 <_sbrk+0x64>)
 800056e:	4a12      	ldr	r2, [pc, #72]	@ (80005b8 <_sbrk+0x68>)
 8000570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000572:	4b10      	ldr	r3, [pc, #64]	@ (80005b4 <_sbrk+0x64>)
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	4413      	add	r3, r2
 800057a:	693a      	ldr	r2, [r7, #16]
 800057c:	429a      	cmp	r2, r3
 800057e:	d207      	bcs.n	8000590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000580:	f001 fb08 	bl	8001b94 <__errno>
 8000584:	4603      	mov	r3, r0
 8000586:	220c      	movs	r2, #12
 8000588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800058a:	f04f 33ff 	mov.w	r3, #4294967295
 800058e:	e009      	b.n	80005a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000590:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <_sbrk+0x64>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000596:	4b07      	ldr	r3, [pc, #28]	@ (80005b4 <_sbrk+0x64>)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4413      	add	r3, r2
 800059e:	4a05      	ldr	r2, [pc, #20]	@ (80005b4 <_sbrk+0x64>)
 80005a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005a2:	68fb      	ldr	r3, [r7, #12]
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20005000 	.word	0x20005000
 80005b0:	00000400 	.word	0x00000400
 80005b4:	20000114 	.word	0x20000114
 80005b8:	20000268 	.word	0x20000268

080005bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr

080005c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005c8:	f7ff fff8 	bl	80005bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005cc:	480b      	ldr	r0, [pc, #44]	@ (80005fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005ce:	490c      	ldr	r1, [pc, #48]	@ (8000600 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000604 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d4:	e002      	b.n	80005dc <LoopCopyDataInit>

080005d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005da:	3304      	adds	r3, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e0:	d3f9      	bcc.n	80005d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e2:	4a09      	ldr	r2, [pc, #36]	@ (8000608 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005e4:	4c09      	ldr	r4, [pc, #36]	@ (800060c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e8:	e001      	b.n	80005ee <LoopFillZerobss>

080005ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ec:	3204      	adds	r2, #4

080005ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f0:	d3fb      	bcc.n	80005ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005f2:	f001 fad5 	bl	8001ba0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005f6:	f7ff fdb1 	bl	800015c <main>
  bx lr
 80005fa:	4770      	bx	lr
  ldr r0, =_sdata
 80005fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000600:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000604:	08002558 	.word	0x08002558
  ldr r2, =_sbss
 8000608:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800060c:	20000264 	.word	0x20000264

08000610 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000610:	e7fe      	b.n	8000610 <ADC1_2_IRQHandler>
	...

08000614 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000618:	4b08      	ldr	r3, [pc, #32]	@ (800063c <HAL_Init+0x28>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a07      	ldr	r2, [pc, #28]	@ (800063c <HAL_Init+0x28>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000624:	2003      	movs	r0, #3
 8000626:	f000 f92b 	bl	8000880 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800062a:	200f      	movs	r0, #15
 800062c:	f000 f808 	bl	8000640 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000630:	f7ff fea6 	bl	8000380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000634:	2300      	movs	r3, #0
}
 8000636:	4618      	mov	r0, r3
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40022000 	.word	0x40022000

08000640 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000648:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <HAL_InitTick+0x54>)
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <HAL_InitTick+0x58>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	4619      	mov	r1, r3
 8000652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000656:	fbb3 f3f1 	udiv	r3, r3, r1
 800065a:	fbb2 f3f3 	udiv	r3, r2, r3
 800065e:	4618      	mov	r0, r3
 8000660:	f000 f935 	bl	80008ce <HAL_SYSTICK_Config>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800066a:	2301      	movs	r3, #1
 800066c:	e00e      	b.n	800068c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b0f      	cmp	r3, #15
 8000672:	d80a      	bhi.n	800068a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000674:	2200      	movs	r2, #0
 8000676:	6879      	ldr	r1, [r7, #4]
 8000678:	f04f 30ff 	mov.w	r0, #4294967295
 800067c:	f000 f90b 	bl	8000896 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000680:	4a06      	ldr	r2, [pc, #24]	@ (800069c <HAL_InitTick+0x5c>)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000686:	2300      	movs	r3, #0
 8000688:	e000      	b.n	800068c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800068a:	2301      	movs	r3, #1
}
 800068c:	4618      	mov	r0, r3
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000000 	.word	0x20000000
 8000698:	20000008 	.word	0x20000008
 800069c:	20000004 	.word	0x20000004

080006a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006a4:	4b05      	ldr	r3, [pc, #20]	@ (80006bc <HAL_IncTick+0x1c>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <HAL_IncTick+0x20>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4413      	add	r3, r2
 80006b0:	4a03      	ldr	r2, [pc, #12]	@ (80006c0 <HAL_IncTick+0x20>)
 80006b2:	6013      	str	r3, [r2, #0]
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	20000008 	.word	0x20000008
 80006c0:	20000118 	.word	0x20000118

080006c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return uwTick;
 80006c8:	4b02      	ldr	r3, [pc, #8]	@ (80006d4 <HAL_GetTick+0x10>)
 80006ca:	681b      	ldr	r3, [r3, #0]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr
 80006d4:	20000118 	.word	0x20000118

080006d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006e0:	f7ff fff0 	bl	80006c4 <HAL_GetTick>
 80006e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006f0:	d005      	beq.n	80006fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006f2:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <HAL_Delay+0x44>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	461a      	mov	r2, r3
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	4413      	add	r3, r2
 80006fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006fe:	bf00      	nop
 8000700:	f7ff ffe0 	bl	80006c4 <HAL_GetTick>
 8000704:	4602      	mov	r2, r0
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	68fa      	ldr	r2, [r7, #12]
 800070c:	429a      	cmp	r2, r3
 800070e:	d8f7      	bhi.n	8000700 <HAL_Delay+0x28>
  {
  }
}
 8000710:	bf00      	nop
 8000712:	bf00      	nop
 8000714:	3710      	adds	r7, #16
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000008 	.word	0x20000008

08000720 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <__NVIC_SetPriorityGrouping+0x44>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000736:	68ba      	ldr	r2, [r7, #8]
 8000738:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800073c:	4013      	ands	r3, r2
 800073e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000748:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800074c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000750:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000752:	4a04      	ldr	r2, [pc, #16]	@ (8000764 <__NVIC_SetPriorityGrouping+0x44>)
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	60d3      	str	r3, [r2, #12]
}
 8000758:	bf00      	nop
 800075a:	3714      	adds	r7, #20
 800075c:	46bd      	mov	sp, r7
 800075e:	bc80      	pop	{r7}
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800076c:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <__NVIC_GetPriorityGrouping+0x18>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	0a1b      	lsrs	r3, r3, #8
 8000772:	f003 0307 	and.w	r3, r3, #7
}
 8000776:	4618      	mov	r0, r3
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	6039      	str	r1, [r7, #0]
 800078e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	2b00      	cmp	r3, #0
 8000796:	db0a      	blt.n	80007ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	b2da      	uxtb	r2, r3
 800079c:	490c      	ldr	r1, [pc, #48]	@ (80007d0 <__NVIC_SetPriority+0x4c>)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	440b      	add	r3, r1
 80007a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007ac:	e00a      	b.n	80007c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4908      	ldr	r1, [pc, #32]	@ (80007d4 <__NVIC_SetPriority+0x50>)
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	f003 030f 	and.w	r3, r3, #15
 80007ba:	3b04      	subs	r3, #4
 80007bc:	0112      	lsls	r2, r2, #4
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	440b      	add	r3, r1
 80007c2:	761a      	strb	r2, [r3, #24]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bc80      	pop	{r7}
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	e000e100 	.word	0xe000e100
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d8:	b480      	push	{r7}
 80007da:	b089      	sub	sp, #36	@ 0x24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	f003 0307 	and.w	r3, r3, #7
 80007ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ec:	69fb      	ldr	r3, [r7, #28]
 80007ee:	f1c3 0307 	rsb	r3, r3, #7
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	bf28      	it	cs
 80007f6:	2304      	movcs	r3, #4
 80007f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	3304      	adds	r3, #4
 80007fe:	2b06      	cmp	r3, #6
 8000800:	d902      	bls.n	8000808 <NVIC_EncodePriority+0x30>
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3b03      	subs	r3, #3
 8000806:	e000      	b.n	800080a <NVIC_EncodePriority+0x32>
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	f04f 32ff 	mov.w	r2, #4294967295
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	43da      	mvns	r2, r3
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	401a      	ands	r2, r3
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000820:	f04f 31ff 	mov.w	r1, #4294967295
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa01 f303 	lsl.w	r3, r1, r3
 800082a:	43d9      	mvns	r1, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	4313      	orrs	r3, r2
         );
}
 8000832:	4618      	mov	r0, r3
 8000834:	3724      	adds	r7, #36	@ 0x24
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3b01      	subs	r3, #1
 8000848:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800084c:	d301      	bcc.n	8000852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800084e:	2301      	movs	r3, #1
 8000850:	e00f      	b.n	8000872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000852:	4a0a      	ldr	r2, [pc, #40]	@ (800087c <SysTick_Config+0x40>)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3b01      	subs	r3, #1
 8000858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085a:	210f      	movs	r1, #15
 800085c:	f04f 30ff 	mov.w	r0, #4294967295
 8000860:	f7ff ff90 	bl	8000784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <SysTick_Config+0x40>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086a:	4b04      	ldr	r3, [pc, #16]	@ (800087c <SysTick_Config+0x40>)
 800086c:	2207      	movs	r2, #7
 800086e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000870:	2300      	movs	r3, #0
}
 8000872:	4618      	mov	r0, r3
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	e000e010 	.word	0xe000e010

08000880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f7ff ff49 	bl	8000720 <__NVIC_SetPriorityGrouping>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000896:	b580      	push	{r7, lr}
 8000898:	b086      	sub	sp, #24
 800089a:	af00      	add	r7, sp, #0
 800089c:	4603      	mov	r3, r0
 800089e:	60b9      	str	r1, [r7, #8]
 80008a0:	607a      	str	r2, [r7, #4]
 80008a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008a8:	f7ff ff5e 	bl	8000768 <__NVIC_GetPriorityGrouping>
 80008ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	68b9      	ldr	r1, [r7, #8]
 80008b2:	6978      	ldr	r0, [r7, #20]
 80008b4:	f7ff ff90 	bl	80007d8 <NVIC_EncodePriority>
 80008b8:	4602      	mov	r2, r0
 80008ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008be:	4611      	mov	r1, r2
 80008c0:	4618      	mov	r0, r3
 80008c2:	f7ff ff5f 	bl	8000784 <__NVIC_SetPriority>
}
 80008c6:	bf00      	nop
 80008c8:	3718      	adds	r7, #24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b082      	sub	sp, #8
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f7ff ffb0 	bl	800083c <SysTick_Config>
 80008dc:	4603      	mov	r3, r0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
	...

080008e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b08b      	sub	sp, #44	@ 0x2c
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008f6:	2300      	movs	r3, #0
 80008f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008fa:	e169      	b.n	8000bd0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008fc:	2201      	movs	r2, #1
 80008fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000900:	fa02 f303 	lsl.w	r3, r2, r3
 8000904:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	69fa      	ldr	r2, [r7, #28]
 800090c:	4013      	ands	r3, r2
 800090e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000910:	69ba      	ldr	r2, [r7, #24]
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	429a      	cmp	r2, r3
 8000916:	f040 8158 	bne.w	8000bca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	4a9a      	ldr	r2, [pc, #616]	@ (8000b88 <HAL_GPIO_Init+0x2a0>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d05e      	beq.n	80009e2 <HAL_GPIO_Init+0xfa>
 8000924:	4a98      	ldr	r2, [pc, #608]	@ (8000b88 <HAL_GPIO_Init+0x2a0>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d875      	bhi.n	8000a16 <HAL_GPIO_Init+0x12e>
 800092a:	4a98      	ldr	r2, [pc, #608]	@ (8000b8c <HAL_GPIO_Init+0x2a4>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d058      	beq.n	80009e2 <HAL_GPIO_Init+0xfa>
 8000930:	4a96      	ldr	r2, [pc, #600]	@ (8000b8c <HAL_GPIO_Init+0x2a4>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d86f      	bhi.n	8000a16 <HAL_GPIO_Init+0x12e>
 8000936:	4a96      	ldr	r2, [pc, #600]	@ (8000b90 <HAL_GPIO_Init+0x2a8>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d052      	beq.n	80009e2 <HAL_GPIO_Init+0xfa>
 800093c:	4a94      	ldr	r2, [pc, #592]	@ (8000b90 <HAL_GPIO_Init+0x2a8>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d869      	bhi.n	8000a16 <HAL_GPIO_Init+0x12e>
 8000942:	4a94      	ldr	r2, [pc, #592]	@ (8000b94 <HAL_GPIO_Init+0x2ac>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d04c      	beq.n	80009e2 <HAL_GPIO_Init+0xfa>
 8000948:	4a92      	ldr	r2, [pc, #584]	@ (8000b94 <HAL_GPIO_Init+0x2ac>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d863      	bhi.n	8000a16 <HAL_GPIO_Init+0x12e>
 800094e:	4a92      	ldr	r2, [pc, #584]	@ (8000b98 <HAL_GPIO_Init+0x2b0>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d046      	beq.n	80009e2 <HAL_GPIO_Init+0xfa>
 8000954:	4a90      	ldr	r2, [pc, #576]	@ (8000b98 <HAL_GPIO_Init+0x2b0>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d85d      	bhi.n	8000a16 <HAL_GPIO_Init+0x12e>
 800095a:	2b12      	cmp	r3, #18
 800095c:	d82a      	bhi.n	80009b4 <HAL_GPIO_Init+0xcc>
 800095e:	2b12      	cmp	r3, #18
 8000960:	d859      	bhi.n	8000a16 <HAL_GPIO_Init+0x12e>
 8000962:	a201      	add	r2, pc, #4	@ (adr r2, 8000968 <HAL_GPIO_Init+0x80>)
 8000964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000968:	080009e3 	.word	0x080009e3
 800096c:	080009bd 	.word	0x080009bd
 8000970:	080009cf 	.word	0x080009cf
 8000974:	08000a11 	.word	0x08000a11
 8000978:	08000a17 	.word	0x08000a17
 800097c:	08000a17 	.word	0x08000a17
 8000980:	08000a17 	.word	0x08000a17
 8000984:	08000a17 	.word	0x08000a17
 8000988:	08000a17 	.word	0x08000a17
 800098c:	08000a17 	.word	0x08000a17
 8000990:	08000a17 	.word	0x08000a17
 8000994:	08000a17 	.word	0x08000a17
 8000998:	08000a17 	.word	0x08000a17
 800099c:	08000a17 	.word	0x08000a17
 80009a0:	08000a17 	.word	0x08000a17
 80009a4:	08000a17 	.word	0x08000a17
 80009a8:	08000a17 	.word	0x08000a17
 80009ac:	080009c5 	.word	0x080009c5
 80009b0:	080009d9 	.word	0x080009d9
 80009b4:	4a79      	ldr	r2, [pc, #484]	@ (8000b9c <HAL_GPIO_Init+0x2b4>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d013      	beq.n	80009e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009ba:	e02c      	b.n	8000a16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	623b      	str	r3, [r7, #32]
          break;
 80009c2:	e029      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	3304      	adds	r3, #4
 80009ca:	623b      	str	r3, [r7, #32]
          break;
 80009cc:	e024      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	68db      	ldr	r3, [r3, #12]
 80009d2:	3308      	adds	r3, #8
 80009d4:	623b      	str	r3, [r7, #32]
          break;
 80009d6:	e01f      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	330c      	adds	r3, #12
 80009de:	623b      	str	r3, [r7, #32]
          break;
 80009e0:	e01a      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d102      	bne.n	80009f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009ea:	2304      	movs	r3, #4
 80009ec:	623b      	str	r3, [r7, #32]
          break;
 80009ee:	e013      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d105      	bne.n	8000a04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009f8:	2308      	movs	r3, #8
 80009fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	69fa      	ldr	r2, [r7, #28]
 8000a00:	611a      	str	r2, [r3, #16]
          break;
 8000a02:	e009      	b.n	8000a18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a04:	2308      	movs	r3, #8
 8000a06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	69fa      	ldr	r2, [r7, #28]
 8000a0c:	615a      	str	r2, [r3, #20]
          break;
 8000a0e:	e003      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
          break;
 8000a14:	e000      	b.n	8000a18 <HAL_GPIO_Init+0x130>
          break;
 8000a16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	2bff      	cmp	r3, #255	@ 0xff
 8000a1c:	d801      	bhi.n	8000a22 <HAL_GPIO_Init+0x13a>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	e001      	b.n	8000a26 <HAL_GPIO_Init+0x13e>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	3304      	adds	r3, #4
 8000a26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	2bff      	cmp	r3, #255	@ 0xff
 8000a2c:	d802      	bhi.n	8000a34 <HAL_GPIO_Init+0x14c>
 8000a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	e002      	b.n	8000a3a <HAL_GPIO_Init+0x152>
 8000a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a36:	3b08      	subs	r3, #8
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	210f      	movs	r1, #15
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	fa01 f303 	lsl.w	r3, r1, r3
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	6a39      	ldr	r1, [r7, #32]
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	fa01 f303 	lsl.w	r3, r1, r3
 8000a54:	431a      	orrs	r2, r3
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	f000 80b1 	beq.w	8000bca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a68:	4b4d      	ldr	r3, [pc, #308]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000a6e:	f043 0301 	orr.w	r3, r3, #1
 8000a72:	6193      	str	r3, [r2, #24]
 8000a74:	4b4a      	ldr	r3, [pc, #296]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a80:	4a48      	ldr	r2, [pc, #288]	@ (8000ba4 <HAL_GPIO_Init+0x2bc>)
 8000a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	3302      	adds	r3, #2
 8000a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a90:	f003 0303 	and.w	r3, r3, #3
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	220f      	movs	r2, #15
 8000a98:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a40      	ldr	r2, [pc, #256]	@ (8000ba8 <HAL_GPIO_Init+0x2c0>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d013      	beq.n	8000ad4 <HAL_GPIO_Init+0x1ec>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a3f      	ldr	r2, [pc, #252]	@ (8000bac <HAL_GPIO_Init+0x2c4>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d00d      	beq.n	8000ad0 <HAL_GPIO_Init+0x1e8>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb0 <HAL_GPIO_Init+0x2c8>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d007      	beq.n	8000acc <HAL_GPIO_Init+0x1e4>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4a3d      	ldr	r2, [pc, #244]	@ (8000bb4 <HAL_GPIO_Init+0x2cc>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d101      	bne.n	8000ac8 <HAL_GPIO_Init+0x1e0>
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	e006      	b.n	8000ad6 <HAL_GPIO_Init+0x1ee>
 8000ac8:	2304      	movs	r3, #4
 8000aca:	e004      	b.n	8000ad6 <HAL_GPIO_Init+0x1ee>
 8000acc:	2302      	movs	r3, #2
 8000ace:	e002      	b.n	8000ad6 <HAL_GPIO_Init+0x1ee>
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e000      	b.n	8000ad6 <HAL_GPIO_Init+0x1ee>
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ad8:	f002 0203 	and.w	r2, r2, #3
 8000adc:	0092      	lsls	r2, r2, #2
 8000ade:	4093      	lsls	r3, r2
 8000ae0:	68fa      	ldr	r2, [r7, #12]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ae6:	492f      	ldr	r1, [pc, #188]	@ (8000ba4 <HAL_GPIO_Init+0x2bc>)
 8000ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aea:	089b      	lsrs	r3, r3, #2
 8000aec:	3302      	adds	r3, #2
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d006      	beq.n	8000b0e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b00:	4b2d      	ldr	r3, [pc, #180]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b02:	689a      	ldr	r2, [r3, #8]
 8000b04:	492c      	ldr	r1, [pc, #176]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b06:	69bb      	ldr	r3, [r7, #24]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	608b      	str	r3, [r1, #8]
 8000b0c:	e006      	b.n	8000b1c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	43db      	mvns	r3, r3
 8000b16:	4928      	ldr	r1, [pc, #160]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b18:	4013      	ands	r3, r2
 8000b1a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d006      	beq.n	8000b36 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b28:	4b23      	ldr	r3, [pc, #140]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b2a:	68da      	ldr	r2, [r3, #12]
 8000b2c:	4922      	ldr	r1, [pc, #136]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b2e:	69bb      	ldr	r3, [r7, #24]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	60cb      	str	r3, [r1, #12]
 8000b34:	e006      	b.n	8000b44 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b36:	4b20      	ldr	r3, [pc, #128]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b38:	68da      	ldr	r2, [r3, #12]
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	491e      	ldr	r1, [pc, #120]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b40:	4013      	ands	r3, r2
 8000b42:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d006      	beq.n	8000b5e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b50:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	4918      	ldr	r1, [pc, #96]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	604b      	str	r3, [r1, #4]
 8000b5c:	e006      	b.n	8000b6c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b5e:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b60:	685a      	ldr	r2, [r3, #4]
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	43db      	mvns	r3, r3
 8000b66:	4914      	ldr	r1, [pc, #80]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b68:	4013      	ands	r3, r2
 8000b6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d021      	beq.n	8000bbc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b78:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	490e      	ldr	r1, [pc, #56]	@ (8000bb8 <HAL_GPIO_Init+0x2d0>)
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	600b      	str	r3, [r1, #0]
 8000b84:	e021      	b.n	8000bca <HAL_GPIO_Init+0x2e2>
 8000b86:	bf00      	nop
 8000b88:	10320000 	.word	0x10320000
 8000b8c:	10310000 	.word	0x10310000
 8000b90:	10220000 	.word	0x10220000
 8000b94:	10210000 	.word	0x10210000
 8000b98:	10120000 	.word	0x10120000
 8000b9c:	10110000 	.word	0x10110000
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40010000 	.word	0x40010000
 8000ba8:	40010800 	.word	0x40010800
 8000bac:	40010c00 	.word	0x40010c00
 8000bb0:	40011000 	.word	0x40011000
 8000bb4:	40011400 	.word	0x40011400
 8000bb8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bec <HAL_GPIO_Init+0x304>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	43db      	mvns	r3, r3
 8000bc4:	4909      	ldr	r1, [pc, #36]	@ (8000bec <HAL_GPIO_Init+0x304>)
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bcc:	3301      	adds	r3, #1
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	f47f ae8e 	bne.w	80008fc <HAL_GPIO_Init+0x14>
  }
}
 8000be0:	bf00      	nop
 8000be2:	bf00      	nop
 8000be4:	372c      	adds	r7, #44	@ 0x2c
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	40010400 	.word	0x40010400

08000bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	460b      	mov	r3, r1
 8000bfa:	807b      	strh	r3, [r7, #2]
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c00:	787b      	ldrb	r3, [r7, #1]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d003      	beq.n	8000c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c06:	887a      	ldrh	r2, [r7, #2]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c0c:	e003      	b.n	8000c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c0e:	887b      	ldrh	r3, [r7, #2]
 8000c10:	041a      	lsls	r2, r3, #16
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	611a      	str	r2, [r3, #16]
}
 8000c16:	bf00      	nop
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr

08000c20 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	460b      	mov	r3, r1
 8000c2a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c32:	887a      	ldrh	r2, [r7, #2]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4013      	ands	r3, r2
 8000c38:	041a      	lsls	r2, r3, #16
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	43d9      	mvns	r1, r3
 8000c3e:	887b      	ldrh	r3, [r7, #2]
 8000c40:	400b      	ands	r3, r1
 8000c42:	431a      	orrs	r2, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	611a      	str	r2, [r3, #16]
}
 8000c48:	bf00      	nop
 8000c4a:	3714      	adds	r7, #20
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr
	...

08000c54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d101      	bne.n	8000c66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e12b      	b.n	8000ebe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d106      	bne.n	8000c80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2200      	movs	r2, #0
 8000c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff fbb2 	bl	80003e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2224      	movs	r2, #36	@ 0x24
 8000c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f022 0201 	bic.w	r2, r2, #1
 8000c96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000ca6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000cb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000cb8:	f000 fcda 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8000cbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	4a81      	ldr	r2, [pc, #516]	@ (8000ec8 <HAL_I2C_Init+0x274>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d807      	bhi.n	8000cd8 <HAL_I2C_Init+0x84>
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	4a80      	ldr	r2, [pc, #512]	@ (8000ecc <HAL_I2C_Init+0x278>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	bf94      	ite	ls
 8000cd0:	2301      	movls	r3, #1
 8000cd2:	2300      	movhi	r3, #0
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	e006      	b.n	8000ce6 <HAL_I2C_Init+0x92>
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	4a7d      	ldr	r2, [pc, #500]	@ (8000ed0 <HAL_I2C_Init+0x27c>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	bf94      	ite	ls
 8000ce0:	2301      	movls	r3, #1
 8000ce2:	2300      	movhi	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e0e7      	b.n	8000ebe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4a78      	ldr	r2, [pc, #480]	@ (8000ed4 <HAL_I2C_Init+0x280>)
 8000cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf6:	0c9b      	lsrs	r3, r3, #18
 8000cf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	68ba      	ldr	r2, [r7, #8]
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6a1b      	ldr	r3, [r3, #32]
 8000d14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	4a6a      	ldr	r2, [pc, #424]	@ (8000ec8 <HAL_I2C_Init+0x274>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d802      	bhi.n	8000d28 <HAL_I2C_Init+0xd4>
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	3301      	adds	r3, #1
 8000d26:	e009      	b.n	8000d3c <HAL_I2C_Init+0xe8>
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000d2e:	fb02 f303 	mul.w	r3, r2, r3
 8000d32:	4a69      	ldr	r2, [pc, #420]	@ (8000ed8 <HAL_I2C_Init+0x284>)
 8000d34:	fba2 2303 	umull	r2, r3, r2, r3
 8000d38:	099b      	lsrs	r3, r3, #6
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	6812      	ldr	r2, [r2, #0]
 8000d40:	430b      	orrs	r3, r1
 8000d42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8000d4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	495c      	ldr	r1, [pc, #368]	@ (8000ec8 <HAL_I2C_Init+0x274>)
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d819      	bhi.n	8000d90 <HAL_I2C_Init+0x13c>
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	1e59      	subs	r1, r3, #1
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d6a:	1c59      	adds	r1, r3, #1
 8000d6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8000d70:	400b      	ands	r3, r1
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d00a      	beq.n	8000d8c <HAL_I2C_Init+0x138>
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	1e59      	subs	r1, r3, #1
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d84:	3301      	adds	r3, #1
 8000d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d8a:	e051      	b.n	8000e30 <HAL_I2C_Init+0x1dc>
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	e04f      	b.n	8000e30 <HAL_I2C_Init+0x1dc>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d111      	bne.n	8000dbc <HAL_I2C_Init+0x168>
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	1e58      	subs	r0, r3, #1
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6859      	ldr	r1, [r3, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	440b      	add	r3, r1
 8000da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8000daa:	3301      	adds	r3, #1
 8000dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	bf0c      	ite	eq
 8000db4:	2301      	moveq	r3, #1
 8000db6:	2300      	movne	r3, #0
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	e012      	b.n	8000de2 <HAL_I2C_Init+0x18e>
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	1e58      	subs	r0, r3, #1
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6859      	ldr	r1, [r3, #4]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	440b      	add	r3, r1
 8000dca:	0099      	lsls	r1, r3, #2
 8000dcc:	440b      	add	r3, r1
 8000dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	bf0c      	ite	eq
 8000ddc:	2301      	moveq	r3, #1
 8000dde:	2300      	movne	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_I2C_Init+0x196>
 8000de6:	2301      	movs	r3, #1
 8000de8:	e022      	b.n	8000e30 <HAL_I2C_Init+0x1dc>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10e      	bne.n	8000e10 <HAL_I2C_Init+0x1bc>
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	1e58      	subs	r0, r3, #1
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6859      	ldr	r1, [r3, #4]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	440b      	add	r3, r1
 8000e00:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e04:	3301      	adds	r3, #1
 8000e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e0e:	e00f      	b.n	8000e30 <HAL_I2C_Init+0x1dc>
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	1e58      	subs	r0, r3, #1
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6859      	ldr	r1, [r3, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	440b      	add	r3, r1
 8000e1e:	0099      	lsls	r1, r3, #2
 8000e20:	440b      	add	r3, r1
 8000e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e26:	3301      	adds	r3, #1
 8000e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e30:	6879      	ldr	r1, [r7, #4]
 8000e32:	6809      	ldr	r1, [r1, #0]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	69da      	ldr	r2, [r3, #28]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6a1b      	ldr	r3, [r3, #32]
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	430a      	orrs	r2, r1
 8000e52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8000e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	6911      	ldr	r1, [r2, #16]
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	68d2      	ldr	r2, [r2, #12]
 8000e6a:	4311      	orrs	r1, r2
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	6812      	ldr	r2, [r2, #0]
 8000e70:	430b      	orrs	r3, r1
 8000e72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	695a      	ldr	r2, [r3, #20]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	431a      	orrs	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f042 0201 	orr.w	r2, r2, #1
 8000e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2220      	movs	r2, #32
 8000eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	000186a0 	.word	0x000186a0
 8000ecc:	001e847f 	.word	0x001e847f
 8000ed0:	003d08ff 	.word	0x003d08ff
 8000ed4:	431bde83 	.word	0x431bde83
 8000ed8:	10624dd3 	.word	0x10624dd3

08000edc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d101      	bne.n	8000eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e272      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	f000 8087 	beq.w	800100a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000efc:	4b92      	ldr	r3, [pc, #584]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 030c 	and.w	r3, r3, #12
 8000f04:	2b04      	cmp	r3, #4
 8000f06:	d00c      	beq.n	8000f22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f08:	4b8f      	ldr	r3, [pc, #572]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 030c 	and.w	r3, r3, #12
 8000f10:	2b08      	cmp	r3, #8
 8000f12:	d112      	bne.n	8000f3a <HAL_RCC_OscConfig+0x5e>
 8000f14:	4b8c      	ldr	r3, [pc, #560]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f20:	d10b      	bne.n	8000f3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f22:	4b89      	ldr	r3, [pc, #548]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d06c      	beq.n	8001008 <HAL_RCC_OscConfig+0x12c>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d168      	bne.n	8001008 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e24c      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f42:	d106      	bne.n	8000f52 <HAL_RCC_OscConfig+0x76>
 8000f44:	4b80      	ldr	r3, [pc, #512]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a7f      	ldr	r2, [pc, #508]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f4e:	6013      	str	r3, [r2, #0]
 8000f50:	e02e      	b.n	8000fb0 <HAL_RCC_OscConfig+0xd4>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d10c      	bne.n	8000f74 <HAL_RCC_OscConfig+0x98>
 8000f5a:	4b7b      	ldr	r3, [pc, #492]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a7a      	ldr	r2, [pc, #488]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f64:	6013      	str	r3, [r2, #0]
 8000f66:	4b78      	ldr	r3, [pc, #480]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a77      	ldr	r2, [pc, #476]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f70:	6013      	str	r3, [r2, #0]
 8000f72:	e01d      	b.n	8000fb0 <HAL_RCC_OscConfig+0xd4>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f7c:	d10c      	bne.n	8000f98 <HAL_RCC_OscConfig+0xbc>
 8000f7e:	4b72      	ldr	r3, [pc, #456]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a71      	ldr	r2, [pc, #452]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	4b6f      	ldr	r3, [pc, #444]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a6e      	ldr	r2, [pc, #440]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f94:	6013      	str	r3, [r2, #0]
 8000f96:	e00b      	b.n	8000fb0 <HAL_RCC_OscConfig+0xd4>
 8000f98:	4b6b      	ldr	r3, [pc, #428]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a6a      	ldr	r2, [pc, #424]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fa2:	6013      	str	r3, [r2, #0]
 8000fa4:	4b68      	ldr	r3, [pc, #416]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a67      	ldr	r2, [pc, #412]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000faa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d013      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb8:	f7ff fb84 	bl	80006c4 <HAL_GetTick>
 8000fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fbe:	e008      	b.n	8000fd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fc0:	f7ff fb80 	bl	80006c4 <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	2b64      	cmp	r3, #100	@ 0x64
 8000fcc:	d901      	bls.n	8000fd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e200      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d0f0      	beq.n	8000fc0 <HAL_RCC_OscConfig+0xe4>
 8000fde:	e014      	b.n	800100a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fb70 	bl	80006c4 <HAL_GetTick>
 8000fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fe6:	e008      	b.n	8000ffa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe8:	f7ff fb6c 	bl	80006c4 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	2b64      	cmp	r3, #100	@ 0x64
 8000ff4:	d901      	bls.n	8000ffa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e1ec      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ffa:	4b53      	ldr	r3, [pc, #332]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1f0      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x10c>
 8001006:	e000      	b.n	800100a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d063      	beq.n	80010de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001016:	4b4c      	ldr	r3, [pc, #304]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 030c 	and.w	r3, r3, #12
 800101e:	2b00      	cmp	r3, #0
 8001020:	d00b      	beq.n	800103a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001022:	4b49      	ldr	r3, [pc, #292]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 030c 	and.w	r3, r3, #12
 800102a:	2b08      	cmp	r3, #8
 800102c:	d11c      	bne.n	8001068 <HAL_RCC_OscConfig+0x18c>
 800102e:	4b46      	ldr	r3, [pc, #280]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d116      	bne.n	8001068 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800103a:	4b43      	ldr	r3, [pc, #268]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d005      	beq.n	8001052 <HAL_RCC_OscConfig+0x176>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d001      	beq.n	8001052 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e1c0      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001052:	4b3d      	ldr	r3, [pc, #244]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4939      	ldr	r1, [pc, #228]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001062:	4313      	orrs	r3, r2
 8001064:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001066:	e03a      	b.n	80010de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	691b      	ldr	r3, [r3, #16]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d020      	beq.n	80010b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001070:	4b36      	ldr	r3, [pc, #216]	@ (800114c <HAL_RCC_OscConfig+0x270>)
 8001072:	2201      	movs	r2, #1
 8001074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001076:	f7ff fb25 	bl	80006c4 <HAL_GetTick>
 800107a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800107e:	f7ff fb21 	bl	80006c4 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e1a1      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001090:	4b2d      	ldr	r3, [pc, #180]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d0f0      	beq.n	800107e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800109c:	4b2a      	ldr	r3, [pc, #168]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	4927      	ldr	r1, [pc, #156]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 80010ac:	4313      	orrs	r3, r2
 80010ae:	600b      	str	r3, [r1, #0]
 80010b0:	e015      	b.n	80010de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <HAL_RCC_OscConfig+0x270>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b8:	f7ff fb04 	bl	80006c4 <HAL_GetTick>
 80010bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010be:	e008      	b.n	80010d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010c0:	f7ff fb00 	bl	80006c4 <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e180      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1f0      	bne.n	80010c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0308 	and.w	r3, r3, #8
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d03a      	beq.n	8001160 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d019      	beq.n	8001126 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010f2:	4b17      	ldr	r3, [pc, #92]	@ (8001150 <HAL_RCC_OscConfig+0x274>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f8:	f7ff fae4 	bl	80006c4 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001100:	f7ff fae0 	bl	80006c4 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e160      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001112:	4b0d      	ldr	r3, [pc, #52]	@ (8001148 <HAL_RCC_OscConfig+0x26c>)
 8001114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d0f0      	beq.n	8001100 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800111e:	2001      	movs	r0, #1
 8001120:	f000 face 	bl	80016c0 <RCC_Delay>
 8001124:	e01c      	b.n	8001160 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001126:	4b0a      	ldr	r3, [pc, #40]	@ (8001150 <HAL_RCC_OscConfig+0x274>)
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112c:	f7ff faca 	bl	80006c4 <HAL_GetTick>
 8001130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001132:	e00f      	b.n	8001154 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001134:	f7ff fac6 	bl	80006c4 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b02      	cmp	r3, #2
 8001140:	d908      	bls.n	8001154 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e146      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000
 800114c:	42420000 	.word	0x42420000
 8001150:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001154:	4b92      	ldr	r3, [pc, #584]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1e9      	bne.n	8001134 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 80a6 	beq.w	80012ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800116e:	2300      	movs	r3, #0
 8001170:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001172:	4b8b      	ldr	r3, [pc, #556]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10d      	bne.n	800119a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	4b88      	ldr	r3, [pc, #544]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	4a87      	ldr	r2, [pc, #540]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001188:	61d3      	str	r3, [r2, #28]
 800118a:	4b85      	ldr	r3, [pc, #532]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800118c:	69db      	ldr	r3, [r3, #28]
 800118e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001196:	2301      	movs	r3, #1
 8001198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800119a:	4b82      	ldr	r3, [pc, #520]	@ (80013a4 <HAL_RCC_OscConfig+0x4c8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d118      	bne.n	80011d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011a6:	4b7f      	ldr	r3, [pc, #508]	@ (80013a4 <HAL_RCC_OscConfig+0x4c8>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a7e      	ldr	r2, [pc, #504]	@ (80013a4 <HAL_RCC_OscConfig+0x4c8>)
 80011ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011b2:	f7ff fa87 	bl	80006c4 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ba:	f7ff fa83 	bl	80006c4 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b64      	cmp	r3, #100	@ 0x64
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e103      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011cc:	4b75      	ldr	r3, [pc, #468]	@ (80013a4 <HAL_RCC_OscConfig+0x4c8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d0f0      	beq.n	80011ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d106      	bne.n	80011ee <HAL_RCC_OscConfig+0x312>
 80011e0:	4b6f      	ldr	r3, [pc, #444]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80011e2:	6a1b      	ldr	r3, [r3, #32]
 80011e4:	4a6e      	ldr	r2, [pc, #440]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80011e6:	f043 0301 	orr.w	r3, r3, #1
 80011ea:	6213      	str	r3, [r2, #32]
 80011ec:	e02d      	b.n	800124a <HAL_RCC_OscConfig+0x36e>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d10c      	bne.n	8001210 <HAL_RCC_OscConfig+0x334>
 80011f6:	4b6a      	ldr	r3, [pc, #424]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4a69      	ldr	r2, [pc, #420]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80011fc:	f023 0301 	bic.w	r3, r3, #1
 8001200:	6213      	str	r3, [r2, #32]
 8001202:	4b67      	ldr	r3, [pc, #412]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	4a66      	ldr	r2, [pc, #408]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001208:	f023 0304 	bic.w	r3, r3, #4
 800120c:	6213      	str	r3, [r2, #32]
 800120e:	e01c      	b.n	800124a <HAL_RCC_OscConfig+0x36e>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	2b05      	cmp	r3, #5
 8001216:	d10c      	bne.n	8001232 <HAL_RCC_OscConfig+0x356>
 8001218:	4b61      	ldr	r3, [pc, #388]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	4a60      	ldr	r2, [pc, #384]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800121e:	f043 0304 	orr.w	r3, r3, #4
 8001222:	6213      	str	r3, [r2, #32]
 8001224:	4b5e      	ldr	r3, [pc, #376]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001226:	6a1b      	ldr	r3, [r3, #32]
 8001228:	4a5d      	ldr	r2, [pc, #372]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6213      	str	r3, [r2, #32]
 8001230:	e00b      	b.n	800124a <HAL_RCC_OscConfig+0x36e>
 8001232:	4b5b      	ldr	r3, [pc, #364]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	4a5a      	ldr	r2, [pc, #360]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	f023 0301 	bic.w	r3, r3, #1
 800123c:	6213      	str	r3, [r2, #32]
 800123e:	4b58      	ldr	r3, [pc, #352]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001240:	6a1b      	ldr	r3, [r3, #32]
 8001242:	4a57      	ldr	r2, [pc, #348]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001244:	f023 0304 	bic.w	r3, r3, #4
 8001248:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d015      	beq.n	800127e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001252:	f7ff fa37 	bl	80006c4 <HAL_GetTick>
 8001256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001258:	e00a      	b.n	8001270 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800125a:	f7ff fa33 	bl	80006c4 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001268:	4293      	cmp	r3, r2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e0b1      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001270:	4b4b      	ldr	r3, [pc, #300]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0ee      	beq.n	800125a <HAL_RCC_OscConfig+0x37e>
 800127c:	e014      	b.n	80012a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127e:	f7ff fa21 	bl	80006c4 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001284:	e00a      	b.n	800129c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001286:	f7ff fa1d 	bl	80006c4 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001294:	4293      	cmp	r3, r2
 8001296:	d901      	bls.n	800129c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001298:	2303      	movs	r3, #3
 800129a:	e09b      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800129c:	4b40      	ldr	r3, [pc, #256]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1ee      	bne.n	8001286 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012a8:	7dfb      	ldrb	r3, [r7, #23]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d105      	bne.n	80012ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ae:	4b3c      	ldr	r3, [pc, #240]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	4a3b      	ldr	r2, [pc, #236]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80012b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 8087 	beq.w	80013d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012c4:	4b36      	ldr	r3, [pc, #216]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 030c 	and.w	r3, r3, #12
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d061      	beq.n	8001394 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d146      	bne.n	8001366 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d8:	4b33      	ldr	r3, [pc, #204]	@ (80013a8 <HAL_RCC_OscConfig+0x4cc>)
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012de:	f7ff f9f1 	bl	80006c4 <HAL_GetTick>
 80012e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e6:	f7ff f9ed 	bl	80006c4 <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e06d      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f8:	4b29      	ldr	r3, [pc, #164]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f0      	bne.n	80012e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800130c:	d108      	bne.n	8001320 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800130e:	4b24      	ldr	r3, [pc, #144]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	4921      	ldr	r1, [pc, #132]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800131c:	4313      	orrs	r3, r2
 800131e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001320:	4b1f      	ldr	r3, [pc, #124]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6a19      	ldr	r1, [r3, #32]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001330:	430b      	orrs	r3, r1
 8001332:	491b      	ldr	r1, [pc, #108]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001338:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <HAL_RCC_OscConfig+0x4cc>)
 800133a:	2201      	movs	r2, #1
 800133c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff f9c1 	bl	80006c4 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001346:	f7ff f9bd 	bl	80006c4 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e03d      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f0      	beq.n	8001346 <HAL_RCC_OscConfig+0x46a>
 8001364:	e035      	b.n	80013d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001366:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <HAL_RCC_OscConfig+0x4cc>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff f9aa 	bl	80006c4 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001374:	f7ff f9a6 	bl	80006c4 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e026      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_RCC_OscConfig+0x4c4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0x498>
 8001392:	e01e      	b.n	80013d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	69db      	ldr	r3, [r3, #28]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d107      	bne.n	80013ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e019      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40007000 	.word	0x40007000
 80013a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013ac:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <HAL_RCC_OscConfig+0x500>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d106      	bne.n	80013ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d001      	beq.n	80013d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e000      	b.n	80013d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40021000 	.word	0x40021000

080013e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e0d0      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013f4:	4b6a      	ldr	r3, [pc, #424]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0307 	and.w	r3, r3, #7
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d910      	bls.n	8001424 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001402:	4b67      	ldr	r3, [pc, #412]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f023 0207 	bic.w	r2, r3, #7
 800140a:	4965      	ldr	r1, [pc, #404]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	4313      	orrs	r3, r2
 8001410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001412:	4b63      	ldr	r3, [pc, #396]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	d001      	beq.n	8001424 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e0b8      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d020      	beq.n	8001472 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	d005      	beq.n	8001448 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800143c:	4b59      	ldr	r3, [pc, #356]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a58      	ldr	r2, [pc, #352]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001442:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001446:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0308 	and.w	r3, r3, #8
 8001450:	2b00      	cmp	r3, #0
 8001452:	d005      	beq.n	8001460 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001454:	4b53      	ldr	r3, [pc, #332]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	4a52      	ldr	r2, [pc, #328]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800145a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800145e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001460:	4b50      	ldr	r3, [pc, #320]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	494d      	ldr	r1, [pc, #308]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	4313      	orrs	r3, r2
 8001470:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	2b00      	cmp	r3, #0
 800147c:	d040      	beq.n	8001500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d107      	bne.n	8001496 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001486:	4b47      	ldr	r3, [pc, #284]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d115      	bne.n	80014be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e07f      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d107      	bne.n	80014ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149e:	4b41      	ldr	r3, [pc, #260]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d109      	bne.n	80014be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e073      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ae:	4b3d      	ldr	r3, [pc, #244]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e06b      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014be:	4b39      	ldr	r3, [pc, #228]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f023 0203 	bic.w	r2, r3, #3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	4936      	ldr	r1, [pc, #216]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 80014cc:	4313      	orrs	r3, r2
 80014ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014d0:	f7ff f8f8 	bl	80006c4 <HAL_GetTick>
 80014d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d6:	e00a      	b.n	80014ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014d8:	f7ff f8f4 	bl	80006c4 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e053      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ee:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f003 020c 	and.w	r2, r3, #12
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d1eb      	bne.n	80014d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001500:	4b27      	ldr	r3, [pc, #156]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d210      	bcs.n	8001530 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150e:	4b24      	ldr	r3, [pc, #144]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f023 0207 	bic.w	r2, r3, #7
 8001516:	4922      	ldr	r1, [pc, #136]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	4313      	orrs	r3, r2
 800151c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800151e:	4b20      	ldr	r3, [pc, #128]	@ (80015a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	429a      	cmp	r2, r3
 800152a:	d001      	beq.n	8001530 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e032      	b.n	8001596 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	2b00      	cmp	r3, #0
 800153a:	d008      	beq.n	800154e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	4916      	ldr	r1, [pc, #88]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800154a:	4313      	orrs	r3, r2
 800154c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0308 	and.w	r3, r3, #8
 8001556:	2b00      	cmp	r3, #0
 8001558:	d009      	beq.n	800156e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800155a:	4b12      	ldr	r3, [pc, #72]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	490e      	ldr	r1, [pc, #56]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 800156a:	4313      	orrs	r3, r2
 800156c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800156e:	f000 f821 	bl	80015b4 <HAL_RCC_GetSysClockFreq>
 8001572:	4602      	mov	r2, r0
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	091b      	lsrs	r3, r3, #4
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	490a      	ldr	r1, [pc, #40]	@ (80015a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001580:	5ccb      	ldrb	r3, [r1, r3]
 8001582:	fa22 f303 	lsr.w	r3, r2, r3
 8001586:	4a09      	ldr	r2, [pc, #36]	@ (80015ac <HAL_RCC_ClockConfig+0x1cc>)
 8001588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800158a:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <HAL_RCC_ClockConfig+0x1d0>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff f856 	bl	8000640 <HAL_InitTick>

  return HAL_OK;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40022000 	.word	0x40022000
 80015a4:	40021000 	.word	0x40021000
 80015a8:	080024e8 	.word	0x080024e8
 80015ac:	20000000 	.word	0x20000000
 80015b0:	20000004 	.word	0x20000004

080015b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <HAL_RCC_GetSysClockFreq+0x94>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 030c 	and.w	r3, r3, #12
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d002      	beq.n	80015e4 <HAL_RCC_GetSysClockFreq+0x30>
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d003      	beq.n	80015ea <HAL_RCC_GetSysClockFreq+0x36>
 80015e2:	e027      	b.n	8001634 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015e4:	4b19      	ldr	r3, [pc, #100]	@ (800164c <HAL_RCC_GetSysClockFreq+0x98>)
 80015e6:	613b      	str	r3, [r7, #16]
      break;
 80015e8:	e027      	b.n	800163a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	0c9b      	lsrs	r3, r3, #18
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	4a17      	ldr	r2, [pc, #92]	@ (8001650 <HAL_RCC_GetSysClockFreq+0x9c>)
 80015f4:	5cd3      	ldrb	r3, [r2, r3]
 80015f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d010      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001602:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <HAL_RCC_GetSysClockFreq+0x94>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	0c5b      	lsrs	r3, r3, #17
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	4a11      	ldr	r2, [pc, #68]	@ (8001654 <HAL_RCC_GetSysClockFreq+0xa0>)
 800160e:	5cd3      	ldrb	r3, [r2, r3]
 8001610:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a0d      	ldr	r2, [pc, #52]	@ (800164c <HAL_RCC_GetSysClockFreq+0x98>)
 8001616:	fb03 f202 	mul.w	r2, r3, r2
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	e004      	b.n	800162e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a0c      	ldr	r2, [pc, #48]	@ (8001658 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001628:	fb02 f303 	mul.w	r3, r2, r3
 800162c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	613b      	str	r3, [r7, #16]
      break;
 8001632:	e002      	b.n	800163a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <HAL_RCC_GetSysClockFreq+0x98>)
 8001636:	613b      	str	r3, [r7, #16]
      break;
 8001638:	bf00      	nop
    }
  }
  return sysclockfreq;
 800163a:	693b      	ldr	r3, [r7, #16]
}
 800163c:	4618      	mov	r0, r3
 800163e:	371c      	adds	r7, #28
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000
 800164c:	007a1200 	.word	0x007a1200
 8001650:	08002500 	.word	0x08002500
 8001654:	08002510 	.word	0x08002510
 8001658:	003d0900 	.word	0x003d0900

0800165c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001660:	4b02      	ldr	r3, [pc, #8]	@ (800166c <HAL_RCC_GetHCLKFreq+0x10>)
 8001662:	681b      	ldr	r3, [r3, #0]
}
 8001664:	4618      	mov	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	20000000 	.word	0x20000000

08001670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001674:	f7ff fff2 	bl	800165c <HAL_RCC_GetHCLKFreq>
 8001678:	4602      	mov	r2, r0
 800167a:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <HAL_RCC_GetPCLK1Freq+0x20>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	0a1b      	lsrs	r3, r3, #8
 8001680:	f003 0307 	and.w	r3, r3, #7
 8001684:	4903      	ldr	r1, [pc, #12]	@ (8001694 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001686:	5ccb      	ldrb	r3, [r1, r3]
 8001688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800168c:	4618      	mov	r0, r3
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40021000 	.word	0x40021000
 8001694:	080024f8 	.word	0x080024f8

08001698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800169c:	f7ff ffde 	bl	800165c <HAL_RCC_GetHCLKFreq>
 80016a0:	4602      	mov	r2, r0
 80016a2:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	0adb      	lsrs	r3, r3, #11
 80016a8:	f003 0307 	and.w	r3, r3, #7
 80016ac:	4903      	ldr	r1, [pc, #12]	@ (80016bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80016ae:	5ccb      	ldrb	r3, [r1, r3]
 80016b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40021000 	.word	0x40021000
 80016bc:	080024f8 	.word	0x080024f8

080016c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016c8:	4b0a      	ldr	r3, [pc, #40]	@ (80016f4 <RCC_Delay+0x34>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <RCC_Delay+0x38>)
 80016ce:	fba2 2303 	umull	r2, r3, r2, r3
 80016d2:	0a5b      	lsrs	r3, r3, #9
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	fb02 f303 	mul.w	r3, r2, r3
 80016da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016dc:	bf00      	nop
  }
  while (Delay --);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	1e5a      	subs	r2, r3, #1
 80016e2:	60fa      	str	r2, [r7, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1f9      	bne.n	80016dc <RCC_Delay+0x1c>
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	20000000 	.word	0x20000000
 80016f8:	10624dd3 	.word	0x10624dd3

080016fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e042      	b.n	8001794 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d106      	bne.n	8001728 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7fe fe9c 	bl	8000460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2224      	movs	r2, #36	@ 0x24
 800172c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800173e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 f971 	bl	8001a28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001754:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	695a      	ldr	r2, [r3, #20]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001764:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68da      	ldr	r2, [r3, #12]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001774:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2220      	movs	r2, #32
 8001780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2220      	movs	r2, #32
 8001788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	@ 0x28
 80017a0:	af02      	add	r7, sp, #8
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	603b      	str	r3, [r7, #0]
 80017a8:	4613      	mov	r3, r2
 80017aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b20      	cmp	r3, #32
 80017ba:	d175      	bne.n	80018a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <HAL_UART_Transmit+0x2c>
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e06e      	b.n	80018aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2200      	movs	r2, #0
 80017d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2221      	movs	r2, #33	@ 0x21
 80017d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80017da:	f7fe ff73 	bl	80006c4 <HAL_GetTick>
 80017de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	88fa      	ldrh	r2, [r7, #6]
 80017e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	88fa      	ldrh	r2, [r7, #6]
 80017ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017f4:	d108      	bne.n	8001808 <HAL_UART_Transmit+0x6c>
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d104      	bne.n	8001808 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	61bb      	str	r3, [r7, #24]
 8001806:	e003      	b.n	8001810 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001810:	e02e      	b.n	8001870 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	2200      	movs	r2, #0
 800181a:	2180      	movs	r1, #128	@ 0x80
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f000 f848 	bl	80018b2 <UART_WaitOnFlagUntilTimeout>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d005      	beq.n	8001834 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2220      	movs	r2, #32
 800182c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e03a      	b.n	80018aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10b      	bne.n	8001852 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001848:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	3302      	adds	r3, #2
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	e007      	b.n	8001862 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	781a      	ldrb	r2, [r3, #0]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	3301      	adds	r3, #1
 8001860:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001866:	b29b      	uxth	r3, r3
 8001868:	3b01      	subs	r3, #1
 800186a:	b29a      	uxth	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001874:	b29b      	uxth	r3, r3
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1cb      	bne.n	8001812 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	2200      	movs	r2, #0
 8001882:	2140      	movs	r1, #64	@ 0x40
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f000 f814 	bl	80018b2 <UART_WaitOnFlagUntilTimeout>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2220      	movs	r2, #32
 8001894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e006      	b.n	80018aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2220      	movs	r2, #32
 80018a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	e000      	b.n	80018aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80018a8:	2302      	movs	r3, #2
  }
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3720      	adds	r7, #32
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b086      	sub	sp, #24
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	60f8      	str	r0, [r7, #12]
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	4613      	mov	r3, r2
 80018c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80018c2:	e03b      	b.n	800193c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018c4:	6a3b      	ldr	r3, [r7, #32]
 80018c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ca:	d037      	beq.n	800193c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018cc:	f7fe fefa 	bl	80006c4 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	6a3a      	ldr	r2, [r7, #32]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d302      	bcc.n	80018e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80018dc:	6a3b      	ldr	r3, [r7, #32]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e03a      	b.n	800195c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d023      	beq.n	800193c <UART_WaitOnFlagUntilTimeout+0x8a>
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	2b80      	cmp	r3, #128	@ 0x80
 80018f8:	d020      	beq.n	800193c <UART_WaitOnFlagUntilTimeout+0x8a>
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	2b40      	cmp	r3, #64	@ 0x40
 80018fe:	d01d      	beq.n	800193c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0308 	and.w	r3, r3, #8
 800190a:	2b08      	cmp	r3, #8
 800190c:	d116      	bne.n	800193c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 f81d 	bl	8001964 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2208      	movs	r2, #8
 800192e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e00f      	b.n	800195c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	4013      	ands	r3, r2
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	429a      	cmp	r2, r3
 800194a:	bf0c      	ite	eq
 800194c:	2301      	moveq	r3, #1
 800194e:	2300      	movne	r3, #0
 8001950:	b2db      	uxtb	r3, r3
 8001952:	461a      	mov	r2, r3
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	429a      	cmp	r2, r3
 8001958:	d0b4      	beq.n	80018c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001964:	b480      	push	{r7}
 8001966:	b095      	sub	sp, #84	@ 0x54
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	330c      	adds	r3, #12
 8001972:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001976:	e853 3f00 	ldrex	r3, [r3]
 800197a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800197c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800197e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001982:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	330c      	adds	r3, #12
 800198a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800198c:	643a      	str	r2, [r7, #64]	@ 0x40
 800198e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001990:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001992:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001994:	e841 2300 	strex	r3, r2, [r1]
 8001998:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800199a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1e5      	bne.n	800196c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	3314      	adds	r3, #20
 80019a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019a8:	6a3b      	ldr	r3, [r7, #32]
 80019aa:	e853 3f00 	ldrex	r3, [r3]
 80019ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f023 0301 	bic.w	r3, r3, #1
 80019b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	3314      	adds	r3, #20
 80019be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80019c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80019c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019c8:	e841 2300 	strex	r3, r2, [r1]
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1e5      	bne.n	80019a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d119      	bne.n	8001a10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	330c      	adds	r3, #12
 80019e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	e853 3f00 	ldrex	r3, [r3]
 80019ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	f023 0310 	bic.w	r3, r3, #16
 80019f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	330c      	adds	r3, #12
 80019fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80019fc:	61ba      	str	r2, [r7, #24]
 80019fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a00:	6979      	ldr	r1, [r7, #20]
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	e841 2300 	strex	r3, r2, [r1]
 8001a08:	613b      	str	r3, [r7, #16]
   return(result);
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1e5      	bne.n	80019dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2220      	movs	r2, #32
 8001a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001a1e:	bf00      	nop
 8001a20:	3754      	adds	r7, #84	@ 0x54
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr

08001a28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001a62:	f023 030c 	bic.w	r3, r3, #12
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6812      	ldr	r2, [r2, #0]
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	430b      	orrs	r3, r1
 8001a6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	699a      	ldr	r2, [r3, #24]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001b3c <UART_SetConfig+0x114>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d103      	bne.n	8001a98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a90:	f7ff fe02 	bl	8001698 <HAL_RCC_GetPCLK2Freq>
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	e002      	b.n	8001a9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a98:	f7ff fdea 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8001a9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	009a      	lsls	r2, r3, #2
 8001aa8:	441a      	add	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab4:	4a22      	ldr	r2, [pc, #136]	@ (8001b40 <UART_SetConfig+0x118>)
 8001ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aba:	095b      	lsrs	r3, r3, #5
 8001abc:	0119      	lsls	r1, r3, #4
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	4413      	add	r3, r2
 8001ac6:	009a      	lsls	r2, r3, #2
 8001ac8:	441a      	add	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b40 <UART_SetConfig+0x118>)
 8001ad6:	fba3 0302 	umull	r0, r3, r3, r2
 8001ada:	095b      	lsrs	r3, r3, #5
 8001adc:	2064      	movs	r0, #100	@ 0x64
 8001ade:	fb00 f303 	mul.w	r3, r0, r3
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	3332      	adds	r3, #50	@ 0x32
 8001ae8:	4a15      	ldr	r2, [pc, #84]	@ (8001b40 <UART_SetConfig+0x118>)
 8001aea:	fba2 2303 	umull	r2, r3, r2, r3
 8001aee:	095b      	lsrs	r3, r3, #5
 8001af0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001af4:	4419      	add	r1, r3
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	4613      	mov	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4413      	add	r3, r2
 8001afe:	009a      	lsls	r2, r3, #2
 8001b00:	441a      	add	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b40 <UART_SetConfig+0x118>)
 8001b0e:	fba3 0302 	umull	r0, r3, r3, r2
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	2064      	movs	r0, #100	@ 0x64
 8001b16:	fb00 f303 	mul.w	r3, r0, r3
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	011b      	lsls	r3, r3, #4
 8001b1e:	3332      	adds	r3, #50	@ 0x32
 8001b20:	4a07      	ldr	r2, [pc, #28]	@ (8001b40 <UART_SetConfig+0x118>)
 8001b22:	fba2 2303 	umull	r2, r3, r2, r3
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	f003 020f 	and.w	r2, r3, #15
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	440a      	add	r2, r1
 8001b32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001b34:	bf00      	nop
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40013800 	.word	0x40013800
 8001b40:	51eb851f 	.word	0x51eb851f

08001b44 <siprintf>:
 8001b44:	b40e      	push	{r1, r2, r3}
 8001b46:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001b4a:	b500      	push	{lr}
 8001b4c:	b09c      	sub	sp, #112	@ 0x70
 8001b4e:	ab1d      	add	r3, sp, #116	@ 0x74
 8001b50:	9002      	str	r0, [sp, #8]
 8001b52:	9006      	str	r0, [sp, #24]
 8001b54:	9107      	str	r1, [sp, #28]
 8001b56:	9104      	str	r1, [sp, #16]
 8001b58:	4808      	ldr	r0, [pc, #32]	@ (8001b7c <siprintf+0x38>)
 8001b5a:	4909      	ldr	r1, [pc, #36]	@ (8001b80 <siprintf+0x3c>)
 8001b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001b60:	9105      	str	r1, [sp, #20]
 8001b62:	6800      	ldr	r0, [r0, #0]
 8001b64:	a902      	add	r1, sp, #8
 8001b66:	9301      	str	r3, [sp, #4]
 8001b68:	f000 f992 	bl	8001e90 <_svfiprintf_r>
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	9b02      	ldr	r3, [sp, #8]
 8001b70:	701a      	strb	r2, [r3, #0]
 8001b72:	b01c      	add	sp, #112	@ 0x70
 8001b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b78:	b003      	add	sp, #12
 8001b7a:	4770      	bx	lr
 8001b7c:	2000000c 	.word	0x2000000c
 8001b80:	ffff0208 	.word	0xffff0208

08001b84 <memset>:
 8001b84:	4603      	mov	r3, r0
 8001b86:	4402      	add	r2, r0
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d100      	bne.n	8001b8e <memset+0xa>
 8001b8c:	4770      	bx	lr
 8001b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8001b92:	e7f9      	b.n	8001b88 <memset+0x4>

08001b94 <__errno>:
 8001b94:	4b01      	ldr	r3, [pc, #4]	@ (8001b9c <__errno+0x8>)
 8001b96:	6818      	ldr	r0, [r3, #0]
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	2000000c 	.word	0x2000000c

08001ba0 <__libc_init_array>:
 8001ba0:	b570      	push	{r4, r5, r6, lr}
 8001ba2:	2600      	movs	r6, #0
 8001ba4:	4d0c      	ldr	r5, [pc, #48]	@ (8001bd8 <__libc_init_array+0x38>)
 8001ba6:	4c0d      	ldr	r4, [pc, #52]	@ (8001bdc <__libc_init_array+0x3c>)
 8001ba8:	1b64      	subs	r4, r4, r5
 8001baa:	10a4      	asrs	r4, r4, #2
 8001bac:	42a6      	cmp	r6, r4
 8001bae:	d109      	bne.n	8001bc4 <__libc_init_array+0x24>
 8001bb0:	f000 fc78 	bl	80024a4 <_init>
 8001bb4:	2600      	movs	r6, #0
 8001bb6:	4d0a      	ldr	r5, [pc, #40]	@ (8001be0 <__libc_init_array+0x40>)
 8001bb8:	4c0a      	ldr	r4, [pc, #40]	@ (8001be4 <__libc_init_array+0x44>)
 8001bba:	1b64      	subs	r4, r4, r5
 8001bbc:	10a4      	asrs	r4, r4, #2
 8001bbe:	42a6      	cmp	r6, r4
 8001bc0:	d105      	bne.n	8001bce <__libc_init_array+0x2e>
 8001bc2:	bd70      	pop	{r4, r5, r6, pc}
 8001bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bc8:	4798      	blx	r3
 8001bca:	3601      	adds	r6, #1
 8001bcc:	e7ee      	b.n	8001bac <__libc_init_array+0xc>
 8001bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bd2:	4798      	blx	r3
 8001bd4:	3601      	adds	r6, #1
 8001bd6:	e7f2      	b.n	8001bbe <__libc_init_array+0x1e>
 8001bd8:	08002550 	.word	0x08002550
 8001bdc:	08002550 	.word	0x08002550
 8001be0:	08002550 	.word	0x08002550
 8001be4:	08002554 	.word	0x08002554

08001be8 <__retarget_lock_acquire_recursive>:
 8001be8:	4770      	bx	lr

08001bea <__retarget_lock_release_recursive>:
 8001bea:	4770      	bx	lr

08001bec <_free_r>:
 8001bec:	b538      	push	{r3, r4, r5, lr}
 8001bee:	4605      	mov	r5, r0
 8001bf0:	2900      	cmp	r1, #0
 8001bf2:	d040      	beq.n	8001c76 <_free_r+0x8a>
 8001bf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001bf8:	1f0c      	subs	r4, r1, #4
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	bfb8      	it	lt
 8001bfe:	18e4      	addlt	r4, r4, r3
 8001c00:	f000 f8de 	bl	8001dc0 <__malloc_lock>
 8001c04:	4a1c      	ldr	r2, [pc, #112]	@ (8001c78 <_free_r+0x8c>)
 8001c06:	6813      	ldr	r3, [r2, #0]
 8001c08:	b933      	cbnz	r3, 8001c18 <_free_r+0x2c>
 8001c0a:	6063      	str	r3, [r4, #4]
 8001c0c:	6014      	str	r4, [r2, #0]
 8001c0e:	4628      	mov	r0, r5
 8001c10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c14:	f000 b8da 	b.w	8001dcc <__malloc_unlock>
 8001c18:	42a3      	cmp	r3, r4
 8001c1a:	d908      	bls.n	8001c2e <_free_r+0x42>
 8001c1c:	6820      	ldr	r0, [r4, #0]
 8001c1e:	1821      	adds	r1, r4, r0
 8001c20:	428b      	cmp	r3, r1
 8001c22:	bf01      	itttt	eq
 8001c24:	6819      	ldreq	r1, [r3, #0]
 8001c26:	685b      	ldreq	r3, [r3, #4]
 8001c28:	1809      	addeq	r1, r1, r0
 8001c2a:	6021      	streq	r1, [r4, #0]
 8001c2c:	e7ed      	b.n	8001c0a <_free_r+0x1e>
 8001c2e:	461a      	mov	r2, r3
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	b10b      	cbz	r3, 8001c38 <_free_r+0x4c>
 8001c34:	42a3      	cmp	r3, r4
 8001c36:	d9fa      	bls.n	8001c2e <_free_r+0x42>
 8001c38:	6811      	ldr	r1, [r2, #0]
 8001c3a:	1850      	adds	r0, r2, r1
 8001c3c:	42a0      	cmp	r0, r4
 8001c3e:	d10b      	bne.n	8001c58 <_free_r+0x6c>
 8001c40:	6820      	ldr	r0, [r4, #0]
 8001c42:	4401      	add	r1, r0
 8001c44:	1850      	adds	r0, r2, r1
 8001c46:	4283      	cmp	r3, r0
 8001c48:	6011      	str	r1, [r2, #0]
 8001c4a:	d1e0      	bne.n	8001c0e <_free_r+0x22>
 8001c4c:	6818      	ldr	r0, [r3, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4408      	add	r0, r1
 8001c52:	6010      	str	r0, [r2, #0]
 8001c54:	6053      	str	r3, [r2, #4]
 8001c56:	e7da      	b.n	8001c0e <_free_r+0x22>
 8001c58:	d902      	bls.n	8001c60 <_free_r+0x74>
 8001c5a:	230c      	movs	r3, #12
 8001c5c:	602b      	str	r3, [r5, #0]
 8001c5e:	e7d6      	b.n	8001c0e <_free_r+0x22>
 8001c60:	6820      	ldr	r0, [r4, #0]
 8001c62:	1821      	adds	r1, r4, r0
 8001c64:	428b      	cmp	r3, r1
 8001c66:	bf01      	itttt	eq
 8001c68:	6819      	ldreq	r1, [r3, #0]
 8001c6a:	685b      	ldreq	r3, [r3, #4]
 8001c6c:	1809      	addeq	r1, r1, r0
 8001c6e:	6021      	streq	r1, [r4, #0]
 8001c70:	6063      	str	r3, [r4, #4]
 8001c72:	6054      	str	r4, [r2, #4]
 8001c74:	e7cb      	b.n	8001c0e <_free_r+0x22>
 8001c76:	bd38      	pop	{r3, r4, r5, pc}
 8001c78:	20000260 	.word	0x20000260

08001c7c <sbrk_aligned>:
 8001c7c:	b570      	push	{r4, r5, r6, lr}
 8001c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8001cbc <sbrk_aligned+0x40>)
 8001c80:	460c      	mov	r4, r1
 8001c82:	6831      	ldr	r1, [r6, #0]
 8001c84:	4605      	mov	r5, r0
 8001c86:	b911      	cbnz	r1, 8001c8e <sbrk_aligned+0x12>
 8001c88:	f000 fbaa 	bl	80023e0 <_sbrk_r>
 8001c8c:	6030      	str	r0, [r6, #0]
 8001c8e:	4621      	mov	r1, r4
 8001c90:	4628      	mov	r0, r5
 8001c92:	f000 fba5 	bl	80023e0 <_sbrk_r>
 8001c96:	1c43      	adds	r3, r0, #1
 8001c98:	d103      	bne.n	8001ca2 <sbrk_aligned+0x26>
 8001c9a:	f04f 34ff 	mov.w	r4, #4294967295
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	bd70      	pop	{r4, r5, r6, pc}
 8001ca2:	1cc4      	adds	r4, r0, #3
 8001ca4:	f024 0403 	bic.w	r4, r4, #3
 8001ca8:	42a0      	cmp	r0, r4
 8001caa:	d0f8      	beq.n	8001c9e <sbrk_aligned+0x22>
 8001cac:	1a21      	subs	r1, r4, r0
 8001cae:	4628      	mov	r0, r5
 8001cb0:	f000 fb96 	bl	80023e0 <_sbrk_r>
 8001cb4:	3001      	adds	r0, #1
 8001cb6:	d1f2      	bne.n	8001c9e <sbrk_aligned+0x22>
 8001cb8:	e7ef      	b.n	8001c9a <sbrk_aligned+0x1e>
 8001cba:	bf00      	nop
 8001cbc:	2000025c 	.word	0x2000025c

08001cc0 <_malloc_r>:
 8001cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001cc4:	1ccd      	adds	r5, r1, #3
 8001cc6:	f025 0503 	bic.w	r5, r5, #3
 8001cca:	3508      	adds	r5, #8
 8001ccc:	2d0c      	cmp	r5, #12
 8001cce:	bf38      	it	cc
 8001cd0:	250c      	movcc	r5, #12
 8001cd2:	2d00      	cmp	r5, #0
 8001cd4:	4606      	mov	r6, r0
 8001cd6:	db01      	blt.n	8001cdc <_malloc_r+0x1c>
 8001cd8:	42a9      	cmp	r1, r5
 8001cda:	d904      	bls.n	8001ce6 <_malloc_r+0x26>
 8001cdc:	230c      	movs	r3, #12
 8001cde:	6033      	str	r3, [r6, #0]
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ce6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001dbc <_malloc_r+0xfc>
 8001cea:	f000 f869 	bl	8001dc0 <__malloc_lock>
 8001cee:	f8d8 3000 	ldr.w	r3, [r8]
 8001cf2:	461c      	mov	r4, r3
 8001cf4:	bb44      	cbnz	r4, 8001d48 <_malloc_r+0x88>
 8001cf6:	4629      	mov	r1, r5
 8001cf8:	4630      	mov	r0, r6
 8001cfa:	f7ff ffbf 	bl	8001c7c <sbrk_aligned>
 8001cfe:	1c43      	adds	r3, r0, #1
 8001d00:	4604      	mov	r4, r0
 8001d02:	d158      	bne.n	8001db6 <_malloc_r+0xf6>
 8001d04:	f8d8 4000 	ldr.w	r4, [r8]
 8001d08:	4627      	mov	r7, r4
 8001d0a:	2f00      	cmp	r7, #0
 8001d0c:	d143      	bne.n	8001d96 <_malloc_r+0xd6>
 8001d0e:	2c00      	cmp	r4, #0
 8001d10:	d04b      	beq.n	8001daa <_malloc_r+0xea>
 8001d12:	6823      	ldr	r3, [r4, #0]
 8001d14:	4639      	mov	r1, r7
 8001d16:	4630      	mov	r0, r6
 8001d18:	eb04 0903 	add.w	r9, r4, r3
 8001d1c:	f000 fb60 	bl	80023e0 <_sbrk_r>
 8001d20:	4581      	cmp	r9, r0
 8001d22:	d142      	bne.n	8001daa <_malloc_r+0xea>
 8001d24:	6821      	ldr	r1, [r4, #0]
 8001d26:	4630      	mov	r0, r6
 8001d28:	1a6d      	subs	r5, r5, r1
 8001d2a:	4629      	mov	r1, r5
 8001d2c:	f7ff ffa6 	bl	8001c7c <sbrk_aligned>
 8001d30:	3001      	adds	r0, #1
 8001d32:	d03a      	beq.n	8001daa <_malloc_r+0xea>
 8001d34:	6823      	ldr	r3, [r4, #0]
 8001d36:	442b      	add	r3, r5
 8001d38:	6023      	str	r3, [r4, #0]
 8001d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	bb62      	cbnz	r2, 8001d9c <_malloc_r+0xdc>
 8001d42:	f8c8 7000 	str.w	r7, [r8]
 8001d46:	e00f      	b.n	8001d68 <_malloc_r+0xa8>
 8001d48:	6822      	ldr	r2, [r4, #0]
 8001d4a:	1b52      	subs	r2, r2, r5
 8001d4c:	d420      	bmi.n	8001d90 <_malloc_r+0xd0>
 8001d4e:	2a0b      	cmp	r2, #11
 8001d50:	d917      	bls.n	8001d82 <_malloc_r+0xc2>
 8001d52:	1961      	adds	r1, r4, r5
 8001d54:	42a3      	cmp	r3, r4
 8001d56:	6025      	str	r5, [r4, #0]
 8001d58:	bf18      	it	ne
 8001d5a:	6059      	strne	r1, [r3, #4]
 8001d5c:	6863      	ldr	r3, [r4, #4]
 8001d5e:	bf08      	it	eq
 8001d60:	f8c8 1000 	streq.w	r1, [r8]
 8001d64:	5162      	str	r2, [r4, r5]
 8001d66:	604b      	str	r3, [r1, #4]
 8001d68:	4630      	mov	r0, r6
 8001d6a:	f000 f82f 	bl	8001dcc <__malloc_unlock>
 8001d6e:	f104 000b 	add.w	r0, r4, #11
 8001d72:	1d23      	adds	r3, r4, #4
 8001d74:	f020 0007 	bic.w	r0, r0, #7
 8001d78:	1ac2      	subs	r2, r0, r3
 8001d7a:	bf1c      	itt	ne
 8001d7c:	1a1b      	subne	r3, r3, r0
 8001d7e:	50a3      	strne	r3, [r4, r2]
 8001d80:	e7af      	b.n	8001ce2 <_malloc_r+0x22>
 8001d82:	6862      	ldr	r2, [r4, #4]
 8001d84:	42a3      	cmp	r3, r4
 8001d86:	bf0c      	ite	eq
 8001d88:	f8c8 2000 	streq.w	r2, [r8]
 8001d8c:	605a      	strne	r2, [r3, #4]
 8001d8e:	e7eb      	b.n	8001d68 <_malloc_r+0xa8>
 8001d90:	4623      	mov	r3, r4
 8001d92:	6864      	ldr	r4, [r4, #4]
 8001d94:	e7ae      	b.n	8001cf4 <_malloc_r+0x34>
 8001d96:	463c      	mov	r4, r7
 8001d98:	687f      	ldr	r7, [r7, #4]
 8001d9a:	e7b6      	b.n	8001d0a <_malloc_r+0x4a>
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	42a3      	cmp	r3, r4
 8001da2:	d1fb      	bne.n	8001d9c <_malloc_r+0xdc>
 8001da4:	2300      	movs	r3, #0
 8001da6:	6053      	str	r3, [r2, #4]
 8001da8:	e7de      	b.n	8001d68 <_malloc_r+0xa8>
 8001daa:	230c      	movs	r3, #12
 8001dac:	4630      	mov	r0, r6
 8001dae:	6033      	str	r3, [r6, #0]
 8001db0:	f000 f80c 	bl	8001dcc <__malloc_unlock>
 8001db4:	e794      	b.n	8001ce0 <_malloc_r+0x20>
 8001db6:	6005      	str	r5, [r0, #0]
 8001db8:	e7d6      	b.n	8001d68 <_malloc_r+0xa8>
 8001dba:	bf00      	nop
 8001dbc:	20000260 	.word	0x20000260

08001dc0 <__malloc_lock>:
 8001dc0:	4801      	ldr	r0, [pc, #4]	@ (8001dc8 <__malloc_lock+0x8>)
 8001dc2:	f7ff bf11 	b.w	8001be8 <__retarget_lock_acquire_recursive>
 8001dc6:	bf00      	nop
 8001dc8:	20000258 	.word	0x20000258

08001dcc <__malloc_unlock>:
 8001dcc:	4801      	ldr	r0, [pc, #4]	@ (8001dd4 <__malloc_unlock+0x8>)
 8001dce:	f7ff bf0c 	b.w	8001bea <__retarget_lock_release_recursive>
 8001dd2:	bf00      	nop
 8001dd4:	20000258 	.word	0x20000258

08001dd8 <__ssputs_r>:
 8001dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ddc:	461f      	mov	r7, r3
 8001dde:	688e      	ldr	r6, [r1, #8]
 8001de0:	4682      	mov	sl, r0
 8001de2:	42be      	cmp	r6, r7
 8001de4:	460c      	mov	r4, r1
 8001de6:	4690      	mov	r8, r2
 8001de8:	680b      	ldr	r3, [r1, #0]
 8001dea:	d82d      	bhi.n	8001e48 <__ssputs_r+0x70>
 8001dec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001df0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001df4:	d026      	beq.n	8001e44 <__ssputs_r+0x6c>
 8001df6:	6965      	ldr	r5, [r4, #20]
 8001df8:	6909      	ldr	r1, [r1, #16]
 8001dfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001dfe:	eba3 0901 	sub.w	r9, r3, r1
 8001e02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001e06:	1c7b      	adds	r3, r7, #1
 8001e08:	444b      	add	r3, r9
 8001e0a:	106d      	asrs	r5, r5, #1
 8001e0c:	429d      	cmp	r5, r3
 8001e0e:	bf38      	it	cc
 8001e10:	461d      	movcc	r5, r3
 8001e12:	0553      	lsls	r3, r2, #21
 8001e14:	d527      	bpl.n	8001e66 <__ssputs_r+0x8e>
 8001e16:	4629      	mov	r1, r5
 8001e18:	f7ff ff52 	bl	8001cc0 <_malloc_r>
 8001e1c:	4606      	mov	r6, r0
 8001e1e:	b360      	cbz	r0, 8001e7a <__ssputs_r+0xa2>
 8001e20:	464a      	mov	r2, r9
 8001e22:	6921      	ldr	r1, [r4, #16]
 8001e24:	f000 fafa 	bl	800241c <memcpy>
 8001e28:	89a3      	ldrh	r3, [r4, #12]
 8001e2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e32:	81a3      	strh	r3, [r4, #12]
 8001e34:	6126      	str	r6, [r4, #16]
 8001e36:	444e      	add	r6, r9
 8001e38:	6026      	str	r6, [r4, #0]
 8001e3a:	463e      	mov	r6, r7
 8001e3c:	6165      	str	r5, [r4, #20]
 8001e3e:	eba5 0509 	sub.w	r5, r5, r9
 8001e42:	60a5      	str	r5, [r4, #8]
 8001e44:	42be      	cmp	r6, r7
 8001e46:	d900      	bls.n	8001e4a <__ssputs_r+0x72>
 8001e48:	463e      	mov	r6, r7
 8001e4a:	4632      	mov	r2, r6
 8001e4c:	4641      	mov	r1, r8
 8001e4e:	6820      	ldr	r0, [r4, #0]
 8001e50:	f000 faac 	bl	80023ac <memmove>
 8001e54:	2000      	movs	r0, #0
 8001e56:	68a3      	ldr	r3, [r4, #8]
 8001e58:	1b9b      	subs	r3, r3, r6
 8001e5a:	60a3      	str	r3, [r4, #8]
 8001e5c:	6823      	ldr	r3, [r4, #0]
 8001e5e:	4433      	add	r3, r6
 8001e60:	6023      	str	r3, [r4, #0]
 8001e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e66:	462a      	mov	r2, r5
 8001e68:	f000 fae6 	bl	8002438 <_realloc_r>
 8001e6c:	4606      	mov	r6, r0
 8001e6e:	2800      	cmp	r0, #0
 8001e70:	d1e0      	bne.n	8001e34 <__ssputs_r+0x5c>
 8001e72:	4650      	mov	r0, sl
 8001e74:	6921      	ldr	r1, [r4, #16]
 8001e76:	f7ff feb9 	bl	8001bec <_free_r>
 8001e7a:	230c      	movs	r3, #12
 8001e7c:	f8ca 3000 	str.w	r3, [sl]
 8001e80:	89a3      	ldrh	r3, [r4, #12]
 8001e82:	f04f 30ff 	mov.w	r0, #4294967295
 8001e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e8a:	81a3      	strh	r3, [r4, #12]
 8001e8c:	e7e9      	b.n	8001e62 <__ssputs_r+0x8a>
	...

08001e90 <_svfiprintf_r>:
 8001e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e94:	4698      	mov	r8, r3
 8001e96:	898b      	ldrh	r3, [r1, #12]
 8001e98:	4607      	mov	r7, r0
 8001e9a:	061b      	lsls	r3, r3, #24
 8001e9c:	460d      	mov	r5, r1
 8001e9e:	4614      	mov	r4, r2
 8001ea0:	b09d      	sub	sp, #116	@ 0x74
 8001ea2:	d510      	bpl.n	8001ec6 <_svfiprintf_r+0x36>
 8001ea4:	690b      	ldr	r3, [r1, #16]
 8001ea6:	b973      	cbnz	r3, 8001ec6 <_svfiprintf_r+0x36>
 8001ea8:	2140      	movs	r1, #64	@ 0x40
 8001eaa:	f7ff ff09 	bl	8001cc0 <_malloc_r>
 8001eae:	6028      	str	r0, [r5, #0]
 8001eb0:	6128      	str	r0, [r5, #16]
 8001eb2:	b930      	cbnz	r0, 8001ec2 <_svfiprintf_r+0x32>
 8001eb4:	230c      	movs	r3, #12
 8001eb6:	603b      	str	r3, [r7, #0]
 8001eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ebc:	b01d      	add	sp, #116	@ 0x74
 8001ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ec2:	2340      	movs	r3, #64	@ 0x40
 8001ec4:	616b      	str	r3, [r5, #20]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8001eca:	2320      	movs	r3, #32
 8001ecc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001ed0:	2330      	movs	r3, #48	@ 0x30
 8001ed2:	f04f 0901 	mov.w	r9, #1
 8001ed6:	f8cd 800c 	str.w	r8, [sp, #12]
 8001eda:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002074 <_svfiprintf_r+0x1e4>
 8001ede:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001ee2:	4623      	mov	r3, r4
 8001ee4:	469a      	mov	sl, r3
 8001ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001eea:	b10a      	cbz	r2, 8001ef0 <_svfiprintf_r+0x60>
 8001eec:	2a25      	cmp	r2, #37	@ 0x25
 8001eee:	d1f9      	bne.n	8001ee4 <_svfiprintf_r+0x54>
 8001ef0:	ebba 0b04 	subs.w	fp, sl, r4
 8001ef4:	d00b      	beq.n	8001f0e <_svfiprintf_r+0x7e>
 8001ef6:	465b      	mov	r3, fp
 8001ef8:	4622      	mov	r2, r4
 8001efa:	4629      	mov	r1, r5
 8001efc:	4638      	mov	r0, r7
 8001efe:	f7ff ff6b 	bl	8001dd8 <__ssputs_r>
 8001f02:	3001      	adds	r0, #1
 8001f04:	f000 80a7 	beq.w	8002056 <_svfiprintf_r+0x1c6>
 8001f08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001f0a:	445a      	add	r2, fp
 8001f0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8001f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 809f 	beq.w	8002056 <_svfiprintf_r+0x1c6>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001f22:	f10a 0a01 	add.w	sl, sl, #1
 8001f26:	9304      	str	r3, [sp, #16]
 8001f28:	9307      	str	r3, [sp, #28]
 8001f2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001f2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8001f30:	4654      	mov	r4, sl
 8001f32:	2205      	movs	r2, #5
 8001f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f38:	484e      	ldr	r0, [pc, #312]	@ (8002074 <_svfiprintf_r+0x1e4>)
 8001f3a:	f000 fa61 	bl	8002400 <memchr>
 8001f3e:	9a04      	ldr	r2, [sp, #16]
 8001f40:	b9d8      	cbnz	r0, 8001f7a <_svfiprintf_r+0xea>
 8001f42:	06d0      	lsls	r0, r2, #27
 8001f44:	bf44      	itt	mi
 8001f46:	2320      	movmi	r3, #32
 8001f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f4c:	0711      	lsls	r1, r2, #28
 8001f4e:	bf44      	itt	mi
 8001f50:	232b      	movmi	r3, #43	@ 0x2b
 8001f52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001f56:	f89a 3000 	ldrb.w	r3, [sl]
 8001f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f5c:	d015      	beq.n	8001f8a <_svfiprintf_r+0xfa>
 8001f5e:	4654      	mov	r4, sl
 8001f60:	2000      	movs	r0, #0
 8001f62:	f04f 0c0a 	mov.w	ip, #10
 8001f66:	9a07      	ldr	r2, [sp, #28]
 8001f68:	4621      	mov	r1, r4
 8001f6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001f6e:	3b30      	subs	r3, #48	@ 0x30
 8001f70:	2b09      	cmp	r3, #9
 8001f72:	d94b      	bls.n	800200c <_svfiprintf_r+0x17c>
 8001f74:	b1b0      	cbz	r0, 8001fa4 <_svfiprintf_r+0x114>
 8001f76:	9207      	str	r2, [sp, #28]
 8001f78:	e014      	b.n	8001fa4 <_svfiprintf_r+0x114>
 8001f7a:	eba0 0308 	sub.w	r3, r0, r8
 8001f7e:	fa09 f303 	lsl.w	r3, r9, r3
 8001f82:	4313      	orrs	r3, r2
 8001f84:	46a2      	mov	sl, r4
 8001f86:	9304      	str	r3, [sp, #16]
 8001f88:	e7d2      	b.n	8001f30 <_svfiprintf_r+0xa0>
 8001f8a:	9b03      	ldr	r3, [sp, #12]
 8001f8c:	1d19      	adds	r1, r3, #4
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	9103      	str	r1, [sp, #12]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	bfbb      	ittet	lt
 8001f96:	425b      	neglt	r3, r3
 8001f98:	f042 0202 	orrlt.w	r2, r2, #2
 8001f9c:	9307      	strge	r3, [sp, #28]
 8001f9e:	9307      	strlt	r3, [sp, #28]
 8001fa0:	bfb8      	it	lt
 8001fa2:	9204      	strlt	r2, [sp, #16]
 8001fa4:	7823      	ldrb	r3, [r4, #0]
 8001fa6:	2b2e      	cmp	r3, #46	@ 0x2e
 8001fa8:	d10a      	bne.n	8001fc0 <_svfiprintf_r+0x130>
 8001faa:	7863      	ldrb	r3, [r4, #1]
 8001fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8001fae:	d132      	bne.n	8002016 <_svfiprintf_r+0x186>
 8001fb0:	9b03      	ldr	r3, [sp, #12]
 8001fb2:	3402      	adds	r4, #2
 8001fb4:	1d1a      	adds	r2, r3, #4
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	9203      	str	r2, [sp, #12]
 8001fba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001fbe:	9305      	str	r3, [sp, #20]
 8001fc0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002078 <_svfiprintf_r+0x1e8>
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	4650      	mov	r0, sl
 8001fc8:	7821      	ldrb	r1, [r4, #0]
 8001fca:	f000 fa19 	bl	8002400 <memchr>
 8001fce:	b138      	cbz	r0, 8001fe0 <_svfiprintf_r+0x150>
 8001fd0:	2240      	movs	r2, #64	@ 0x40
 8001fd2:	9b04      	ldr	r3, [sp, #16]
 8001fd4:	eba0 000a 	sub.w	r0, r0, sl
 8001fd8:	4082      	lsls	r2, r0
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	3401      	adds	r4, #1
 8001fde:	9304      	str	r3, [sp, #16]
 8001fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fe4:	2206      	movs	r2, #6
 8001fe6:	4825      	ldr	r0, [pc, #148]	@ (800207c <_svfiprintf_r+0x1ec>)
 8001fe8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001fec:	f000 fa08 	bl	8002400 <memchr>
 8001ff0:	2800      	cmp	r0, #0
 8001ff2:	d036      	beq.n	8002062 <_svfiprintf_r+0x1d2>
 8001ff4:	4b22      	ldr	r3, [pc, #136]	@ (8002080 <_svfiprintf_r+0x1f0>)
 8001ff6:	bb1b      	cbnz	r3, 8002040 <_svfiprintf_r+0x1b0>
 8001ff8:	9b03      	ldr	r3, [sp, #12]
 8001ffa:	3307      	adds	r3, #7
 8001ffc:	f023 0307 	bic.w	r3, r3, #7
 8002000:	3308      	adds	r3, #8
 8002002:	9303      	str	r3, [sp, #12]
 8002004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002006:	4433      	add	r3, r6
 8002008:	9309      	str	r3, [sp, #36]	@ 0x24
 800200a:	e76a      	b.n	8001ee2 <_svfiprintf_r+0x52>
 800200c:	460c      	mov	r4, r1
 800200e:	2001      	movs	r0, #1
 8002010:	fb0c 3202 	mla	r2, ip, r2, r3
 8002014:	e7a8      	b.n	8001f68 <_svfiprintf_r+0xd8>
 8002016:	2300      	movs	r3, #0
 8002018:	f04f 0c0a 	mov.w	ip, #10
 800201c:	4619      	mov	r1, r3
 800201e:	3401      	adds	r4, #1
 8002020:	9305      	str	r3, [sp, #20]
 8002022:	4620      	mov	r0, r4
 8002024:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002028:	3a30      	subs	r2, #48	@ 0x30
 800202a:	2a09      	cmp	r2, #9
 800202c:	d903      	bls.n	8002036 <_svfiprintf_r+0x1a6>
 800202e:	2b00      	cmp	r3, #0
 8002030:	d0c6      	beq.n	8001fc0 <_svfiprintf_r+0x130>
 8002032:	9105      	str	r1, [sp, #20]
 8002034:	e7c4      	b.n	8001fc0 <_svfiprintf_r+0x130>
 8002036:	4604      	mov	r4, r0
 8002038:	2301      	movs	r3, #1
 800203a:	fb0c 2101 	mla	r1, ip, r1, r2
 800203e:	e7f0      	b.n	8002022 <_svfiprintf_r+0x192>
 8002040:	ab03      	add	r3, sp, #12
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	462a      	mov	r2, r5
 8002046:	4638      	mov	r0, r7
 8002048:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <_svfiprintf_r+0x1f4>)
 800204a:	a904      	add	r1, sp, #16
 800204c:	f3af 8000 	nop.w
 8002050:	1c42      	adds	r2, r0, #1
 8002052:	4606      	mov	r6, r0
 8002054:	d1d6      	bne.n	8002004 <_svfiprintf_r+0x174>
 8002056:	89ab      	ldrh	r3, [r5, #12]
 8002058:	065b      	lsls	r3, r3, #25
 800205a:	f53f af2d 	bmi.w	8001eb8 <_svfiprintf_r+0x28>
 800205e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002060:	e72c      	b.n	8001ebc <_svfiprintf_r+0x2c>
 8002062:	ab03      	add	r3, sp, #12
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	462a      	mov	r2, r5
 8002068:	4638      	mov	r0, r7
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <_svfiprintf_r+0x1f4>)
 800206c:	a904      	add	r1, sp, #16
 800206e:	f000 f87d 	bl	800216c <_printf_i>
 8002072:	e7ed      	b.n	8002050 <_svfiprintf_r+0x1c0>
 8002074:	08002512 	.word	0x08002512
 8002078:	08002518 	.word	0x08002518
 800207c:	0800251c 	.word	0x0800251c
 8002080:	00000000 	.word	0x00000000
 8002084:	08001dd9 	.word	0x08001dd9

08002088 <_printf_common>:
 8002088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800208c:	4616      	mov	r6, r2
 800208e:	4698      	mov	r8, r3
 8002090:	688a      	ldr	r2, [r1, #8]
 8002092:	690b      	ldr	r3, [r1, #16]
 8002094:	4607      	mov	r7, r0
 8002096:	4293      	cmp	r3, r2
 8002098:	bfb8      	it	lt
 800209a:	4613      	movlt	r3, r2
 800209c:	6033      	str	r3, [r6, #0]
 800209e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80020a2:	460c      	mov	r4, r1
 80020a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80020a8:	b10a      	cbz	r2, 80020ae <_printf_common+0x26>
 80020aa:	3301      	adds	r3, #1
 80020ac:	6033      	str	r3, [r6, #0]
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	0699      	lsls	r1, r3, #26
 80020b2:	bf42      	ittt	mi
 80020b4:	6833      	ldrmi	r3, [r6, #0]
 80020b6:	3302      	addmi	r3, #2
 80020b8:	6033      	strmi	r3, [r6, #0]
 80020ba:	6825      	ldr	r5, [r4, #0]
 80020bc:	f015 0506 	ands.w	r5, r5, #6
 80020c0:	d106      	bne.n	80020d0 <_printf_common+0x48>
 80020c2:	f104 0a19 	add.w	sl, r4, #25
 80020c6:	68e3      	ldr	r3, [r4, #12]
 80020c8:	6832      	ldr	r2, [r6, #0]
 80020ca:	1a9b      	subs	r3, r3, r2
 80020cc:	42ab      	cmp	r3, r5
 80020ce:	dc2b      	bgt.n	8002128 <_printf_common+0xa0>
 80020d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80020d4:	6822      	ldr	r2, [r4, #0]
 80020d6:	3b00      	subs	r3, #0
 80020d8:	bf18      	it	ne
 80020da:	2301      	movne	r3, #1
 80020dc:	0692      	lsls	r2, r2, #26
 80020de:	d430      	bmi.n	8002142 <_printf_common+0xba>
 80020e0:	4641      	mov	r1, r8
 80020e2:	4638      	mov	r0, r7
 80020e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80020e8:	47c8      	blx	r9
 80020ea:	3001      	adds	r0, #1
 80020ec:	d023      	beq.n	8002136 <_printf_common+0xae>
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	6922      	ldr	r2, [r4, #16]
 80020f2:	f003 0306 	and.w	r3, r3, #6
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	bf14      	ite	ne
 80020fa:	2500      	movne	r5, #0
 80020fc:	6833      	ldreq	r3, [r6, #0]
 80020fe:	f04f 0600 	mov.w	r6, #0
 8002102:	bf08      	it	eq
 8002104:	68e5      	ldreq	r5, [r4, #12]
 8002106:	f104 041a 	add.w	r4, r4, #26
 800210a:	bf08      	it	eq
 800210c:	1aed      	subeq	r5, r5, r3
 800210e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002112:	bf08      	it	eq
 8002114:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002118:	4293      	cmp	r3, r2
 800211a:	bfc4      	itt	gt
 800211c:	1a9b      	subgt	r3, r3, r2
 800211e:	18ed      	addgt	r5, r5, r3
 8002120:	42b5      	cmp	r5, r6
 8002122:	d11a      	bne.n	800215a <_printf_common+0xd2>
 8002124:	2000      	movs	r0, #0
 8002126:	e008      	b.n	800213a <_printf_common+0xb2>
 8002128:	2301      	movs	r3, #1
 800212a:	4652      	mov	r2, sl
 800212c:	4641      	mov	r1, r8
 800212e:	4638      	mov	r0, r7
 8002130:	47c8      	blx	r9
 8002132:	3001      	adds	r0, #1
 8002134:	d103      	bne.n	800213e <_printf_common+0xb6>
 8002136:	f04f 30ff 	mov.w	r0, #4294967295
 800213a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800213e:	3501      	adds	r5, #1
 8002140:	e7c1      	b.n	80020c6 <_printf_common+0x3e>
 8002142:	2030      	movs	r0, #48	@ 0x30
 8002144:	18e1      	adds	r1, r4, r3
 8002146:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002150:	4422      	add	r2, r4
 8002152:	3302      	adds	r3, #2
 8002154:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002158:	e7c2      	b.n	80020e0 <_printf_common+0x58>
 800215a:	2301      	movs	r3, #1
 800215c:	4622      	mov	r2, r4
 800215e:	4641      	mov	r1, r8
 8002160:	4638      	mov	r0, r7
 8002162:	47c8      	blx	r9
 8002164:	3001      	adds	r0, #1
 8002166:	d0e6      	beq.n	8002136 <_printf_common+0xae>
 8002168:	3601      	adds	r6, #1
 800216a:	e7d9      	b.n	8002120 <_printf_common+0x98>

0800216c <_printf_i>:
 800216c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002170:	7e0f      	ldrb	r7, [r1, #24]
 8002172:	4691      	mov	r9, r2
 8002174:	2f78      	cmp	r7, #120	@ 0x78
 8002176:	4680      	mov	r8, r0
 8002178:	460c      	mov	r4, r1
 800217a:	469a      	mov	sl, r3
 800217c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800217e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002182:	d807      	bhi.n	8002194 <_printf_i+0x28>
 8002184:	2f62      	cmp	r7, #98	@ 0x62
 8002186:	d80a      	bhi.n	800219e <_printf_i+0x32>
 8002188:	2f00      	cmp	r7, #0
 800218a:	f000 80d3 	beq.w	8002334 <_printf_i+0x1c8>
 800218e:	2f58      	cmp	r7, #88	@ 0x58
 8002190:	f000 80ba 	beq.w	8002308 <_printf_i+0x19c>
 8002194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002198:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800219c:	e03a      	b.n	8002214 <_printf_i+0xa8>
 800219e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80021a2:	2b15      	cmp	r3, #21
 80021a4:	d8f6      	bhi.n	8002194 <_printf_i+0x28>
 80021a6:	a101      	add	r1, pc, #4	@ (adr r1, 80021ac <_printf_i+0x40>)
 80021a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80021ac:	08002205 	.word	0x08002205
 80021b0:	08002219 	.word	0x08002219
 80021b4:	08002195 	.word	0x08002195
 80021b8:	08002195 	.word	0x08002195
 80021bc:	08002195 	.word	0x08002195
 80021c0:	08002195 	.word	0x08002195
 80021c4:	08002219 	.word	0x08002219
 80021c8:	08002195 	.word	0x08002195
 80021cc:	08002195 	.word	0x08002195
 80021d0:	08002195 	.word	0x08002195
 80021d4:	08002195 	.word	0x08002195
 80021d8:	0800231b 	.word	0x0800231b
 80021dc:	08002243 	.word	0x08002243
 80021e0:	080022d5 	.word	0x080022d5
 80021e4:	08002195 	.word	0x08002195
 80021e8:	08002195 	.word	0x08002195
 80021ec:	0800233d 	.word	0x0800233d
 80021f0:	08002195 	.word	0x08002195
 80021f4:	08002243 	.word	0x08002243
 80021f8:	08002195 	.word	0x08002195
 80021fc:	08002195 	.word	0x08002195
 8002200:	080022dd 	.word	0x080022dd
 8002204:	6833      	ldr	r3, [r6, #0]
 8002206:	1d1a      	adds	r2, r3, #4
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6032      	str	r2, [r6, #0]
 800220c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002210:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002214:	2301      	movs	r3, #1
 8002216:	e09e      	b.n	8002356 <_printf_i+0x1ea>
 8002218:	6833      	ldr	r3, [r6, #0]
 800221a:	6820      	ldr	r0, [r4, #0]
 800221c:	1d19      	adds	r1, r3, #4
 800221e:	6031      	str	r1, [r6, #0]
 8002220:	0606      	lsls	r6, r0, #24
 8002222:	d501      	bpl.n	8002228 <_printf_i+0xbc>
 8002224:	681d      	ldr	r5, [r3, #0]
 8002226:	e003      	b.n	8002230 <_printf_i+0xc4>
 8002228:	0645      	lsls	r5, r0, #25
 800222a:	d5fb      	bpl.n	8002224 <_printf_i+0xb8>
 800222c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002230:	2d00      	cmp	r5, #0
 8002232:	da03      	bge.n	800223c <_printf_i+0xd0>
 8002234:	232d      	movs	r3, #45	@ 0x2d
 8002236:	426d      	negs	r5, r5
 8002238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800223c:	230a      	movs	r3, #10
 800223e:	4859      	ldr	r0, [pc, #356]	@ (80023a4 <_printf_i+0x238>)
 8002240:	e011      	b.n	8002266 <_printf_i+0xfa>
 8002242:	6821      	ldr	r1, [r4, #0]
 8002244:	6833      	ldr	r3, [r6, #0]
 8002246:	0608      	lsls	r0, r1, #24
 8002248:	f853 5b04 	ldr.w	r5, [r3], #4
 800224c:	d402      	bmi.n	8002254 <_printf_i+0xe8>
 800224e:	0649      	lsls	r1, r1, #25
 8002250:	bf48      	it	mi
 8002252:	b2ad      	uxthmi	r5, r5
 8002254:	2f6f      	cmp	r7, #111	@ 0x6f
 8002256:	6033      	str	r3, [r6, #0]
 8002258:	bf14      	ite	ne
 800225a:	230a      	movne	r3, #10
 800225c:	2308      	moveq	r3, #8
 800225e:	4851      	ldr	r0, [pc, #324]	@ (80023a4 <_printf_i+0x238>)
 8002260:	2100      	movs	r1, #0
 8002262:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002266:	6866      	ldr	r6, [r4, #4]
 8002268:	2e00      	cmp	r6, #0
 800226a:	bfa8      	it	ge
 800226c:	6821      	ldrge	r1, [r4, #0]
 800226e:	60a6      	str	r6, [r4, #8]
 8002270:	bfa4      	itt	ge
 8002272:	f021 0104 	bicge.w	r1, r1, #4
 8002276:	6021      	strge	r1, [r4, #0]
 8002278:	b90d      	cbnz	r5, 800227e <_printf_i+0x112>
 800227a:	2e00      	cmp	r6, #0
 800227c:	d04b      	beq.n	8002316 <_printf_i+0x1aa>
 800227e:	4616      	mov	r6, r2
 8002280:	fbb5 f1f3 	udiv	r1, r5, r3
 8002284:	fb03 5711 	mls	r7, r3, r1, r5
 8002288:	5dc7      	ldrb	r7, [r0, r7]
 800228a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800228e:	462f      	mov	r7, r5
 8002290:	42bb      	cmp	r3, r7
 8002292:	460d      	mov	r5, r1
 8002294:	d9f4      	bls.n	8002280 <_printf_i+0x114>
 8002296:	2b08      	cmp	r3, #8
 8002298:	d10b      	bne.n	80022b2 <_printf_i+0x146>
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	07df      	lsls	r7, r3, #31
 800229e:	d508      	bpl.n	80022b2 <_printf_i+0x146>
 80022a0:	6923      	ldr	r3, [r4, #16]
 80022a2:	6861      	ldr	r1, [r4, #4]
 80022a4:	4299      	cmp	r1, r3
 80022a6:	bfde      	ittt	le
 80022a8:	2330      	movle	r3, #48	@ 0x30
 80022aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80022ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80022b2:	1b92      	subs	r2, r2, r6
 80022b4:	6122      	str	r2, [r4, #16]
 80022b6:	464b      	mov	r3, r9
 80022b8:	4621      	mov	r1, r4
 80022ba:	4640      	mov	r0, r8
 80022bc:	f8cd a000 	str.w	sl, [sp]
 80022c0:	aa03      	add	r2, sp, #12
 80022c2:	f7ff fee1 	bl	8002088 <_printf_common>
 80022c6:	3001      	adds	r0, #1
 80022c8:	d14a      	bne.n	8002360 <_printf_i+0x1f4>
 80022ca:	f04f 30ff 	mov.w	r0, #4294967295
 80022ce:	b004      	add	sp, #16
 80022d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	f043 0320 	orr.w	r3, r3, #32
 80022da:	6023      	str	r3, [r4, #0]
 80022dc:	2778      	movs	r7, #120	@ 0x78
 80022de:	4832      	ldr	r0, [pc, #200]	@ (80023a8 <_printf_i+0x23c>)
 80022e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	6831      	ldr	r1, [r6, #0]
 80022e8:	061f      	lsls	r7, r3, #24
 80022ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80022ee:	d402      	bmi.n	80022f6 <_printf_i+0x18a>
 80022f0:	065f      	lsls	r7, r3, #25
 80022f2:	bf48      	it	mi
 80022f4:	b2ad      	uxthmi	r5, r5
 80022f6:	6031      	str	r1, [r6, #0]
 80022f8:	07d9      	lsls	r1, r3, #31
 80022fa:	bf44      	itt	mi
 80022fc:	f043 0320 	orrmi.w	r3, r3, #32
 8002300:	6023      	strmi	r3, [r4, #0]
 8002302:	b11d      	cbz	r5, 800230c <_printf_i+0x1a0>
 8002304:	2310      	movs	r3, #16
 8002306:	e7ab      	b.n	8002260 <_printf_i+0xf4>
 8002308:	4826      	ldr	r0, [pc, #152]	@ (80023a4 <_printf_i+0x238>)
 800230a:	e7e9      	b.n	80022e0 <_printf_i+0x174>
 800230c:	6823      	ldr	r3, [r4, #0]
 800230e:	f023 0320 	bic.w	r3, r3, #32
 8002312:	6023      	str	r3, [r4, #0]
 8002314:	e7f6      	b.n	8002304 <_printf_i+0x198>
 8002316:	4616      	mov	r6, r2
 8002318:	e7bd      	b.n	8002296 <_printf_i+0x12a>
 800231a:	6833      	ldr	r3, [r6, #0]
 800231c:	6825      	ldr	r5, [r4, #0]
 800231e:	1d18      	adds	r0, r3, #4
 8002320:	6961      	ldr	r1, [r4, #20]
 8002322:	6030      	str	r0, [r6, #0]
 8002324:	062e      	lsls	r6, r5, #24
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	d501      	bpl.n	800232e <_printf_i+0x1c2>
 800232a:	6019      	str	r1, [r3, #0]
 800232c:	e002      	b.n	8002334 <_printf_i+0x1c8>
 800232e:	0668      	lsls	r0, r5, #25
 8002330:	d5fb      	bpl.n	800232a <_printf_i+0x1be>
 8002332:	8019      	strh	r1, [r3, #0]
 8002334:	2300      	movs	r3, #0
 8002336:	4616      	mov	r6, r2
 8002338:	6123      	str	r3, [r4, #16]
 800233a:	e7bc      	b.n	80022b6 <_printf_i+0x14a>
 800233c:	6833      	ldr	r3, [r6, #0]
 800233e:	2100      	movs	r1, #0
 8002340:	1d1a      	adds	r2, r3, #4
 8002342:	6032      	str	r2, [r6, #0]
 8002344:	681e      	ldr	r6, [r3, #0]
 8002346:	6862      	ldr	r2, [r4, #4]
 8002348:	4630      	mov	r0, r6
 800234a:	f000 f859 	bl	8002400 <memchr>
 800234e:	b108      	cbz	r0, 8002354 <_printf_i+0x1e8>
 8002350:	1b80      	subs	r0, r0, r6
 8002352:	6060      	str	r0, [r4, #4]
 8002354:	6863      	ldr	r3, [r4, #4]
 8002356:	6123      	str	r3, [r4, #16]
 8002358:	2300      	movs	r3, #0
 800235a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800235e:	e7aa      	b.n	80022b6 <_printf_i+0x14a>
 8002360:	4632      	mov	r2, r6
 8002362:	4649      	mov	r1, r9
 8002364:	4640      	mov	r0, r8
 8002366:	6923      	ldr	r3, [r4, #16]
 8002368:	47d0      	blx	sl
 800236a:	3001      	adds	r0, #1
 800236c:	d0ad      	beq.n	80022ca <_printf_i+0x15e>
 800236e:	6823      	ldr	r3, [r4, #0]
 8002370:	079b      	lsls	r3, r3, #30
 8002372:	d413      	bmi.n	800239c <_printf_i+0x230>
 8002374:	68e0      	ldr	r0, [r4, #12]
 8002376:	9b03      	ldr	r3, [sp, #12]
 8002378:	4298      	cmp	r0, r3
 800237a:	bfb8      	it	lt
 800237c:	4618      	movlt	r0, r3
 800237e:	e7a6      	b.n	80022ce <_printf_i+0x162>
 8002380:	2301      	movs	r3, #1
 8002382:	4632      	mov	r2, r6
 8002384:	4649      	mov	r1, r9
 8002386:	4640      	mov	r0, r8
 8002388:	47d0      	blx	sl
 800238a:	3001      	adds	r0, #1
 800238c:	d09d      	beq.n	80022ca <_printf_i+0x15e>
 800238e:	3501      	adds	r5, #1
 8002390:	68e3      	ldr	r3, [r4, #12]
 8002392:	9903      	ldr	r1, [sp, #12]
 8002394:	1a5b      	subs	r3, r3, r1
 8002396:	42ab      	cmp	r3, r5
 8002398:	dcf2      	bgt.n	8002380 <_printf_i+0x214>
 800239a:	e7eb      	b.n	8002374 <_printf_i+0x208>
 800239c:	2500      	movs	r5, #0
 800239e:	f104 0619 	add.w	r6, r4, #25
 80023a2:	e7f5      	b.n	8002390 <_printf_i+0x224>
 80023a4:	08002523 	.word	0x08002523
 80023a8:	08002534 	.word	0x08002534

080023ac <memmove>:
 80023ac:	4288      	cmp	r0, r1
 80023ae:	b510      	push	{r4, lr}
 80023b0:	eb01 0402 	add.w	r4, r1, r2
 80023b4:	d902      	bls.n	80023bc <memmove+0x10>
 80023b6:	4284      	cmp	r4, r0
 80023b8:	4623      	mov	r3, r4
 80023ba:	d807      	bhi.n	80023cc <memmove+0x20>
 80023bc:	1e43      	subs	r3, r0, #1
 80023be:	42a1      	cmp	r1, r4
 80023c0:	d008      	beq.n	80023d4 <memmove+0x28>
 80023c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80023c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80023ca:	e7f8      	b.n	80023be <memmove+0x12>
 80023cc:	4601      	mov	r1, r0
 80023ce:	4402      	add	r2, r0
 80023d0:	428a      	cmp	r2, r1
 80023d2:	d100      	bne.n	80023d6 <memmove+0x2a>
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80023da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80023de:	e7f7      	b.n	80023d0 <memmove+0x24>

080023e0 <_sbrk_r>:
 80023e0:	b538      	push	{r3, r4, r5, lr}
 80023e2:	2300      	movs	r3, #0
 80023e4:	4d05      	ldr	r5, [pc, #20]	@ (80023fc <_sbrk_r+0x1c>)
 80023e6:	4604      	mov	r4, r0
 80023e8:	4608      	mov	r0, r1
 80023ea:	602b      	str	r3, [r5, #0]
 80023ec:	f7fe f8b0 	bl	8000550 <_sbrk>
 80023f0:	1c43      	adds	r3, r0, #1
 80023f2:	d102      	bne.n	80023fa <_sbrk_r+0x1a>
 80023f4:	682b      	ldr	r3, [r5, #0]
 80023f6:	b103      	cbz	r3, 80023fa <_sbrk_r+0x1a>
 80023f8:	6023      	str	r3, [r4, #0]
 80023fa:	bd38      	pop	{r3, r4, r5, pc}
 80023fc:	20000254 	.word	0x20000254

08002400 <memchr>:
 8002400:	4603      	mov	r3, r0
 8002402:	b510      	push	{r4, lr}
 8002404:	b2c9      	uxtb	r1, r1
 8002406:	4402      	add	r2, r0
 8002408:	4293      	cmp	r3, r2
 800240a:	4618      	mov	r0, r3
 800240c:	d101      	bne.n	8002412 <memchr+0x12>
 800240e:	2000      	movs	r0, #0
 8002410:	e003      	b.n	800241a <memchr+0x1a>
 8002412:	7804      	ldrb	r4, [r0, #0]
 8002414:	3301      	adds	r3, #1
 8002416:	428c      	cmp	r4, r1
 8002418:	d1f6      	bne.n	8002408 <memchr+0x8>
 800241a:	bd10      	pop	{r4, pc}

0800241c <memcpy>:
 800241c:	440a      	add	r2, r1
 800241e:	4291      	cmp	r1, r2
 8002420:	f100 33ff 	add.w	r3, r0, #4294967295
 8002424:	d100      	bne.n	8002428 <memcpy+0xc>
 8002426:	4770      	bx	lr
 8002428:	b510      	push	{r4, lr}
 800242a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800242e:	4291      	cmp	r1, r2
 8002430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002434:	d1f9      	bne.n	800242a <memcpy+0xe>
 8002436:	bd10      	pop	{r4, pc}

08002438 <_realloc_r>:
 8002438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800243c:	4680      	mov	r8, r0
 800243e:	4615      	mov	r5, r2
 8002440:	460c      	mov	r4, r1
 8002442:	b921      	cbnz	r1, 800244e <_realloc_r+0x16>
 8002444:	4611      	mov	r1, r2
 8002446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800244a:	f7ff bc39 	b.w	8001cc0 <_malloc_r>
 800244e:	b92a      	cbnz	r2, 800245c <_realloc_r+0x24>
 8002450:	f7ff fbcc 	bl	8001bec <_free_r>
 8002454:	2400      	movs	r4, #0
 8002456:	4620      	mov	r0, r4
 8002458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800245c:	f000 f81a 	bl	8002494 <_malloc_usable_size_r>
 8002460:	4285      	cmp	r5, r0
 8002462:	4606      	mov	r6, r0
 8002464:	d802      	bhi.n	800246c <_realloc_r+0x34>
 8002466:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800246a:	d8f4      	bhi.n	8002456 <_realloc_r+0x1e>
 800246c:	4629      	mov	r1, r5
 800246e:	4640      	mov	r0, r8
 8002470:	f7ff fc26 	bl	8001cc0 <_malloc_r>
 8002474:	4607      	mov	r7, r0
 8002476:	2800      	cmp	r0, #0
 8002478:	d0ec      	beq.n	8002454 <_realloc_r+0x1c>
 800247a:	42b5      	cmp	r5, r6
 800247c:	462a      	mov	r2, r5
 800247e:	4621      	mov	r1, r4
 8002480:	bf28      	it	cs
 8002482:	4632      	movcs	r2, r6
 8002484:	f7ff ffca 	bl	800241c <memcpy>
 8002488:	4621      	mov	r1, r4
 800248a:	4640      	mov	r0, r8
 800248c:	f7ff fbae 	bl	8001bec <_free_r>
 8002490:	463c      	mov	r4, r7
 8002492:	e7e0      	b.n	8002456 <_realloc_r+0x1e>

08002494 <_malloc_usable_size_r>:
 8002494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002498:	1f18      	subs	r0, r3, #4
 800249a:	2b00      	cmp	r3, #0
 800249c:	bfbc      	itt	lt
 800249e:	580b      	ldrlt	r3, [r1, r0]
 80024a0:	18c0      	addlt	r0, r0, r3
 80024a2:	4770      	bx	lr

080024a4 <_init>:
 80024a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024a6:	bf00      	nop
 80024a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024aa:	bc08      	pop	{r3}
 80024ac:	469e      	mov	lr, r3
 80024ae:	4770      	bx	lr

080024b0 <_fini>:
 80024b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024b2:	bf00      	nop
 80024b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024b6:	bc08      	pop	{r3}
 80024b8:	469e      	mov	lr, r3
 80024ba:	4770      	bx	lr
