{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 17:49:01 2021 " "Info: Processing started: Sun Sep 12 17:49:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_nano -c pwm_nano " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_nano -c pwm_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/be vhdl boulfani boudounet/mypackage/pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/be vhdl boulfani boudounet/mypackage/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-ar " "Info: Found design unit 1: pwm-ar" {  } { { "../mypackage/pwm.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/pwm.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "../mypackage/pwm.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/pwm.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/be vhdl boulfani boudounet/mypackage/cpt_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/be vhdl boulfani boudounet/mypackage/cpt_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_8bits-ar " "Info: Found design unit 1: cpt_8bits-ar" {  } { { "../mypackage/cpt_8bits.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/cpt_8bits.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt_8bits " "Info: Found entity 1: cpt_8bits" {  } { { "../mypackage/cpt_8bits.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/cpt_8bits.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/be vhdl boulfani boudounet/mypackage/comparateur_duty.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/be vhdl boulfani boudounet/mypackage/comparateur_duty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur_duty-ar " "Info: Found design unit 1: comparateur_duty-ar" {  } { { "../mypackage/comparateur_duty.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/comparateur_duty.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparateur_duty " "Info: Found entity 1: comparateur_duty" {  } { { "../mypackage/comparateur_duty.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/comparateur_duty.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/be vhdl boulfani boudounet/mypackage/comparateur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/be vhdl boulfani boudounet/mypackage/comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-ar " "Info: Found design unit 1: comparateur-ar" {  } { { "../mypackage/comparateur.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/comparateur.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Info: Found entity 1: comparateur" {  } { { "../mypackage/comparateur.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/comparateur.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/be vhdl boulfani boudounet/mypackage/mypackage.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /m2 eea sme/be vhdl boulfani boudounet/mypackage/mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Info: Found design unit 1: mypackage" {  } { { "../mypackage/mypackage.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/mypackage.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_nano.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm_nano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_nano-ar " "Info: Found design unit 1: pwm_nano-ar" {  } { { "pwm_nano.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/PWM_nano/pwm_nano.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm_nano " "Info: Found entity 1: pwm_nano" {  } { { "pwm_nano.vhd" "" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/PWM_nano/pwm_nano.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_nano " "Info: Elaborating entity \"pwm_nano\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm1 " "Info: Elaborating entity \"pwm\" for hierarchy \"pwm:pwm1\"" {  } { { "pwm_nano.vhd" "pwm1" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/PWM_nano/pwm_nano.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur pwm:pwm1\|comparateur:comparateur_cpt_freq " "Info: Elaborating entity \"comparateur\" for hierarchy \"pwm:pwm1\|comparateur:comparateur_cpt_freq\"" {  } { { "../mypackage/pwm.vhd" "comparateur_cpt_freq" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/pwm.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpt_8bits pwm:pwm1\|cpt_8bits:compteur " "Info: Elaborating entity \"cpt_8bits\" for hierarchy \"pwm:pwm1\|cpt_8bits:compteur\"" {  } { { "../mypackage/pwm.vhd" "compteur" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/pwm.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur_duty pwm:pwm1\|comparateur_duty:comparateur_cpt_duty " "Info: Elaborating entity \"comparateur_duty\" for hierarchy \"pwm:pwm1\|comparateur_duty:comparateur_cpt_duty\"" {  } { { "../mypackage/pwm.vhd" "comparateur_cpt_duty" { Text "D:/M2 EEA SME/BE VHDL Boulfani Boudounet/mypackage/pwm.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 17:49:03 2021 " "Info: Processing ended: Sun Sep 12 17:49:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
