WORK_RAM_BASE_EC		equ $01
EC_WORK_RAM_ADDRESS		equ $01
EC_WORK_RAM_DATA_LOWER		equ $02
EC_WORK_RAM_DATA_UPPER		equ $03
EC_WORK_RAM_DATA_BOTH		equ $04
EC_WORK_RAM_MARCH_LOWER		equ $05
EC_WORK_RAM_MARCH_UPPER		equ $05
EC_WORK_RAM_MARCH_BOTH		equ $07
EC_WORK_RAM_OUTPUT_LOWER	equ $08
EC_WORK_RAM_OUTPUT_UPPER	equ $09
EC_WORK_RAM_OUTPUT_BOTH		equ $0a
EC_WORK_RAM_WRITE_LOWER		equ $0b
EC_WORK_RAM_WRITE_UPPER		equ $0c
EC_WORK_RAM_WRITE_BOTH		equ $0d

BG_RAM_BASE_EC			equ $0e
EC_BG_RAM_ADDRESS		equ $0e
EC_BG_RAM_DATA_LOWER		equ $0f
EC_BG_RAM_DATA_UPPER		equ $10
EC_BG_RAM_DATA_BOTH		equ $11
EC_BG_RAM_MARCH_LOWER		equ $12
EC_BG_RAM_MARCH_UPPER		equ $13
EC_BG_RAM_MARCH_BOTH		equ $14
EC_BG_RAM_OUTPUT_LOWER		equ $15
EC_BG_RAM_OUTPUT_UPPER		equ $16
EC_BG_RAM_OUTPUT_BOTH		equ $17
EC_BG_RAM_WRITE_LOWER		equ $18
EC_BG_RAM_WRITE_UPPER		equ $19
EC_BG_RAM_WRITE_BOTH		equ $1a

FG_RAM_BASE_EC			equ $1b
EC_FG_RAM_ADDRESS		equ $1b
EC_FG_RAM_DATA_LOWER		equ $1c
EC_FG_RAM_DATA_UPPER		equ $1d
EC_FG_RAM_DATA_BOTH		equ $1e
EC_FG_RAM_MARCH_LOWER		equ $1f
EC_FG_RAM_MARCH_UPPER		equ $20
EC_FG_RAM_MARCH_BOTH		equ $21
EC_FG_RAM_OUTPUT_LOWER		equ $22
EC_FG_RAM_OUTPUT_UPPER		equ $23
EC_FG_RAM_OUTPUT_BOTH		equ $24
EC_FG_RAM_WRITE_LOWER		equ $25
EC_FG_RAM_WRITE_UPPER		equ $26
EC_FG_RAM_WRITE_BOTH		equ $27

PALETTE_RAM_BASE_EC		equ $28
EC_PALETTE_RAM_ADDRESS		equ $28
EC_PALETTE_RAM_DATA_LOWER	equ $29
EC_PALETTE_RAM_DATA_UPPER	equ $2a
EC_PALETTE_RAM_DATA_BOTH	equ $2b
EC_PALETTE_RAM_MARCH_LOWER	equ $2c
EC_PALETTE_RAM_MARCH_UPPER	equ $2d
EC_PALETTE_RAM_MARCH_BOTH	equ $2e
EC_PALETTE_RAM_OUTPUT_LOWER	equ $2f
EC_PALETTE_RAM_OUTPUT_UPPER	equ $30
EC_PALETTE_RAM_OUTPUT_BOTH	equ $31
EC_PALETTE_RAM_WRITE_LOWER	equ $32
EC_PALETTE_RAM_WRITE_UPPER	equ $33
EC_PALETTE_RAM_WRITE_BOTH	equ $34

SPRITE_RAM_BASE_EC		equ $35
EC_SPRITE_RAM_ADDRESS		equ $35
EC_SPRITE_RAM_DATA_LOWER	equ $36
EC_SPRITE_RAM_DATA_UPPER	equ $37
EC_SPRITE_RAM_DATA_BOTH		equ $38
EC_SPRITE_RAM_MARCH_LOWER	equ $39
EC_SPRITE_RAM_MARCH_UPPER	equ $3a
EC_SPRITE_RAM_MARCH_BOTH	equ $3b
EC_SPRITE_RAM_OUTPUT_LOWER	equ $3c
EC_SPRITE_RAM_OUTPUT_UPPER	equ $3d
EC_SPRITE_RAM_OUTPUT_BOTH	equ $3e
EC_SPRITE_RAM_WRITE_LOWER	equ $3f
EC_SPRITE_RAM_WRITE_UPPER	equ $40
EC_SPRITE_RAM_WRITE_BOTH	equ $41

TXT_RAM_BASE_EC			equ $42
EC_TXT_RAM_ADDRESS		equ $42
EC_TXT_RAM_DATA_LOWER		equ $43
EC_TXT_RAM_DATA_UPPER		equ $44
EC_TXT_RAM_DATA_BOTH		equ $45
EC_TXT_RAM_MARCH_LOWER		equ $46
EC_TXT_RAM_MARCH_UPPER		equ $47
EC_TXT_RAM_MARCH_BOTH		equ $48
EC_TXT_RAM_OUTPUT_LOWER		equ $49
EC_TXT_RAM_OUTPUT_UPPER		equ $4a
EC_TXT_RAM_OUTPUT_BOTH		equ $4b
EC_TXT_RAM_WRITE_LOWER		equ $4c
EC_TXT_RAM_WRITE_UPPER		equ $4d
EC_TXT_RAM_WRITE_BOTH		equ $4e

