{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685496048223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685496048223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 09:20:48 2023 " "Processing started: Wed May 31 09:20:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685496048223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685496048223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685496048223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685496048521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exp8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp8/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_function.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_function " "Found entity 1: pc_function" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp8/pc_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_second.v 1 1 " "Found 1 design units, including 1 entities, in source file count_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_second " "Found entity 1: count_second" {  } { { "count_second.v" "" { Text "C:/Computer_Organization/exp8/count_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_opts.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_opts.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_opts " "Found entity 1: choose_opts" {  } { { "choose_opts.v" "" { Text "C:/Computer_Organization/exp8/choose_opts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5 " "Found entity 1: exp5" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp8/exp5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_function.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_function " "Found entity 1: reg_function" {  } { { "reg_function.v" "" { Text "C:/Computer_Organization/exp8/reg_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4.v 1 1 " "Found 1 design units, including 1 entities, in source file exp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp4 " "Found entity 1: exp4" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp8/exp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midware.v 1 1 " "Found 1 design units, including 1 entities, in source file midware.v" { { "Info" "ISGN_ENTITY_NAME" "1 midware " "Found entity 1: midware" {  } { { "midware.v" "" { Text "C:/Computer_Organization/exp8/midware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manipulate.v 1 1 " "Found 1 design units, including 1 entities, in source file manipulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 manipulate " "Found entity 1: manipulate" {  } { { "manipulate.v" "" { Text "C:/Computer_Organization/exp8/manipulate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Computer_Organization/exp8/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "page_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file page_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 page_switch " "Found entity 1: page_switch" {  } { { "page_switch.v" "" { Text "C:/Computer_Organization/exp8/page_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keymodule.v(13) " "Verilog HDL information at keymodule.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp8/keymodule.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685496048600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymodule.v 1 1 " "Found 1 design units, including 1 entities, in source file keymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 keymodule " "Found entity 1: keymodule" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp8/keymodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp8 " "Elaborating entity \"exp8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE mem.mif " "Can't find a definition for parameter LPM_FILE -- assuming mem.mif was intended to be a quoted string" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 312 -128 -16 408 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:inst2 " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:inst2\"" {  } { { "exp8.bdf" "inst2" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 8 -640 -472 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp8/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685496048772 "|exp8|segment_displays:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_switch page_switch:inst10 " "Elaborating entity \"page_switch\" for hierarchy \"page_switch:inst10\"" {  } { { "exp8.bdf" "inst10" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 8 -984 -760 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4 exp4:inst6 " "Elaborating entity \"exp4\" for hierarchy \"exp4:inst6\"" {  } { { "exp8.bdf" "inst6" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 456 -552 -336 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midware exp4:inst6\|midware:mw " "Elaborating entity \"midware\" for hierarchy \"exp4:inst6\|midware:mw\"" {  } { { "exp4.v" "mw" { Text "C:/Computer_Organization/exp8/exp4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manipulate exp4:inst6\|manipulate:man " "Elaborating entity \"manipulate\" for hierarchy \"exp4:inst6\|manipulate:man\"" {  } { { "exp4.v" "man" { Text "C:/Computer_Organization/exp8/exp4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "47 16 manipulate.v(28) " "Verilog HDL assignment warning at manipulate.v(28): truncated value with size 47 to match size of target (16)" {  } { { "manipulate.v" "" { Text "C:/Computer_Organization/exp8/manipulate.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685496048772 "|exp8|exp4:inst6|manipulate:man"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_opts choose_opts:inst7 " "Elaborating entity \"choose_opts\" for hierarchy \"choose_opts:inst7\"" {  } { { "exp8.bdf" "inst7" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 360 408 616 504 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:inst4 " "Elaborating entity \"execute\" for hierarchy \"execute:inst4\"" {  } { { "exp8.bdf" "inst4" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 160 416 632 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst\"" {  } { { "exp8.bdf" "inst" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 312 -128 -16 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst " "Elaborated megafunction instantiation \"LPM_ROM:inst\"" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 312 -128 -16 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst " "Instantiated megafunction \"LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE mem.mif " "Parameter \"LPM_FILE\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048804 ""}  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 312 -128 -16 408 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685496048804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst\|altrom:srom LPM_ROM:inst " "Elaborated megafunction instantiation \"LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 312 -128 -16 408 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst " "Elaborated megafunction instantiation \"LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 312 -128 -16 408 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_luv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_luv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_luv " "Found entity 1: altsyncram_luv" {  } { { "db/altsyncram_luv.tdf" "" { Text "C:/Computer_Organization/exp8/db/altsyncram_luv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685496048976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685496048976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_luv LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_luv:auto_generated " "Elaborating entity \"altsyncram_luv\" for hierarchy \"LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_luv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp5 exp5:inst3 " "Elaborating entity \"exp5\" for hierarchy \"exp5:inst3\"" {  } { { "exp8.bdf" "inst3" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 216 -544 -352 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_function exp5:inst3\|pc_function:pf " "Elaborating entity \"pc_function\" for hierarchy \"exp5:inst3\|pc_function:pf\"" {  } { { "exp5.v" "pf" { Text "C:/Computer_Organization/exp8/exp5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_state pc_function.v(67) " "Verilog HDL or VHDL warning at pc_function.v(67): object \"key_state\" assigned a value but never read" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp8/pc_function.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685496048976 "|exp8|exp5:inst3|pc_function:pf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_function.v(162) " "Verilog HDL assignment warning at pc_function.v(162): truncated value with size 32 to match size of target (8)" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp8/pc_function.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685496048976 "|exp8|exp5:inst3|pc_function:pf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_function exp5:inst3\|reg_function:rf " "Elaborating entity \"reg_function\" for hierarchy \"exp5:inst3\|reg_function:rf\"" {  } { { "exp5.v" "rf" { Text "C:/Computer_Organization/exp8/exp5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymodule keymodule:keyboard " "Elaborating entity \"keymodule\" for hierarchy \"keymodule:keyboard\"" {  } { { "exp8.bdf" "keyboard" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 232 -976 -768 344 "keyboard" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685496048976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 keymodule.v(22) " "Verilog HDL assignment warning at keymodule.v(22): truncated value with size 16 to match size of target (8)" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp8/keymodule.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685496048976 "|exp8|keymodule:keyboard"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[15\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[14\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[13\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[12\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[11\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[10\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[9\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[8\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685496049181 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1685496049181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp8/pc_function.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1685496049637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1685496049637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "codeout\[7\] GND " "Pin \"codeout\[7\]\" is stuck at GND" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { -48 -624 -448 -32 "codeout\[7..0\]" "" } { 24 -472 -406 40 "codeout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685496049764 "|exp8|codeout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685496049764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685496049874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1685496050188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp8/output_files/exp8.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp8/output_files/exp8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685496050235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685496050393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685496050393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 440 -768 -600 456 "cin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685496050487 "|exp8|cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[1\] " "No output dependent on input pin \"M\[1\]\"" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 136 -448 -280 152 "M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685496050487 "|exp8|M[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[0\] " "No output dependent on input pin \"M\[0\]\"" {  } { { "exp8.bdf" "" { Schematic "C:/Computer_Organization/exp8/exp8.bdf" { { 136 -448 -280 152 "M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685496050487 "|exp8|M[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685496050487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "415 " "Implemented 415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685496050487 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685496050487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685496050487 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1685496050487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685496050487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685496050519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 09:20:50 2023 " "Processing ended: Wed May 31 09:20:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685496050519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685496050519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685496050519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685496050519 ""}
