$date
	Sun Oct 23 05:23:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#940630
b1011 &
b1011 %
1$
b1011 !
1"
#940631
0"
#940634
b100010 &
b100010 %
#940638
b10001 &
b10001 %
#940642
b110100 &
b110100 %
#940646
b11010 &
b11010 %
#940650
b1101 &
b1101 %
#940654
b101000 &
b101000 %
#940658
b10100 &
b10100 %
#940662
b1010 &
b1010 %
#940666
b101 &
b101 %
#940670
b10000 &
b10000 %
#940674
b1000 &
b1000 %
#940678
b100 &
b100 %
#940682
b10 &
b10 %
#940686
b1 &
1#
b1 %
#940690
b0 &
b0 %
0#
0$
#1929192
b1110 !
1"
#1929194
b1110 &
b1110 %
1$
#1929195
0"
#1929198
b111 &
b111 %
#1929202
b10110 &
b10110 %
#1929206
b1011 &
b1011 %
#1929210
b100010 &
b100010 %
#1929214
b10001 &
b10001 %
#1929218
b110100 &
b110100 %
#1929222
b11010 &
b11010 %
#1929226
b1101 &
b1101 %
#1929230
b101000 &
b101000 %
#1929234
b10100 &
b10100 %
#1929238
b1010 &
b1010 %
#1929242
b101 &
b101 %
#1929246
b10000 &
b10000 %
#1929250
b1000 &
b1000 %
#1929254
b100 &
b100 %
#1929258
b10 &
b10 %
#1929262
b1 &
1#
b1 %
#1929266
b0 &
b0 %
0#
0$
#2881829
b100 !
1"
#2881830
b100 &
b100 %
1$
#2881831
0"
#2881834
b10 &
b10 %
#2881838
b1 &
1#
b1 %
#2881842
b0 &
b0 %
0#
0$
#4500012
