(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "sdram_controller")
  (DATE "Mon Apr 14 12:57:54 2025")
  (VENDOR "Lattice")
  (PROGRAM "ldbanno")
  (VERSION "Diamond (64-bit) 3.14.0.75.2")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "SLICE_0")
    (INSTANCE SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 FCO (718:803:889)(718:803:889))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_1")
    (INSTANCE SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_2")
    (INSTANCE SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_3")
    (INSTANCE SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_4")
    (INSTANCE SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_5")
    (INSTANCE SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_6")
    (INSTANCE SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_7")
    (INSTANCE SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_8")
    (INSTANCE SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_9")
    (INSTANCE SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 FCO (718:803:889)(718:803:889))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_10")
    (INSTANCE SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_11")
    (INSTANCE SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_12")
    (INSTANCE SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_13")
    (INSTANCE SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_14")
    (INSTANCE SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_15")
    (INSTANCE SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_16")
    (INSTANCE SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_17")
    (INSTANCE SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_18")
    (INSTANCE SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_19")
    (INSTANCE SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_20")
    (INSTANCE SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_21")
    (INSTANCE SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_22")
    (INSTANCE SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_23")
    (INSTANCE SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_24")
    (INSTANCE SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_25")
    (INSTANCE SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_26")
    (INSTANCE SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_27")
    (INSTANCE SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_28")
    (INSTANCE SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_29")
    (INSTANCE SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_30")
    (INSTANCE SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_31")
    (INSTANCE SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_32")
    (INSTANCE SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_33")
    (INSTANCE SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_34")
    (INSTANCE SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_35")
    (INSTANCE SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_36")
    (INSTANCE SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_37")
    (INSTANCE SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_38")
    (INSTANCE SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_39")
    (INSTANCE SLICE_39)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_40")
    (INSTANCE SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_41")
    (INSTANCE SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_42")
    (INSTANCE SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_43")
    (INSTANCE SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_44")
    (INSTANCE SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_45")
    (INSTANCE SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_46")
    (INSTANCE SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_47")
    (INSTANCE SLICE_47)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_48")
    (INSTANCE SLICE_48)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_49")
    (INSTANCE SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_50")
    (INSTANCE SLICE_50)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_51")
    (INSTANCE SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_52")
    (INSTANCE SLICE_52)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_53")
    (INSTANCE SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_54")
    (INSTANCE SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_55")
    (INSTANCE SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_56")
    (INSTANCE SLICE_56)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_57")
    (INSTANCE SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_58")
    (INSTANCE SLICE_58)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_59")
    (INSTANCE SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_60")
    (INSTANCE SLICE_60)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_61")
    (INSTANCE SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_62")
    (INSTANCE SLICE_62)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_63")
    (INSTANCE SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_64")
    (INSTANCE SLICE_64)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_65")
    (INSTANCE SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_66")
    (INSTANCE SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_67")
    (INSTANCE SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_68")
    (INSTANCE SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_69")
    (INSTANCE SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_70")
    (INSTANCE SLICE_70)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_0_")
    (INSTANCE ram_side_chip0_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport0 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport0 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport0) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_busy_port")
    (INSTANCE soc_side_busy_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO soc_side_busy_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "clk")
    (INSTANCE clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH clk PADDI (1007:1069:1132)(1007:1069:1132))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge clk) (3330:3330:3330))
      (WIDTH (negedge clk) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_ck_en_port")
    (INSTANCE ram_side_ck_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_ck_en_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_wr_en_port")
    (INSTANCE ram_side_wr_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_wr_en_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_wr_en_port_MGIOL")
    (INSTANCE ram_side_wr_en_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_cas_n_port")
    (INSTANCE ram_side_cas_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_cas_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_cas_n_port_MGIOL")
    (INSTANCE ram_side_cas_n_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_ras_n_port")
    (INSTANCE ram_side_ras_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_ras_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_ras_n_port_MGIOL")
    (INSTANCE ram_side_ras_n_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_cs_n_port")
    (INSTANCE ram_side_cs_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_cs_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_15_")
    (INSTANCE ram_side_chip1_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport15 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport15 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport15) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_14_")
    (INSTANCE ram_side_chip1_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport14 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport14 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport14) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_13_")
    (INSTANCE ram_side_chip1_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport13 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport13 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport13) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_12_")
    (INSTANCE ram_side_chip1_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport12 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport12 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport12) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_11_")
    (INSTANCE ram_side_chip1_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport11 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport11 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport11) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_10_")
    (INSTANCE ram_side_chip1_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport10 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport10 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport10) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_9_")
    (INSTANCE ram_side_chip1_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport9 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport9 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport9) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_8_")
    (INSTANCE ram_side_chip1_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport8 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport8 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport8) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_7_")
    (INSTANCE ram_side_chip1_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport7 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport7 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport7) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_6_")
    (INSTANCE ram_side_chip1_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport6 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport6 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport6) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_5_")
    (INSTANCE ram_side_chip1_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport5 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport5 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport5) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_4_")
    (INSTANCE ram_side_chip1_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport4 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport4 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport4) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_3_")
    (INSTANCE ram_side_chip1_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport3 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport3 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport3) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_2_")
    (INSTANCE ram_side_chip1_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport2 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport2 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport2) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_1_")
    (INSTANCE ram_side_chip1_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport1 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport1 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport1) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_0_")
    (INSTANCE ram_side_chip1_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport0 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport0 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport0) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_udqm_port")
    (INSTANCE ram_side_chip1_udqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip1_udqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_ldqm_port")
    (INSTANCE ram_side_chip1_ldqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip1_ldqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_15_")
    (INSTANCE ram_side_chip0_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport15 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport15 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport15) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_14_")
    (INSTANCE ram_side_chip0_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport14 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport14 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport14) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_13_")
    (INSTANCE ram_side_chip0_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport13 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport13 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport13) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_12_")
    (INSTANCE ram_side_chip0_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport12 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport12 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport12) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_11_")
    (INSTANCE ram_side_chip0_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport11 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport11 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport11) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_10_")
    (INSTANCE ram_side_chip0_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport10 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport10 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport10) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_9_")
    (INSTANCE ram_side_chip0_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport9 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport9 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport9) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_8_")
    (INSTANCE ram_side_chip0_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport8 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport8 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport8) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_7_")
    (INSTANCE ram_side_chip0_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport7 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport7 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport7) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_6_")
    (INSTANCE ram_side_chip0_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport6 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport6 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport6) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_5_")
    (INSTANCE ram_side_chip0_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport5 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport5 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport5) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_4_")
    (INSTANCE ram_side_chip0_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport4 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport4 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport4) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_3_")
    (INSTANCE ram_side_chip0_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport3 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport3 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport3) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_2_")
    (INSTANCE ram_side_chip0_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport2 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport2 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport2) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_1_")
    (INSTANCE ram_side_chip0_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport1 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport1 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport1) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_udqm_port")
    (INSTANCE ram_side_chip0_udqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip0_udqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_ldqm_port")
    (INSTANCE ram_side_chip0_ldqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip0_ldqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_bank_addr_port_1_")
    (INSTANCE ram_side_bank_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsidebankaddrport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_bank_addr_port_0_")
    (INSTANCE ram_side_bank_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsidebankaddrport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_11_")
    (INSTANCE ram_side_addr_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport11 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_10_")
    (INSTANCE ram_side_addr_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport10 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_9_")
    (INSTANCE ram_side_addr_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport9 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_8_")
    (INSTANCE ram_side_addr_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport8 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_7_")
    (INSTANCE ram_side_addr_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport7 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_6_")
    (INSTANCE ram_side_addr_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport6 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_5_")
    (INSTANCE ram_side_addr_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport5 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_4_")
    (INSTANCE ram_side_addr_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport4 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_3_")
    (INSTANCE ram_side_addr_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport3 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_2_")
    (INSTANCE ram_side_addr_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport2 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_1_")
    (INSTANCE ram_side_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_0_")
    (INSTANCE ram_side_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_en_port")
    (INSTANCE soc_side_wr_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH soc_side_wr_en_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge soc_side_wr_en_port) (3330:3330:3330))
      (WIDTH (negedge soc_side_wr_en_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_3_")
    (INSTANCE soc_side_wr_mask_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport3) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_2_")
    (INSTANCE soc_side_wr_mask_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport2) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_1_")
    (INSTANCE soc_side_wr_mask_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport1) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_0_")
    (INSTANCE soc_side_wr_mask_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport0) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_31_")
    (INSTANCE soc_side_wr_data_port\[31\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport31 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport31) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport31) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_31__MGIOL")
    (INSTANCE soc_side_wr_data_port\[31\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_30_")
    (INSTANCE soc_side_wr_data_port\[30\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport30 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport30) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport30) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_30__MGIOL")
    (INSTANCE soc_side_wr_data_port\[30\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_29_")
    (INSTANCE soc_side_wr_data_port\[29\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport29 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport29) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport29) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_29__MGIOL")
    (INSTANCE soc_side_wr_data_port\[29\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_28_")
    (INSTANCE soc_side_wr_data_port\[28\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport28 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport28) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport28) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_28__MGIOL")
    (INSTANCE soc_side_wr_data_port\[28\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_27_")
    (INSTANCE soc_side_wr_data_port\[27\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport27 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport27) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport27) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_27__MGIOL")
    (INSTANCE soc_side_wr_data_port\[27\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_26_")
    (INSTANCE soc_side_wr_data_port\[26\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport26 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport26) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport26) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_26__MGIOL")
    (INSTANCE soc_side_wr_data_port\[26\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_25_")
    (INSTANCE soc_side_wr_data_port\[25\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport25 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport25) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport25) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_25__MGIOL")
    (INSTANCE soc_side_wr_data_port\[25\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_24_")
    (INSTANCE soc_side_wr_data_port\[24\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport24 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport24) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport24) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_24__MGIOL")
    (INSTANCE soc_side_wr_data_port\[24\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_23_")
    (INSTANCE soc_side_wr_data_port\[23\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport23 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport23) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport23) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_23__MGIOL")
    (INSTANCE soc_side_wr_data_port\[23\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_22_")
    (INSTANCE soc_side_wr_data_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport22 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport22) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport22) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_22__MGIOL")
    (INSTANCE soc_side_wr_data_port\[22\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_21_")
    (INSTANCE soc_side_wr_data_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport21 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport21) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport21) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_21__MGIOL")
    (INSTANCE soc_side_wr_data_port\[21\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_20_")
    (INSTANCE soc_side_wr_data_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport20 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport20) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport20) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_20__MGIOL")
    (INSTANCE soc_side_wr_data_port\[20\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_19_")
    (INSTANCE soc_side_wr_data_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport19 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport19) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport19) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_19__MGIOL")
    (INSTANCE soc_side_wr_data_port\[19\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_18_")
    (INSTANCE soc_side_wr_data_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport18 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport18) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport18) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_18__MGIOL")
    (INSTANCE soc_side_wr_data_port\[18\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_17_")
    (INSTANCE soc_side_wr_data_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport17 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport17) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport17) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_17__MGIOL")
    (INSTANCE soc_side_wr_data_port\[17\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_16_")
    (INSTANCE soc_side_wr_data_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport16 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport16) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport16) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_16__MGIOL")
    (INSTANCE soc_side_wr_data_port\[16\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_15_")
    (INSTANCE soc_side_wr_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport15) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_15__MGIOL")
    (INSTANCE soc_side_wr_data_port\[15\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_14_")
    (INSTANCE soc_side_wr_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport14) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_14__MGIOL")
    (INSTANCE soc_side_wr_data_port\[14\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_13_")
    (INSTANCE soc_side_wr_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport13) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_13__MGIOL")
    (INSTANCE soc_side_wr_data_port\[13\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_12_")
    (INSTANCE soc_side_wr_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport12) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_12__MGIOL")
    (INSTANCE soc_side_wr_data_port\[12\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_11_")
    (INSTANCE soc_side_wr_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport11) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_11__MGIOL")
    (INSTANCE soc_side_wr_data_port\[11\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_10_")
    (INSTANCE soc_side_wr_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport10) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_10__MGIOL")
    (INSTANCE soc_side_wr_data_port\[10\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_9_")
    (INSTANCE soc_side_wr_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport9) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_9__MGIOL")
    (INSTANCE soc_side_wr_data_port\[9\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_8_")
    (INSTANCE soc_side_wr_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport8) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_8__MGIOL")
    (INSTANCE soc_side_wr_data_port\[8\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_7_")
    (INSTANCE soc_side_wr_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport7) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_7__MGIOL")
    (INSTANCE soc_side_wr_data_port\[7\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_6_")
    (INSTANCE soc_side_wr_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport6) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_6__MGIOL")
    (INSTANCE soc_side_wr_data_port\[6\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_5_")
    (INSTANCE soc_side_wr_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport5) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_5__MGIOL")
    (INSTANCE soc_side_wr_data_port\[5\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_4_")
    (INSTANCE soc_side_wr_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport4) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_4__MGIOL")
    (INSTANCE soc_side_wr_data_port\[4\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_3_")
    (INSTANCE soc_side_wr_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport3) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_3__MGIOL")
    (INSTANCE soc_side_wr_data_port\[3\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_2_")
    (INSTANCE soc_side_wr_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport2) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_2__MGIOL")
    (INSTANCE soc_side_wr_data_port\[2\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_1_")
    (INSTANCE soc_side_wr_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport1) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_1__MGIOL")
    (INSTANCE soc_side_wr_data_port\[1\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_0_")
    (INSTANCE soc_side_wr_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport0) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_0__MGIOL")
    (INSTANCE soc_side_wr_data_port\[0\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_en_port")
    (INSTANCE soc_side_rd_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH soc_side_rd_en_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge soc_side_rd_en_port) (3330:3330:3330))
      (WIDTH (negedge soc_side_rd_en_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_31_")
    (INSTANCE soc_side_rd_data_port\[31\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport31 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_31__MGIOL")
    (INSTANCE soc_side_rd_data_port\[31\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_30_")
    (INSTANCE soc_side_rd_data_port\[30\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport30 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_30__MGIOL")
    (INSTANCE soc_side_rd_data_port\[30\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_29_")
    (INSTANCE soc_side_rd_data_port\[29\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport29 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_29__MGIOL")
    (INSTANCE soc_side_rd_data_port\[29\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_28_")
    (INSTANCE soc_side_rd_data_port\[28\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport28 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_28__MGIOL")
    (INSTANCE soc_side_rd_data_port\[28\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_27_")
    (INSTANCE soc_side_rd_data_port\[27\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport27 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_27__MGIOL")
    (INSTANCE soc_side_rd_data_port\[27\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_26_")
    (INSTANCE soc_side_rd_data_port\[26\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport26 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_26__MGIOL")
    (INSTANCE soc_side_rd_data_port\[26\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_25_")
    (INSTANCE soc_side_rd_data_port\[25\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport25 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_25__MGIOL")
    (INSTANCE soc_side_rd_data_port\[25\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_24_")
    (INSTANCE soc_side_rd_data_port\[24\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport24 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_24__MGIOL")
    (INSTANCE soc_side_rd_data_port\[24\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_23_")
    (INSTANCE soc_side_rd_data_port\[23\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport23 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_23__MGIOL")
    (INSTANCE soc_side_rd_data_port\[23\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_22_")
    (INSTANCE soc_side_rd_data_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport22 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_22__MGIOL")
    (INSTANCE soc_side_rd_data_port\[22\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_21_")
    (INSTANCE soc_side_rd_data_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport21 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_21__MGIOL")
    (INSTANCE soc_side_rd_data_port\[21\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_20_")
    (INSTANCE soc_side_rd_data_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport20 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_20__MGIOL")
    (INSTANCE soc_side_rd_data_port\[20\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_19_")
    (INSTANCE soc_side_rd_data_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport19 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_19__MGIOL")
    (INSTANCE soc_side_rd_data_port\[19\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_18_")
    (INSTANCE soc_side_rd_data_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport18 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_18__MGIOL")
    (INSTANCE soc_side_rd_data_port\[18\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_17_")
    (INSTANCE soc_side_rd_data_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport17 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_17__MGIOL")
    (INSTANCE soc_side_rd_data_port\[17\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_16_")
    (INSTANCE soc_side_rd_data_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport16 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_16__MGIOL")
    (INSTANCE soc_side_rd_data_port\[16\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_15_")
    (INSTANCE soc_side_rd_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport15 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_15__MGIOL")
    (INSTANCE soc_side_rd_data_port\[15\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_14_")
    (INSTANCE soc_side_rd_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport14 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_14__MGIOL")
    (INSTANCE soc_side_rd_data_port\[14\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_13_")
    (INSTANCE soc_side_rd_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport13 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_13__MGIOL")
    (INSTANCE soc_side_rd_data_port\[13\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_12_")
    (INSTANCE soc_side_rd_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport12 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_12__MGIOL")
    (INSTANCE soc_side_rd_data_port\[12\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_11_")
    (INSTANCE soc_side_rd_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport11 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_11__MGIOL")
    (INSTANCE soc_side_rd_data_port\[11\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_10_")
    (INSTANCE soc_side_rd_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport10 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_10__MGIOL")
    (INSTANCE soc_side_rd_data_port\[10\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_9_")
    (INSTANCE soc_side_rd_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport9 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_9__MGIOL")
    (INSTANCE soc_side_rd_data_port\[9\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_8_")
    (INSTANCE soc_side_rd_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport8 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_8__MGIOL")
    (INSTANCE soc_side_rd_data_port\[8\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_7_")
    (INSTANCE soc_side_rd_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport7 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_7__MGIOL")
    (INSTANCE soc_side_rd_data_port\[7\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_6_")
    (INSTANCE soc_side_rd_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport6 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_6__MGIOL")
    (INSTANCE soc_side_rd_data_port\[6\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_5_")
    (INSTANCE soc_side_rd_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport5 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_5__MGIOL")
    (INSTANCE soc_side_rd_data_port\[5\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_4_")
    (INSTANCE soc_side_rd_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport4 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_4__MGIOL")
    (INSTANCE soc_side_rd_data_port\[4\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_3_")
    (INSTANCE soc_side_rd_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport3 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_3__MGIOL")
    (INSTANCE soc_side_rd_data_port\[3\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_2_")
    (INSTANCE soc_side_rd_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport2 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_2__MGIOL")
    (INSTANCE soc_side_rd_data_port\[2\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_1_")
    (INSTANCE soc_side_rd_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_1__MGIOL")
    (INSTANCE soc_side_rd_data_port\[1\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_0_")
    (INSTANCE soc_side_rd_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_0__MGIOL")
    (INSTANCE soc_side_rd_data_port\[0\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_22_")
    (INSTANCE soc_side_addr_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport22 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport22) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport22) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_21_")
    (INSTANCE soc_side_addr_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport21 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport21) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport21) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_20_")
    (INSTANCE soc_side_addr_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport20 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport20) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport20) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_19_")
    (INSTANCE soc_side_addr_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport19 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport19) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport19) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_18_")
    (INSTANCE soc_side_addr_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport18 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport18) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport18) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_17_")
    (INSTANCE soc_side_addr_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport17 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport17) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport17) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_16_")
    (INSTANCE soc_side_addr_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport16 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport16) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport16) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_15_")
    (INSTANCE soc_side_addr_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport15) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_14_")
    (INSTANCE soc_side_addr_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport14) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_13_")
    (INSTANCE soc_side_addr_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport13) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_12_")
    (INSTANCE soc_side_addr_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport12) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_11_")
    (INSTANCE soc_side_addr_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport11) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_10_")
    (INSTANCE soc_side_addr_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport10) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_9_")
    (INSTANCE soc_side_addr_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport9) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_8_")
    (INSTANCE soc_side_addr_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport8) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_7_")
    (INSTANCE soc_side_addr_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport7) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_6_")
    (INSTANCE soc_side_addr_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport6) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_5_")
    (INSTANCE soc_side_addr_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport5) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_4_")
    (INSTANCE soc_side_addr_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport4) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_3_")
    (INSTANCE soc_side_addr_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport3) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_2_")
    (INSTANCE soc_side_addr_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport2) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_1_")
    (INSTANCE soc_side_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport1) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_0_")
    (INSTANCE soc_side_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport0) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_ready_port")
    (INSTANCE soc_side_ready_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO soc_side_ready_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "reset_n_port")
    (INSTANCE reset_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH reset_n_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge reset_n_port) (3330:3330:3330))
      (WIDTH (negedge reset_n_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "sdram_controller")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT SLICE_29/Q0 SLICE_0/B1 (1038:1196:1355)(1038:1196:1355))
        (INTERCONNECT SLICE_29/Q0 SLICE_29/D1 (527:586:645)(527:586:645))
        (INTERCONNECT SLICE_29/Q0 SLICE_29/A0 (483:579:675)(483:579:675))
        (INTERCONNECT SLICE_29/Q0 SLICE_50/A1 (737:861:986)(737:861:986))
        (INTERCONNECT SLICE_0/FCO SLICE_16/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_1/Q0 SLICE_1/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_1/Q0 SLICE_55/A1 (1002:1154:1306)(1002:1154:1306))
        (INTERCONNECT SLICE_1/F0 SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_1/LSR (1767:1944:2122)(1767:1944:2122))
        (INTERCONNECT SLICE_44/F0 SLICE_2/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_2/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_3/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_3/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_4/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_4/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_5/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_5/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_6/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_6/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_7/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_7/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_8/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_8/LSR (1470:1603:1736)(1470:1603:1736))
        (INTERCONNECT SLICE_44/F0 SLICE_32/LSR (1803:1964:2126)(1803:1964:2126))
        (INTERCONNECT clk_I/PADDI SLICE_1/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_2/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_2/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_3/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_3/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_4/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_4/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_5/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_5/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_6/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_6/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_7/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_7/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_8/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_8/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_10/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_10/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_11/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_11/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_12/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_12/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_13/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_13/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_14/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_14/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_15/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_15/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_16/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_16/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_17/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_18/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_18/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_19/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_19/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_20/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_20/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_21/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_21/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_22/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_22/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_23/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_23/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_24/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_24/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_25/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_25/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_26/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_26/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_27/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_27/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_28/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_28/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_29/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_30/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_30/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_31/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_32/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI ram_side_wr_en_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI ram_side_cas_n_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI ram_side_ras_n_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[31\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[30\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[29\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[28\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[27\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[26\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[25\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[24\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[23\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[22\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[21\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[20\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[19\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[18\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[17\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[16\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[15\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[14\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[13\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[12\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[11\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[10\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[9\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[8\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[7\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[6\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[5\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[4\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[3\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[2\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[1\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[0\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT SLICE_2/FCO SLICE_1/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/Q1 SLICE_2/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_2/Q1 SLICE_55/D1 (533:592:652)(533:592:652))
        (INTERCONNECT SLICE_2/Q0 SLICE_2/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_2/Q0 SLICE_55/B1 (1102:1264:1427)(1102:1264:1427))
        (INTERCONNECT SLICE_2/F1 SLICE_2/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/F0 SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/FCO SLICE_2/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/Q1 SLICE_3/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_3/Q1 SLICE_69/C0 (1234:1411:1588)(1234:1411:1588))
        (INTERCONNECT SLICE_3/Q0 SLICE_3/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_3/Q0 SLICE_69/B0 (768:888:1008)(768:888:1008))
        (INTERCONNECT SLICE_3/F1 SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/F0 SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/FCO SLICE_3/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/Q1 SLICE_4/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_4/Q1 SLICE_69/D0 (1323:1458:1594)(1323:1458:1594))
        (INTERCONNECT SLICE_4/Q0 SLICE_4/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_4/Q0 SLICE_32/B1 (1102:1264:1427)(1102:1264:1427))
        (INTERCONNECT SLICE_4/F1 SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/F0 SLICE_4/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/FCO SLICE_4/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/Q1 SLICE_5/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_5/Q1 SLICE_32/D1 (860:954:1049)(860:954:1049))
        (INTERCONNECT SLICE_5/Q0 SLICE_5/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_5/Q0 SLICE_32/A1 (736:853:971)(736:853:971))
        (INTERCONNECT SLICE_5/F1 SLICE_5/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/F0 SLICE_5/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/FCO SLICE_5/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/Q1 SLICE_6/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_6/Q1 SLICE_32/C1 (803:944:1086)(803:944:1086))
        (INTERCONNECT SLICE_6/Q0 SLICE_6/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_6/Q0 SLICE_69/C1 (1167:1340:1513)(1167:1340:1513))
        (INTERCONNECT SLICE_6/F1 SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/F0 SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/FCO SLICE_6/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/Q1 SLICE_7/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_7/Q1 SLICE_69/D1 (897:988:1079)(897:988:1079))
        (INTERCONNECT SLICE_7/Q0 SLICE_7/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_7/Q0 SLICE_69/A1 (1366:1549:1733)(1366:1549:1733))
        (INTERCONNECT SLICE_7/F1 SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/F0 SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/FCO SLICE_7/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/Q1 SLICE_8/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_8/Q1 SLICE_69/B1 (1139:1298:1457)(1139:1298:1457))
        (INTERCONNECT SLICE_8/Q0 SLICE_8/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_8/Q0 SLICE_69/A0 (1002:1154:1306)(1002:1154:1306))
        (INTERCONNECT SLICE_8/F1 SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/F0 SLICE_8/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_9/FCO SLICE_8/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/Q0 SLICE_9/B1 (1036:1192:1349)(1036:1192:1349))
        (INTERCONNECT SLICE_32/Q0 SLICE_32/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_32/Q0 SLICE_55/C1 (536:648:760)(536:648:760))
        (INTERCONNECT SLICE_10/Q1 SLICE_10/A1 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_10/Q1 SLICE_56/B0 (1211:1379:1548)(1211:1379:1548))
        (INTERCONNECT SLICE_10/Q1 SLICE_70/B0 (770:892:1014)(770:892:1014))
        (INTERCONNECT SLICE_10/Q0 SLICE_10/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_10/Q0 SLICE_29/B1 (770:892:1014)(770:892:1014))
        (INTERCONNECT SLICE_10/Q0 SLICE_52/A1 (738:857:977)(738:857:977))
        (INTERCONNECT SLICE_10/F1 SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/F0 SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_10/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_10/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_11/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_11/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_12/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_12/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_13/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_13/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_51/F1 SLICE_14/LSR (1252:1383:1514)(1252:1383:1514))
        (INTERCONNECT SLICE_51/F1 SLICE_14/LSR (1252:1383:1514)(1252:1383:1514))
        (INTERCONNECT SLICE_51/F1 SLICE_15/LSR (1252:1383:1514)(1252:1383:1514))
        (INTERCONNECT SLICE_51/F1 SLICE_15/LSR (1252:1383:1514)(1252:1383:1514))
        (INTERCONNECT SLICE_51/F1 SLICE_16/LSR (1252:1383:1514)(1252:1383:1514))
        (INTERCONNECT SLICE_51/F1 SLICE_16/LSR (1252:1383:1514)(1252:1383:1514))
        (INTERCONNECT SLICE_51/F1 SLICE_29/LSR (1195:1323:1451)(1195:1323:1451))
        (INTERCONNECT SLICE_11/FCO SLICE_10/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q1 SLICE_11/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_11/Q1 SLICE_59/A1 (749:874:1000)(749:874:1000))
        (INTERCONNECT SLICE_11/Q1 SLICE_59/C0 (877:1027:1177)(877:1027:1177))
        (INTERCONNECT SLICE_11/Q0 SLICE_11/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_11/Q0 SLICE_56/C1 (980:1135:1291)(980:1135:1291))
        (INTERCONNECT SLICE_11/Q0 SLICE_67/D1 (528:582:636)(528:582:636))
        (INTERCONNECT SLICE_11/F1 SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/F0 SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/FCO SLICE_11/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q1 SLICE_12/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_12/Q1 SLICE_56/A1 (749:874:1000)(749:874:1000))
        (INTERCONNECT SLICE_12/Q1 SLICE_59/B1 (1108:1271:1434)(1108:1271:1434))
        (INTERCONNECT SLICE_12/Q0 SLICE_12/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_12/Q0 SLICE_29/A1 (1081:1243:1405)(1081:1243:1405))
        (INTERCONNECT SLICE_12/Q0 SLICE_52/D1 (871:967:1064)(871:967:1064))
        (INTERCONNECT SLICE_12/F1 SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/F0 SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/FCO SLICE_12/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q1 SLICE_13/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_13/Q1 SLICE_59/C1 (550:665:780)(550:665:780))
        (INTERCONNECT SLICE_13/Q1 SLICE_59/D0 (866:961:1056)(866:961:1056))
        (INTERCONNECT SLICE_13/Q0 SLICE_13/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_13/Q0 SLICE_59/D1 (969:1069:1170)(969:1069:1170))
        (INTERCONNECT SLICE_13/Q0 SLICE_59/A0 (738:857:977)(738:857:977))
        (INTERCONNECT SLICE_13/F1 SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/F0 SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/FCO SLICE_13/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q1 SLICE_14/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_14/Q1 SLICE_29/C1 (809:951:1093)(809:951:1093))
        (INTERCONNECT SLICE_14/Q1 SLICE_52/C1 (809:951:1093)(809:951:1093))
        (INTERCONNECT SLICE_14/Q0 SLICE_14/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_14/Q0 SLICE_56/D1 (794:886:979)(794:886:979))
        (INTERCONNECT SLICE_14/Q0 SLICE_67/B1 (1036:1196:1357)(1036:1196:1357))
        (INTERCONNECT SLICE_14/F1 SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/F0 SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/FCO SLICE_14/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q1 SLICE_15/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_15/Q1 SLICE_56/B1 (1040:1195:1350)(1040:1195:1350))
        (INTERCONNECT SLICE_15/Q1 SLICE_70/D0 (798:885:972)(798:885:972))
        (INTERCONNECT SLICE_15/Q0 SLICE_15/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_15/Q0 SLICE_56/A0 (1113:1270:1427)(1113:1270:1427))
        (INTERCONNECT SLICE_15/Q0 SLICE_70/A0 (1113:1270:1427)(1113:1270:1427))
        (INTERCONNECT SLICE_15/F1 SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/F0 SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/FCO SLICE_15/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_16/A1 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_16/Q1 SLICE_27/D1 (1695:1864:2034)(1695:1864:2034))
        (INTERCONNECT SLICE_16/Q1 SLICE_40/A1 (1099:1265:1432)(1099:1265:1432))
        (INTERCONNECT SLICE_16/Q1 SLICE_44/A1 (1010:1164:1319)(1010:1164:1319))
        (INTERCONNECT SLICE_16/Q1 SLICE_50/A0 (1010:1164:1319)(1010:1164:1319))
        (INTERCONNECT SLICE_16/Q1 SLICE_67/A1 (1099:1265:1432)(1099:1265:1432))
        (INTERCONNECT SLICE_16/Q1 SLICE_67/A0 (1099:1265:1432)(1099:1265:1432))
        (INTERCONNECT SLICE_16/Q0 SLICE_16/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_16/Q0 SLICE_40/B1 (791:920:1049)(791:920:1049))
        (INTERCONNECT SLICE_16/Q0 SLICE_41/C1 (924:1071:1219)(924:1071:1219))
        (INTERCONNECT SLICE_16/Q0 SLICE_44/B1 (1161:1322:1483)(1161:1322:1483))
        (INTERCONNECT SLICE_16/Q0 SLICE_50/B1 (1525:1717:1910)(1525:1717:1910))
        (INTERCONNECT SLICE_16/Q0 SLICE_70/C0 (924:1071:1219)(924:1071:1219))
        (INTERCONNECT SLICE_16/F1 SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/F0 SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F0 SLICE_17/D1 (1877:2030:2184)(1877:2030:2184))
        (INTERCONNECT SLICE_55/F0 SLICE_23/D0 (1877:2030:2184)(1877:2030:2184))
        (INTERCONNECT SLICE_55/F0 SLICE_24/D0 (1784:1941:2099)(1784:1941:2099))
        (INTERCONNECT SLICE_55/F0 SLICE_42/D1 (1877:2030:2184)(1877:2030:2184))
        (INTERCONNECT SLICE_55/F0 SLICE_45/C0 (1708:1924:2140)(1708:1924:2140))
        (INTERCONNECT SLICE_47/F1 SLICE_17/C1 (536:650:764)(536:650:764))
        (INTERCONNECT SLICE_47/F1 SLICE_18/B1 (772:902:1032)(772:902:1032))
        (INTERCONNECT SLICE_47/F1 SLICE_19/D1 (530:592:654)(530:592:654))
        (INTERCONNECT SLICE_47/F1 SLICE_47/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_18/Q1 SLICE_17/B1 (776:904:1032)(776:904:1032))
        (INTERCONNECT SLICE_18/Q1 SLICE_18/A1 (487:587:687)(487:587:687))
        (INTERCONNECT SLICE_18/Q1 SLICE_19/C1 (542:660:778)(542:660:778))
        (INTERCONNECT SLICE_18/Q1 SLICE_47/A0 (744:869:995)(744:869:995))
        (INTERCONNECT SLICE_18/Q1 SLICE_54/A1 (751:884:1017)(751:884:1017))
        (INTERCONNECT SLICE_18/Q1 SLICE_68/B0 (776:904:1032)(776:904:1032))
        (INTERCONNECT SLICE_26/Q0 SLICE_17/A1 (1355:1553:1751)(1355:1553:1751))
        (INTERCONNECT SLICE_26/Q0 SLICE_23/A0 (751:878:1006)(751:878:1006))
        (INTERCONNECT SLICE_26/Q0 SLICE_24/A0 (1078:1240:1403)(1078:1240:1403))
        (INTERCONNECT SLICE_26/Q0 SLICE_27/C0 (1723:1943:2163)(1723:1943:2163))
        (INTERCONNECT SLICE_26/Q0 SLICE_33/C0 (1515:1732:1950)(1515:1732:1950))
        (INTERCONNECT SLICE_26/Q0 SLICE_39/D1 (1177:1304:1432)(1177:1304:1432))
        (INTERCONNECT SLICE_26/Q0 SLICE_42/C0 (1156:1343:1531)(1156:1343:1531))
        (INTERCONNECT SLICE_26/Q0 SLICE_45/C1 (536:648:760)(536:648:760))
        (INTERCONNECT SLICE_26/Q0 SLICE_46/A1 (1708:1935:2163)(1708:1935:2163))
        (INTERCONNECT SLICE_26/Q1 SLICE_17/D0 (1428:1559:1690)(1428:1559:1690))
        (INTERCONNECT SLICE_26/Q1 SLICE_26/A1 (483:579:675)(483:579:675))
        (INTERCONNECT SLICE_26/Q1 SLICE_28/A0 (740:861:983)(740:861:983))
        (INTERCONNECT SLICE_26/Q1 SLICE_41/D0 (1428:1559:1690)(1428:1559:1690))
        (INTERCONNECT SLICE_26/Q1 SLICE_53/B1 (779:910:1042)(779:910:1042))
        (INTERCONNECT SLICE_26/Q1 SLICE_58/D1 (982:1086:1191)(982:1086:1191))
        (INTERCONNECT SLICE_26/Q1 SLICE_66/D1 (982:1086:1191)(982:1086:1191))
        (INTERCONNECT SLICE_17/F1 SLICE_17/C0 (280:362:445)(280:362:445))
        (INTERCONNECT SLICE_17/F1 SLICE_40/A0 (736:854:973)(736:854:973))
        (INTERCONNECT SLICE_23/Q1 SLICE_17/B0 (792:926:1061)(792:926:1061))
        (INTERCONNECT SLICE_23/Q1 SLICE_22/D1 (539:604:670)(539:604:670))
        (INTERCONNECT SLICE_23/Q1 SLICE_23/A1 (485:583:681)(485:583:681))
        (INTERCONNECT SLICE_23/Q1 SLICE_35/C0 (883:1039:1195)(883:1039:1195))
        (INTERCONNECT SLICE_23/Q1 SLICE_40/D0 (914:1012:1110)(914:1012:1110))
        (INTERCONNECT SLICE_23/Q1 SLICE_41/A0 (1087:1254:1421)(1087:1254:1421))
        (INTERCONNECT SLICE_23/Q1 SLICE_48/A1 (1440:1637:1835)(1440:1637:1835))
        (INTERCONNECT SLICE_23/Q1 SLICE_58/A0 (1119:1282:1445)(1119:1282:1445))
        (INTERCONNECT SLICE_40/F1 SLICE_17/A0 (755:890:1026)(755:890:1026))
        (INTERCONNECT SLICE_40/F1 SLICE_19/D0 (940:1044:1149)(940:1044:1149))
        (INTERCONNECT SLICE_40/F1 SLICE_20/B0 (1176:1348:1520)(1176:1348:1520))
        (INTERCONNECT SLICE_40/F1 SLICE_21/C0 (581:708:836)(581:708:836))
        (INTERCONNECT SLICE_40/F1 SLICE_22/C1 (581:708:836)(581:708:836))
        (INTERCONNECT SLICE_40/F1 SLICE_22/C0 (581:708:836)(581:708:836))
        (INTERCONNECT SLICE_40/F1 SLICE_23/B1 (1182:1354:1527)(1182:1354:1527))
        (INTERCONNECT SLICE_40/F1 SLICE_24/C1 (581:708:836)(581:708:836))
        (INTERCONNECT SLICE_40/F1 SLICE_25/D1 (275:311:348)(275:311:348))
        (INTERCONNECT SLICE_40/F1 SLICE_26/C1 (812:975:1139)(812:975:1139))
        (INTERCONNECT SLICE_40/F1 SLICE_28/B0 (777:919:1061)(777:919:1061))
        (INTERCONNECT SLICE_40/F1 SLICE_40/B0 (517:621:726)(517:621:726))
        (INTERCONNECT SLICE_40/F1 SLICE_41/B0 (787:925:1063)(787:925:1063))
        (INTERCONNECT SLICE_40/F1 SLICE_44/D0 (535:609:683)(535:609:683))
        (INTERCONNECT SLICE_40/F1 SLICE_61/C0 (581:708:836)(581:708:836))
        (INTERCONNECT SLICE_17/F0 SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_17/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_18/C1 (3398:3780:4163)(3398:3780:4163))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_18/A0 (2884:3205:3527)(2884:3205:3527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_19/B1 (3629:4024:4420)(3629:4024:4420))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_19/C0 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_20/D1 (2671:2909:3147)(2671:2909:3147))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_20/D0 (2671:2909:3147)(2671:2909:3147))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_21/B1 (3185:3526:3867)(3185:3526:3867))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_21/A0 (3961:4385:4810)(3961:4385:4810))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_22/B1 (3188:3547:3906)(3188:3547:3906))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_22/B0 (3188:3547:3906)(3188:3547:3906))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_23/C1 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_23/C0 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_24/B1 (3882:4290:4698)(3882:4290:4698))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_24/C0 (3398:3780:4163)(3398:3780:4163))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_25/B1 (3893:4303:4713)(3893:4303:4713))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_25/B0 (3893:4303:4713)(3893:4303:4713))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_26/D1 (2953:3227:3501)(2953:3227:3501))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_26/B0 (3182:3540:3899)(3182:3540:3899))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_27/A0 (2877:3162:3448)(2877:3162:3448))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_28/C1 (3291:3655:4019)(3291:3655:4019))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_28/D0 (2953:3227:3501)(2953:3227:3501))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_30/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_30/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_31/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_52/B0 (3559:3932:4306)(3559:3932:4306))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_wr_en_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_cas_n_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_ras_n_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[31\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[30\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[29\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[28\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[27\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[26\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[25\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[24\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[23\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[22\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[21\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[20\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[19\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[18\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[17\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[16\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[15\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[14\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[13\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[12\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[11\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[10\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[9\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[8\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[7\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[6\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[5\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[4\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[3\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[2\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[1\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[0\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT SLICE_17/Q0 SLICE_34/D1 (1410:1533:1656)(1410:1533:1656))
        (INTERCONNECT SLICE_18/Q0 SLICE_18/D1 (536:595:654)(536:595:654))
        (INTERCONNECT SLICE_18/Q0 SLICE_53/D0 (536:595:654)(536:595:654))
        (INTERCONNECT SLICE_18/Q0 SLICE_54/B1 (1104:1268:1433)(1104:1268:1433))
        (INTERCONNECT SLICE_18/Q0 SLICE_68/C0 (539:648:757)(539:648:757))
        (INTERCONNECT SLICE_18/F1 SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/F0 SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q1 SLICE_19/B0 (767:892:1017)(767:892:1017))
        (INTERCONNECT SLICE_19/Q1 SLICE_54/D0 (535:596:658)(535:596:658))
        (INTERCONNECT SLICE_19/Q1 SLICE_66/B1 (1036:1192:1349)(1036:1192:1349))
        (INTERCONNECT SLICE_19/Q0 SLICE_19/A0 (483:579:675)(483:579:675))
        (INTERCONNECT SLICE_19/Q0 SLICE_21/D0 (1341:1475:1610)(1341:1475:1610))
        (INTERCONNECT SLICE_19/Q0 SLICE_53/C0 (538:652:766)(538:652:766))
        (INTERCONNECT SLICE_19/Q0 SLICE_54/C1 (1716:1937:2158)(1716:1937:2158))
        (INTERCONNECT SLICE_19/Q0 SLICE_67/D0 (901:996:1091)(901:996:1091))
        (INTERCONNECT SLICE_19/F1 SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/F0 SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_20/C1 (809:963:1118)(809:963:1118))
        (INTERCONNECT SLICE_44/F1 SLICE_21/A1 (1372:1568:1765)(1372:1568:1765))
        (INTERCONNECT SLICE_44/F1 SLICE_25/D0 (537:603:670)(537:603:670))
        (INTERCONNECT SLICE_44/F1 SLICE_26/A0 (742:872:1003)(742:872:1003))
        (INTERCONNECT SLICE_44/F1 SLICE_30/D0 (809:909:1010)(809:909:1010))
        (INTERCONNECT SLICE_44/F1 SLICE_31/D1 (809:909:1010)(809:909:1010))
        (INTERCONNECT SLICE_44/F1 SLICE_43/D0 (809:909:1010)(809:909:1010))
        (INTERCONNECT SLICE_44/F1 SLICE_44/C0 (284:372:461)(284:372:461))
        (INTERCONNECT SLICE_21/Q1 SLICE_20/B1 (774:900:1026)(774:900:1026))
        (INTERCONNECT SLICE_21/Q1 SLICE_21/D1 (529:590:651)(529:590:651))
        (INTERCONNECT SLICE_21/Q1 SLICE_30/A0 (745:880:1016)(745:880:1016))
        (INTERCONNECT SLICE_21/Q1 SLICE_31/C1 (546:671:796)(546:671:796))
        (INTERCONNECT SLICE_21/Q1 SLICE_39/B1 (771:900:1029)(771:900:1029))
        (INTERCONNECT SLICE_21/Q1 SLICE_43/A0 (745:880:1016)(745:880:1016))
        (INTERCONNECT SLICE_21/Q1 SLICE_67/C0 (550:670:791)(550:670:791))
        (INTERCONNECT SLICE_43/F1 SLICE_20/A1 (737:864:992)(737:864:992))
        (INTERCONNECT SLICE_43/F1 SLICE_30/B0 (515:616:718)(515:616:718))
        (INTERCONNECT SLICE_43/F1 SLICE_31/B1 (769:899:1029)(769:899:1029))
        (INTERCONNECT SLICE_43/F1 SLICE_43/B0 (515:616:718)(515:616:718))
        (INTERCONNECT SLICE_20/Q1 SLICE_20/C0 (534:644:754)(534:644:754))
        (INTERCONNECT SLICE_20/Q1 SLICE_34/B1 (1889:2113:2337)(1889:2113:2337))
        (INTERCONNECT SLICE_20/Q1 SLICE_36/C1 (2392:2666:2941)(2392:2666:2941))
        (INTERCONNECT SLICE_20/Q1 SLICE_37/D1 (2011:2198:2386)(2011:2198:2386))
        (INTERCONNECT SLICE_20/Q1 SLICE_39/A1 (754:880:1006)(754:880:1006))
        (INTERCONNECT SLICE_20/Q1 SLICE_60/D1 (2381:2600:2820)(2381:2600:2820))
        (INTERCONNECT SLICE_20/Q1 SLICE_61/D1 (871:966:1062)(871:966:1062))
        (INTERCONNECT SLICE_20/Q0 SLICE_20/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_20/Q0 SLICE_44/B0 (777:906:1036)(777:906:1036))
        (INTERCONNECT SLICE_20/Q0 SLICE_53/A1 (1452:1647:1842)(1452:1647:1842))
        (INTERCONNECT SLICE_20/Q0 SLICE_54/A0 (761:889:1018)(761:889:1018))
        (INTERCONNECT SLICE_20/Q0 SLICE_61/B1 (793:924:1055)(793:924:1055))
        (INTERCONNECT SLICE_20/Q0 SLICE_61/B0 (793:924:1055)(793:924:1055))
        (INTERCONNECT SLICE_20/F1 SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/F0 SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q0 SLICE_21/C1 (536:648:760)(536:648:760))
        (INTERCONNECT SLICE_21/Q0 SLICE_39/C1 (536:648:760)(536:648:760))
        (INTERCONNECT SLICE_21/Q0 SLICE_68/A1 (738:857:977)(738:857:977))
        (INTERCONNECT SLICE_31/F1 SLICE_21/B0 (777:908:1040)(777:908:1040))
        (INTERCONNECT SLICE_31/F1 SLICE_30/D1 (271:301:332)(271:301:332))
        (INTERCONNECT SLICE_31/F1 SLICE_31/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_21/F1 SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/F0 SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_22/D0 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_22/Q1 SLICE_38/B0 (1677:1876:2075)(1677:1876:2075))
        (INTERCONNECT SLICE_22/Q1 SLICE_48/B1 (1220:1391:1563)(1220:1391:1563))
        (INTERCONNECT SLICE_22/Q1 SLICE_57/B1 (2041:2271:2502)(2041:2271:2502))
        (INTERCONNECT SLICE_22/Q1 SLICE_61/A1 (1078:1240:1403)(1078:1240:1403))
        (INTERCONNECT SLICE_22/Q1 SLICE_66/A1 (1121:1280:1440)(1121:1280:1440))
        (INTERCONNECT SLICE_22/Q1 SLICE_66/A0 (1121:1280:1440)(1121:1280:1440))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[0\]_I/PADDT (3660:4020:4380)
          (3660:4020:4380))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[15\]_I/PADDT (3660:4020:4380)
          (3660:4020:4380))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[14\]_I/PADDT (3165:3471:3777)
          (3165:3471:3777))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[13\]_I/PADDT (6292:6833:7375)
          (6292:6833:7375))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[12\]_I/PADDT (2033:2209:2386)
          (2033:2209:2386))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[11\]_I/PADDT (7627:8226:8825)
          (7627:8226:8825))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[10\]_I/PADDT (4357:4784:5211)
          (4357:4784:5211))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[9\]_I/PADDT (2028:2204:2380)
          (2028:2204:2380))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[8\]_I/PADDT (8392:9078:9764)
          (8392:9078:9764))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[7\]_I/PADDT (7462:8114:8766)
          (7462:8114:8766))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[6\]_I/PADDT (4384:4760:5137)
          (4384:4760:5137))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[5\]_I/PADDT (8196:8911:9627)
          (8196:8911:9627))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[4\]_I/PADDT (9145:9890:10636)
          (9145:9890:10636))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[3\]_I/PADDT (2844:3093:3342)
          (2844:3093:3342))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[2\]_I/PADDT (2397:2605:2813)
          (2397:2605:2813))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[1\]_I/PADDT (3165:3471:3777)
          (3165:3471:3777))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[0\]_I/PADDT (7031:7636:8242)
          (7031:7636:8242))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[15\]_I/PADDT (9126:9875:10625)
          (9126:9875:10625))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[14\]_I/PADDT (3208:3488:3769)
          (3208:3488:3769))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[13\]_I/PADDT (4074:4479:4884)
          (4074:4479:4884))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[12\]_I/PADDT 
          (9490:10271:11052)(9490:10271:11052))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[11\]_I/PADDT (8361:9023:9686)
          (8361:9023:9686))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[10\]_I/PADDT (2397:2605:2813)
          (2397:2605:2813))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[9\]_I/PADDT (4030:4422:4814)
          (4030:4422:4814))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[8\]_I/PADDT (8331:9002:9674)
          (8331:9002:9674))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[7\]_I/PADDT (7860:8489:9119)
          (7860:8489:9119))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[6\]_I/PADDT (4357:4784:5211)
          (4357:4784:5211))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[5\]_I/PADDT (9145:9890:10636)
          (9145:9890:10636))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[4\]_I/PADDT (7832:8516:9200)
          (7832:8516:9200))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[3\]_I/PADDT (8381:9066:9751)
          (8381:9066:9751))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[2\]_I/PADDT (2392:2599:2807)
          (2392:2599:2807))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[1\]_I/PADDT (6667:7241:7815)
          (6667:7241:7815))
        (INTERCONNECT SLICE_22/Q0 SLICE_22/A0 (483:579:675)(483:579:675))
        (INTERCONNECT SLICE_22/Q0 SLICE_35/A0 (1017:1174:1331)(1017:1174:1331))
        (INTERCONNECT SLICE_22/Q0 SLICE_48/C1 (1182:1360:1538)(1182:1360:1538))
        (INTERCONNECT SLICE_22/Q0 SLICE_58/B0 (1049:1208:1368)(1049:1208:1368))
        (INTERCONNECT SLICE_22/Q0 SLICE_61/C1 (554:673:792)(554:673:792))
        (INTERCONNECT SLICE_22/Q0 SLICE_61/D0 (870:969:1068)(870:969:1068))
        (INTERCONNECT SLICE_22/Q0 SLICE_68/B1 (769:896:1023)(769:896:1023))
        (INTERCONNECT SLICE_22/F1 SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/F0 SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_23/D1 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_23/Q0 SLICE_35/B0 (773:907:1041)(773:907:1041))
        (INTERCONNECT SLICE_23/Q0 SLICE_36/B0 (1491:1697:1903)(1491:1697:1903))
        (INTERCONNECT SLICE_23/Q0 SLICE_37/A0 (1823:2058:2293)(1823:2058:2293))
        (INTERCONNECT SLICE_23/Q0 SLICE_38/A1 (1459:1662:1866)(1459:1662:1866))
        (INTERCONNECT SLICE_23/Q0 SLICE_48/D1 (1124:1259:1395)(1124:1259:1395))
        (INTERCONNECT SLICE_23/Q0 SLICE_53/C1 (536:648:760)(536:648:760))
        (INTERCONNECT SLICE_23/Q0 SLICE_60/C1 (1260:1453:1646)(1260:1453:1646))
        (INTERCONNECT SLICE_23/Q0 SLICE_60/C0 (1260:1453:1646)(1260:1453:1646))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_23/B0 (3647:3998:4349)
          (3647:3998:4349))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_42/B1 (3647:3998:4349)
          (3647:3998:4349))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_45/B1 (4005:4387:4769)
          (4005:4387:4769))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT SLICE_23/F1 SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/F0 SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q0 SLICE_24/D1 (534:591:648)(534:591:648))
        (INTERCONNECT SLICE_24/Q0 SLICE_68/C1 (534:644:754)(534:644:754))
        (INTERCONNECT SLICE_24/Q0 SLICE_68/D0 (534:591:648)(534:591:648))
        (INTERCONNECT SLICE_24/Q1 SLICE_24/A1 (483:579:675)(483:579:675))
        (INTERCONNECT SLICE_24/Q1 SLICE_25/A1 (740:861:983)(740:861:983))
        (INTERCONNECT SLICE_24/Q1 SLICE_67/B0 (1106:1272:1439)(1106:1272:1439))
        (INTERCONNECT SLICE_24/Q1 SLICE_68/A0 (737:861:986)(737:861:986))
        (INTERCONNECT SLICE_24/F1 SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/F0 SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/Q1 SLICE_25/C0 (531:639:747)(531:639:747))
        (INTERCONNECT SLICE_25/Q0 SLICE_25/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_25/Q0 SLICE_26/C0 (807:956:1106)(807:956:1106))
        (INTERCONNECT SLICE_25/Q0 SLICE_44/A0 (738:857:977)(738:857:977))
        (INTERCONNECT SLICE_25/Q0 SLICE_68/D1 (530:590:650)(530:590:650))
        (INTERCONNECT SLICE_25/F1 SLICE_25/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/F0 SLICE_25/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_26/B1 (1575:1772:1970)(1575:1772:1970))
        (INTERCONNECT SLICE_27/Q0 SLICE_35/D0 (1350:1481:1612)(1350:1481:1612))
        (INTERCONNECT SLICE_27/Q0 SLICE_36/A0 (2340:2612:2884)(2340:2612:2884))
        (INTERCONNECT SLICE_27/Q0 SLICE_37/B0 (2693:3002:3311)(2693:3002:3311))
        (INTERCONNECT SLICE_27/Q0 SLICE_38/B1 (2720:3033:3347)(2720:3033:3347))
        (INTERCONNECT SLICE_27/Q0 SLICE_46/D1 (1350:1481:1612)(1350:1481:1612))
        (INTERCONNECT SLICE_27/Q0 SLICE_49/D1 (2078:2272:2466)(2078:2272:2466))
        (INTERCONNECT SLICE_27/Q0 SLICE_60/B1 (2720:3033:3347)(2720:3033:3347))
        (INTERCONNECT SLICE_27/Q0 SLICE_60/B0 (2720:3033:3347)(2720:3033:3347))
        (INTERCONNECT SLICE_45/F0 SLICE_26/D0 (520:573:626)(520:573:626))
        (INTERCONNECT SLICE_26/F1 SLICE_26/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/F0 SLICE_26/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_52/F0 SLICE_27/C1 (908:1055:1202)(908:1055:1202))
        (INTERCONNECT SLICE_52/F0 SLICE_50/B0 (511:606:702)(511:606:702))
        (INTERCONNECT SLICE_50/F1 SLICE_27/B1 (1139:1299:1459)(1139:1299:1459))
        (INTERCONNECT SLICE_50/F1 SLICE_50/C0 (280:362:445)(280:362:445))
        (INTERCONNECT SLICE_28/Q1 SLICE_27/A1 (1664:1865:2066)(1664:1865:2066))
        (INTERCONNECT SLICE_28/Q1 SLICE_28/A1 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_28/Q1 SLICE_58/B1 (1211:1379:1548)(1211:1379:1548))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_27/D0 (2321:2504:2688)
          (2321:2504:2688))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_42/D0 (2223:2410:2598)
          (2223:2410:2598))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_45/A1 (2470:2719:2969)
          (2470:2719:2969))
        (INTERCONNECT SLICE_42/F1 SLICE_27/B0 (1209:1376:1544)(1209:1376:1544))
        (INTERCONNECT SLICE_42/F1 SLICE_42/B0 (511:606:702)(511:606:702))
        (INTERCONNECT SLICE_27/F1 SLICE_27/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/F0 SLICE_27/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 SLICE_33/D0 (1424:1551:1678)(1424:1551:1678))
        (INTERCONNECT SLICE_27/Q1 SLICE_45/A0 (1998:2222:2446)(1998:2222:2446))
        (INTERCONNECT SLICE_27/Q1 SLICE_58/C1 (1429:1610:1792)(1429:1610:1792))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[31\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[30\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[29\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[28\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[27\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[26\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[25\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[24\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[23\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[22\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[21\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[20\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[19\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[18\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[17\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[16\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[15\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[14\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[13\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[12\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[11\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[10\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[9\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[8\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[7\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[6\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[5\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[4\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[3\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[2\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[1\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[0\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_50/F0 SLICE_28/D1 (523:573:623)(523:573:623))
        (INTERCONNECT SLICE_28/Q0 SLICE_28/B1 (767:892:1017)(767:892:1017))
        (INTERCONNECT SLICE_28/Q0 SLICE_38/C0 (1783:2002:2222)(1783:2002:2222))
        (INTERCONNECT SLICE_28/Q0 SLICE_46/B1 (1523:1717:1911)(1523:1717:1911))
        (INTERCONNECT SLICE_28/Q0 SLICE_49/A1 (1861:2084:2308)(1861:2084:2308))
        (INTERCONNECT SLICE_28/Q0 SLICE_50/D0 (528:582:636)(528:582:636))
        (INTERCONNECT SLICE_28/Q0 SLICE_53/D1 (911:1005:1099)(911:1005:1099))
        (INTERCONNECT SLICE_28/Q0 SLICE_57/A1 (2710:3003:3296)(2710:3003:3296))
        (INTERCONNECT SLICE_28/Q0 SLICE_66/B0 (1893:2119:2345)(1893:2119:2345))
        (INTERCONNECT SLICE_28/F1 SLICE_28/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/F0 SLICE_28/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F0 SLICE_29/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F1 SLICE_40/C1 (813:959:1106)(813:959:1106))
        (INTERCONNECT SLICE_29/F1 SLICE_41/B1 (1044:1203:1363)(1044:1203:1363))
        (INTERCONNECT SLICE_29/F1 SLICE_44/C1 (536:647:758)(536:647:758))
        (INTERCONNECT SLICE_29/F1 SLICE_47/D1 (802:893:985)(802:893:985))
        (INTERCONNECT SLICE_30/Q0 SLICE_30/C1 (545:657:769)(545:657:769))
        (INTERCONNECT SLICE_30/Q0 SLICE_30/C0 (545:657:769)(545:657:769))
        (INTERCONNECT SLICE_30/Q0 SLICE_31/A0 (744:866:989)(744:866:989))
        (INTERCONNECT SLICE_30/Q0 SLICE_43/A1 (744:866:989)(744:866:989))
        (INTERCONNECT SLICE_30/Q1 SLICE_30/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_30/Q1 SLICE_31/D0 (534:591:648)(534:591:648))
        (INTERCONNECT SLICE_30/Q1 SLICE_43/D1 (534:591:648)(534:591:648))
        (INTERCONNECT SLICE_30/F1 SLICE_30/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/F0 SLICE_30/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/Q0 SLICE_31/B0 (773:896:1019)(773:896:1019))
        (INTERCONNECT SLICE_31/Q0 SLICE_43/B1 (773:896:1019)(773:896:1019))
        (INTERCONNECT SLICE_31/F0 SLICE_31/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/F0 SLICE_32/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/F1 SLICE_55/B0 (508:600:693)(508:600:693))
        (INTERCONNECT SLICE_33/F0 SLICE_33/D1 (534:592:650)(534:592:650))
        (INTERCONNECT SLICE_33/F0 SLICE_39/B0 (776:902:1028)(776:902:1028))
        (INTERCONNECT SLICE_33/F0 SLICE_46/A0 (1070:1231:1392)(1070:1231:1392))
        (INTERCONNECT SLICE_46/F1 SLICE_33/C1 (541:658:775)(541:658:775))
        (INTERCONNECT SLICE_46/F1 SLICE_39/C0 (541:658:775)(541:658:775))
        (INTERCONNECT SLICE_46/F1 SLICE_46/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_46/F1 SLICE_51/A1 (735:859:984)(735:859:984))
        (INTERCONNECT SLICE_68/F0 SLICE_33/B1 (1102:1265:1429)(1102:1265:1429))
        (INTERCONNECT SLICE_68/F0 SLICE_33/A0 (479:572:665)(479:572:665))
        (INTERCONNECT SLICE_61/F1 SLICE_33/A1 (733:854:976)(733:854:976))
        (INTERCONNECT SLICE_61/F1 SLICE_33/B0 (511:606:702)(511:606:702))
        (INTERCONNECT SLICE_33/F1 SLICE_51/D1 (523:573:623)(523:573:623))
        (INTERCONNECT SLICE_38/F1 SLICE_34/C1 (1318:1512:1707)(1318:1512:1707))
        (INTERCONNECT SLICE_38/F1 SLICE_34/A0 (1190:1360:1530)(1190:1360:1530))
        (INTERCONNECT SLICE_38/F1 SLICE_38/D0 (525:584:643)(525:584:643))
        (INTERCONNECT SLICE_38/F1 SLICE_57/D0 (1245:1375:1505)(1245:1375:1505))
        (INTERCONNECT SLICE_38/F1 SLICE_63/A1 (1444:1638:1833)(1444:1638:1833))
        (INTERCONNECT SLICE_38/F1 SLICE_63/B0 (1487:1685:1883)(1487:1685:1883))
        (INTERCONNECT SLICE_38/F1 SLICE_64/B1 (1814:2047:2280)(1814:2047:2280))
        (INTERCONNECT SLICE_38/F1 SLICE_64/C0 (1583:1803:2023)(1583:1803:2023))
        (INTERCONNECT SLICE_38/F1 SLICE_65/D1 (1245:1375:1505)(1245:1375:1505))
        (INTERCONNECT SLICE_38/F1 SLICE_65/D0 (1245:1375:1505)(1245:1375:1505))
        (INTERCONNECT SLICE_38/F1 SLICE_66/C0 (1312:1506:1700)(1312:1506:1700))
        (INTERCONNECT SLICE_58/F0 SLICE_34/A1 (999:1149:1299)(999:1149:1299))
        (INTERCONNECT SLICE_57/F1 SLICE_34/D0 (976:1083:1190)(976:1083:1190))
        (INTERCONNECT SLICE_57/F1 SLICE_36/B1 (1038:1199:1361)(1038:1199:1361))
        (INTERCONNECT SLICE_57/F1 SLICE_37/A1 (1186:1358:1531)(1186:1358:1531))
        (INTERCONNECT SLICE_57/F1 SLICE_57/C0 (284:372:461)(284:372:461))
        (INTERCONNECT SLICE_57/F1 SLICE_63/C1 (823:973:1123)(823:973:1123))
        (INTERCONNECT SLICE_57/F1 SLICE_63/C0 (823:973:1123)(823:973:1123))
        (INTERCONNECT SLICE_57/F1 SLICE_64/D1 (1182:1309:1436)(1182:1309:1436))
        (INTERCONNECT SLICE_57/F1 SLICE_64/D0 (1182:1309:1436)(1182:1309:1436))
        (INTERCONNECT SLICE_57/F1 SLICE_65/A1 (1392:1584:1777)(1392:1584:1777))
        (INTERCONNECT SLICE_57/F1 SLICE_65/A0 (1392:1584:1777)(1392:1584:1777))
        (INTERCONNECT SLICE_34/F1 SLICE_34/C0 (277:356:436)(277:356:436))
        (INTERCONNECT soc_side_addr_port\[19\]_I/PADDI SLICE_34/B0 (1329:1477:1625)
          (1329:1477:1625))
        (INTERCONNECT SLICE_34/F0 ram_side_addr_port\[10\]_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT SLICE_66/F1 SLICE_35/D1 (525:581:637)(525:581:637))
        (INTERCONNECT SLICE_66/F1 SLICE_51/D0 (525:581:637)(525:581:637))
        (INTERCONNECT SLICE_53/F0 SLICE_35/C1 (536:647:758)(536:647:758))
        (INTERCONNECT SLICE_53/F0 SLICE_51/C0 (536:647:758)(536:647:758))
        (INTERCONNECT SLICE_54/F1 SLICE_35/B1 (1211:1381:1552)(1211:1381:1552))
        (INTERCONNECT SLICE_54/F1 SLICE_51/B0 (513:611:710)(513:611:710))
        (INTERCONNECT SLICE_54/F1 SLICE_54/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_35/F0 SLICE_35/A1 (479:572:665)(479:572:665))
        (INTERCONNECT SLICE_35/F0 SLICE_51/A0 (479:572:665)(479:572:665))
        (INTERCONNECT SLICE_35/F1 SLICE_39/A0 (1177:1342:1507)(1177:1342:1507))
        (INTERCONNECT SLICE_35/F1 SLICE_46/B0 (765:889:1013)(765:889:1013))
        (INTERCONNECT soc_side_addr_port\[5\]_I/PADDI SLICE_36/D1 (1087:1167:1247)
          (1087:1167:1247))
        (INTERCONNECT SLICE_36/F0 SLICE_36/A1 (730:848:967)(730:848:967))
        (INTERCONNECT soc_side_addr_port\[14\]_I/PADDI SLICE_36/C0 (1462:1628:1795)
          (1462:1628:1795))
        (INTERCONNECT SLICE_36/F1 ram_side_addr_port\[5\]_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT SLICE_37/F0 SLICE_37/C1 (531:639:747)(531:639:747))
        (INTERCONNECT soc_side_addr_port\[4\]_I/PADDI SLICE_37/B1 (1656:1839:2022)
          (1656:1839:2022))
        (INTERCONNECT soc_side_addr_port\[13\]_I/PADDI SLICE_37/D0 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT SLICE_37/F1 ram_side_addr_port\[4\]_I/PADDO (670:737:805)
          (670:737:805))
        (INTERCONNECT soc_side_addr_port\[22\]_I/PADDI SLICE_38/A0 (1556:1728:1901)
          (1556:1728:1901))
        (INTERCONNECT SLICE_38/F0 ram_side_bank_addr_port\[1\]_I/PADDO (1263:1400:1537)
          (1263:1400:1537))
        (INTERCONNECT SLICE_39/F1 SLICE_39/D0 (523:579:635)(523:579:635))
        (INTERCONNECT SLICE_39/F1 SLICE_46/D0 (973:1073:1173)(973:1073:1173))
        (INTERCONNECT SLICE_39/F1 SLICE_54/B0 (1215:1383:1551)(1215:1383:1551))
        (INTERCONNECT SLICE_39/F0 soc_side_busy_port_I/PADDO (1368:1509:1651)
          (1368:1509:1651))
        (INTERCONNECT SLICE_56/F0 SLICE_40/D1 (903:995:1088)(903:995:1088))
        (INTERCONNECT SLICE_56/F0 SLICE_41/D1 (528:587:646)(528:587:646))
        (INTERCONNECT SLICE_56/F0 SLICE_44/D1 (794:887:981)(794:887:981))
        (INTERCONNECT SLICE_56/F0 SLICE_52/D0 (539:600:661)(539:600:661))
        (INTERCONNECT SLICE_43/F0 SLICE_40/C0 (905:1049:1193)(905:1049:1193))
        (INTERCONNECT SLICE_40/F0 ram_side_wr_en_port_MGIOL/OPOS (1445:1584:1723)
          (1445:1584:1723))
        (INTERCONNECT SLICE_67/F0 SLICE_41/A1 (740:863:986)(740:863:986))
        (INTERCONNECT SLICE_41/F1 SLICE_41/C0 (280:362:445)(280:362:445))
        (INTERCONNECT SLICE_41/F1 SLICE_47/D0 (269:296:324)(269:296:324))
        (INTERCONNECT SLICE_41/F0 ram_side_cas_n_port_MGIOL/OPOS (1337:1468:1599)
          (1337:1468:1599))
        (INTERCONNECT SLICE_47/F0 SLICE_42/A0 (730:848:967)(730:848:967))
        (INTERCONNECT SLICE_42/F0 ram_side_ras_n_port_MGIOL/OPOS (906:1001:1097)
          (906:1001:1097))
        (INTERCONNECT SLICE_61/F0 SLICE_45/D0 (1153:1269:1385)(1153:1269:1385))
        (INTERCONNECT SLICE_45/F1 SLICE_45/B0 (508:600:693)(508:600:693))
        (INTERCONNECT SLICE_58/F1 SLICE_46/C1 (539:650:761)(539:650:761))
        (INTERCONNECT SLICE_58/F1 SLICE_49/C1 (546:664:783)(546:664:783))
        (INTERCONNECT SLICE_58/F1 SLICE_58/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_46/F0 soc_side_ready_port_I/PADDO (1367:1504:1642)
          (1367:1504:1642))
        (INTERCONNECT SLICE_67/F1 SLICE_47/C1 (541:653:766)(541:653:766))
        (INTERCONNECT SLICE_70/F0 SLICE_47/B1 (772:897:1023)(772:897:1023))
        (INTERCONNECT SLICE_59/F1 SLICE_47/A1 (733:848:964)(733:848:964))
        (INTERCONNECT SLICE_48/F1 SLICE_48/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_48/F1 SLICE_49/A0 (481:577:673)(481:577:673))
        (INTERCONNECT SLICE_48/F1 SLICE_62/C1 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_48/F1 SLICE_62/D0 (271:301:332)(271:301:332))
        (INTERCONNECT SLICE_49/F1 SLICE_48/B0 (513:611:710)(513:611:710))
        (INTERCONNECT SLICE_49/F1 SLICE_49/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_49/F1 SLICE_62/B1 (513:611:710)(513:611:710))
        (INTERCONNECT SLICE_49/F1 SLICE_62/A0 (481:577:673)(481:577:673))
        (INTERCONNECT soc_side_wr_mask_port\[3\]_I/PADDI SLICE_48/A0 (1556:1728:1901)
          (1556:1728:1901))
        (INTERCONNECT SLICE_48/F0 ram_side_chip1_udqm_port_I/PADDO (670:737:805)
          (670:737:805))
        (INTERCONNECT soc_side_wr_mask_port\[2\]_I/PADDI SLICE_49/D0 (1521:1640:1759)
          (1521:1640:1759))
        (INTERCONNECT SLICE_49/F0 ram_side_chip1_ldqm_port_I/PADDO (1041:1147:1254)
          (1041:1147:1254))
        (INTERCONNECT SLICE_51/F0 SLICE_51/C1 (277:356:436)(277:356:436))
        (INTERCONNECT SLICE_54/F0 SLICE_51/B1 (762:883:1004)(762:883:1004))
        (INTERCONNECT SLICE_52/F1 SLICE_52/C0 (277:356:436)(277:356:436))
        (INTERCONNECT SLICE_68/F1 SLICE_53/B0 (772:897:1023)(772:897:1023))
        (INTERCONNECT SLICE_53/F1 SLICE_53/A0 (730:848:967)(730:848:967))
        (INTERCONNECT SLICE_69/F0 SLICE_55/D0 (266:290:315)(266:290:315))
        (INTERCONNECT SLICE_69/F1 SLICE_55/C0 (277:356:436)(277:356:436))
        (INTERCONNECT SLICE_55/F1 SLICE_55/A0 (730:848:967)(730:848:967))
        (INTERCONNECT SLICE_59/F0 SLICE_56/D0 (520:573:626)(520:573:626))
        (INTERCONNECT SLICE_56/F1 SLICE_56/C0 (277:356:436)(277:356:436))
        (INTERCONNECT soc_side_addr_port\[8\]_I/PADDI SLICE_57/B0 (1322:1462:1603)
          (1322:1462:1603))
        (INTERCONNECT soc_side_addr_port\[17\]_I/PADDI SLICE_57/A0 (1297:1442:1588)
          (1297:1442:1588))
        (INTERCONNECT SLICE_57/F0 ram_side_addr_port\[8\]_I/PADDO (677:752:827)
          (677:752:827))
        (INTERCONNECT soc_side_addr_port\[18\]_I/PADDI SLICE_60/A1 (1290:1428:1566)
          (1290:1428:1566))
        (INTERCONNECT soc_side_addr_port\[20\]_I/PADDI SLICE_60/D0 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT SLICE_60/F0 ram_side_addr_port\[11\]_I/PADDO (1041:1147:1254)
          (1041:1147:1254))
        (INTERCONNECT SLICE_60/F1 ram_side_addr_port\[9\]_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT soc_side_wr_mask_port\[0\]_I/PADDI SLICE_62/D1 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT soc_side_wr_mask_port\[1\]_I/PADDI SLICE_62/C0 (1098:1233:1368)
          (1098:1233:1368))
        (INTERCONNECT SLICE_62/F0 ram_side_chip0_udqm_port_I/PADDO (1263:1400:1537)
          (1263:1400:1537))
        (INTERCONNECT SLICE_62/F1 ram_side_chip0_ldqm_port_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT soc_side_addr_port\[16\]_I/PADDI SLICE_63/D1 (1395:1521:1647)
          (1395:1521:1647))
        (INTERCONNECT soc_side_addr_port\[7\]_I/PADDI SLICE_63/B1 (1303:1454:1606)
          (1303:1454:1606))
        (INTERCONNECT soc_side_addr_port\[6\]_I/PADDI SLICE_63/D0 (1327:1445:1563)
          (1327:1445:1563))
        (INTERCONNECT soc_side_addr_port\[15\]_I/PADDI SLICE_63/A0 (1605:1796:1988)
          (1605:1796:1988))
        (INTERCONNECT SLICE_63/F0 ram_side_addr_port\[6\]_I/PADDO (649:737:825)
          (649:737:825))
        (INTERCONNECT SLICE_63/F1 ram_side_addr_port\[7\]_I/PADDO (1242:1399:1557)
          (1242:1399:1557))
        (INTERCONNECT soc_side_addr_port\[0\]_I/PADDI SLICE_64/C1 (1091:1218:1346)
          (1091:1218:1346))
        (INTERCONNECT soc_side_addr_port\[9\]_I/PADDI SLICE_64/A1 (1297:1442:1588)
          (1297:1442:1588))
        (INTERCONNECT soc_side_addr_port\[1\]_I/PADDI SLICE_64/B0 (1322:1462:1603)
          (1322:1462:1603))
        (INTERCONNECT soc_side_addr_port\[10\]_I/PADDI SLICE_64/A0 (1624:1804:1985)
          (1624:1804:1985))
        (INTERCONNECT SLICE_64/F0 ram_side_addr_port\[1\]_I/PADDO (1111:1225:1339)
          (1111:1225:1339))
        (INTERCONNECT SLICE_64/F1 ram_side_addr_port\[0\]_I/PADDO (915:1037:1160)
          (915:1037:1160))
        (INTERCONNECT soc_side_addr_port\[12\]_I/PADDI SLICE_65/C1 (1079:1225:1371)
          (1079:1225:1371))
        (INTERCONNECT soc_side_addr_port\[3\]_I/PADDI SLICE_65/B1 (1303:1454:1606)
          (1303:1454:1606))
        (INTERCONNECT soc_side_addr_port\[2\]_I/PADDI SLICE_65/C0 (1072:1210:1349)
          (1072:1210:1349))
        (INTERCONNECT soc_side_addr_port\[11\]_I/PADDI SLICE_65/B0 (1310:1469:1628)
          (1310:1469:1628))
        (INTERCONNECT SLICE_65/F0 ram_side_addr_port\[2\]_I/PADDO (915:1037:1160)
          (915:1037:1160))
        (INTERCONNECT SLICE_65/F1 ram_side_addr_port\[3\]_I/PADDO (1020:1147:1274)
          (1020:1147:1274))
        (INTERCONNECT soc_side_addr_port\[21\]_I/PADDI SLICE_66/D0 (1346:1453:1560)
          (1346:1453:1560))
        (INTERCONNECT SLICE_66/F0 ram_side_bank_addr_port\[0\]_I/PADDO (1111:1225:1339)
          (1111:1225:1339))
        (INTERCONNECT SLICE_70/F1 ram_side_ck_en_port_I/PADDO (1405:1543:1681)
          (1405:1543:1681))
        (INTERCONNECT SLICE_71/F0 ram_side_cs_n_port_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT ram_side_chip0_data_port\[0\]_I/PADDI 
          soc_side_rd_data_port\[0\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[0\]_MGIOL/IN 
          ram_side_chip0_data_port\[0\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_wr_en_port_MGIOL/IOLDO ram_side_wr_en_port_I/IOLDO 
          (30:36:43)(30:36:43))
        (INTERCONNECT ram_side_cas_n_port_MGIOL/IOLDO ram_side_cas_n_port_I/IOLDO 
          (30:36:43)(30:36:43))
        (INTERCONNECT ram_side_ras_n_port_MGIOL/IOLDO ram_side_ras_n_port_I/IOLDO 
          (30:36:43)(30:36:43))
        (INTERCONNECT ram_side_chip1_data_port\[15\]_I/PADDI 
          soc_side_rd_data_port\[31\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[31\]_MGIOL/IN 
          ram_side_chip1_data_port\[15\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip1_data_port\[14\]_I/PADDI 
          soc_side_rd_data_port\[30\]_MGIOL/OPOS (1175:1272:1370)(1175:1272:1370))
        (INTERCONNECT soc_side_wr_data_port\[30\]_MGIOL/IN 
          ram_side_chip1_data_port\[14\]_I/PADDO (832:939:1046)(832:939:1046))
        (INTERCONNECT ram_side_chip1_data_port\[13\]_I/PADDI 
          soc_side_rd_data_port\[29\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[29\]_MGIOL/IN 
          ram_side_chip1_data_port\[13\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip1_data_port\[12\]_I/PADDI 
          soc_side_rd_data_port\[28\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[28\]_MGIOL/IN 
          ram_side_chip1_data_port\[12\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip1_data_port\[11\]_I/PADDI 
          soc_side_rd_data_port\[27\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[27\]_MGIOL/IN 
          ram_side_chip1_data_port\[11\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip1_data_port\[10\]_I/PADDI 
          soc_side_rd_data_port\[26\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[26\]_MGIOL/IN 
          ram_side_chip1_data_port\[10\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip1_data_port\[9\]_I/PADDI 
          soc_side_rd_data_port\[25\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[25\]_MGIOL/IN 
          ram_side_chip1_data_port\[9\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip1_data_port\[8\]_I/PADDI 
          soc_side_rd_data_port\[24\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[24\]_MGIOL/IN 
          ram_side_chip1_data_port\[8\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip1_data_port\[7\]_I/PADDI 
          soc_side_rd_data_port\[23\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[23\]_MGIOL/IN 
          ram_side_chip1_data_port\[7\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip1_data_port\[6\]_I/PADDI 
          soc_side_rd_data_port\[22\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[22\]_MGIOL/IN 
          ram_side_chip1_data_port\[6\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT ram_side_chip1_data_port\[5\]_I/PADDI 
          soc_side_rd_data_port\[21\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[21\]_MGIOL/IN 
          ram_side_chip1_data_port\[5\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip1_data_port\[4\]_I/PADDI 
          soc_side_rd_data_port\[20\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[20\]_MGIOL/IN 
          ram_side_chip1_data_port\[4\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip1_data_port\[3\]_I/PADDI 
          soc_side_rd_data_port\[19\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[19\]_MGIOL/IN 
          ram_side_chip1_data_port\[3\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT ram_side_chip1_data_port\[2\]_I/PADDI 
          soc_side_rd_data_port\[18\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[18\]_MGIOL/IN 
          ram_side_chip1_data_port\[2\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip1_data_port\[1\]_I/PADDI 
          soc_side_rd_data_port\[17\]_MGIOL/OPOS (1175:1272:1370)(1175:1272:1370))
        (INTERCONNECT soc_side_wr_data_port\[17\]_MGIOL/IN 
          ram_side_chip1_data_port\[1\]_I/PADDO (578:656:735)(578:656:735))
        (INTERCONNECT ram_side_chip1_data_port\[0\]_I/PADDI 
          soc_side_rd_data_port\[16\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[16\]_MGIOL/IN 
          ram_side_chip1_data_port\[0\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip0_data_port\[15\]_I/PADDI 
          soc_side_rd_data_port\[15\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[15\]_MGIOL/IN 
          ram_side_chip0_data_port\[15\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip0_data_port\[14\]_I/PADDI 
          soc_side_rd_data_port\[14\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[14\]_MGIOL/IN 
          ram_side_chip0_data_port\[14\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT ram_side_chip0_data_port\[13\]_I/PADDI 
          soc_side_rd_data_port\[13\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[13\]_MGIOL/IN 
          ram_side_chip0_data_port\[13\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip0_data_port\[12\]_I/PADDI 
          soc_side_rd_data_port\[12\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[12\]_MGIOL/IN 
          ram_side_chip0_data_port\[12\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip0_data_port\[11\]_I/PADDI 
          soc_side_rd_data_port\[11\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[11\]_MGIOL/IN 
          ram_side_chip0_data_port\[11\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip0_data_port\[10\]_I/PADDI 
          soc_side_rd_data_port\[10\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[10\]_MGIOL/IN 
          ram_side_chip0_data_port\[10\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip0_data_port\[9\]_I/PADDI 
          soc_side_rd_data_port\[9\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[9\]_MGIOL/IN 
          ram_side_chip0_data_port\[9\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip0_data_port\[8\]_I/PADDI 
          soc_side_rd_data_port\[8\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[8\]_MGIOL/IN 
          ram_side_chip0_data_port\[8\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip0_data_port\[7\]_I/PADDI 
          soc_side_rd_data_port\[7\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[7\]_MGIOL/IN 
          ram_side_chip0_data_port\[7\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip0_data_port\[6\]_I/PADDI 
          soc_side_rd_data_port\[6\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[6\]_MGIOL/IN 
          ram_side_chip0_data_port\[6\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip0_data_port\[5\]_I/PADDI 
          soc_side_rd_data_port\[5\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[5\]_MGIOL/IN 
          ram_side_chip0_data_port\[5\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip0_data_port\[4\]_I/PADDI 
          soc_side_rd_data_port\[4\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[4\]_MGIOL/IN 
          ram_side_chip0_data_port\[4\]_I/PADDO (576:683:790)(576:683:790))
        (INTERCONNECT ram_side_chip0_data_port\[3\]_I/PADDI 
          soc_side_rd_data_port\[3\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[3\]_MGIOL/IN 
          ram_side_chip0_data_port\[3\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip0_data_port\[2\]_I/PADDI 
          soc_side_rd_data_port\[2\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[2\]_MGIOL/IN 
          ram_side_chip0_data_port\[2\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip0_data_port\[1\]_I/PADDI 
          soc_side_rd_data_port\[1\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[1\]_MGIOL/IN 
          ram_side_chip0_data_port\[1\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT soc_side_wr_data_port\[31\]_I/PADDI 
          soc_side_wr_data_port\[31\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[30\]_I/PADDI 
          soc_side_wr_data_port\[30\]_MGIOL/DI (352:369:387)(352:369:387))
        (INTERCONNECT soc_side_wr_data_port\[29\]_I/PADDI 
          soc_side_wr_data_port\[29\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[28\]_I/PADDI 
          soc_side_wr_data_port\[28\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[27\]_I/PADDI 
          soc_side_wr_data_port\[27\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[26\]_I/PADDI 
          soc_side_wr_data_port\[26\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[25\]_I/PADDI 
          soc_side_wr_data_port\[25\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[24\]_I/PADDI 
          soc_side_wr_data_port\[24\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[23\]_I/PADDI 
          soc_side_wr_data_port\[23\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[22\]_I/PADDI 
          soc_side_wr_data_port\[22\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[21\]_I/PADDI 
          soc_side_wr_data_port\[21\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[20\]_I/PADDI 
          soc_side_wr_data_port\[20\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[19\]_I/PADDI 
          soc_side_wr_data_port\[19\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[18\]_I/PADDI 
          soc_side_wr_data_port\[18\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[17\]_I/PADDI 
          soc_side_wr_data_port\[17\]_MGIOL/DI (352:369:387)(352:369:387))
        (INTERCONNECT soc_side_wr_data_port\[16\]_I/PADDI 
          soc_side_wr_data_port\[16\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[15\]_I/PADDI 
          soc_side_wr_data_port\[15\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[14\]_I/PADDI 
          soc_side_wr_data_port\[14\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[13\]_I/PADDI 
          soc_side_wr_data_port\[13\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[12\]_I/PADDI 
          soc_side_wr_data_port\[12\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[11\]_I/PADDI 
          soc_side_wr_data_port\[11\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[10\]_I/PADDI 
          soc_side_wr_data_port\[10\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[9\]_I/PADDI 
          soc_side_wr_data_port\[9\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[8\]_I/PADDI 
          soc_side_wr_data_port\[8\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[7\]_I/PADDI 
          soc_side_wr_data_port\[7\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[6\]_I/PADDI 
          soc_side_wr_data_port\[6\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[5\]_I/PADDI 
          soc_side_wr_data_port\[5\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[4\]_I/PADDI 
          soc_side_wr_data_port\[4\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[3\]_I/PADDI 
          soc_side_wr_data_port\[3\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[2\]_I/PADDI 
          soc_side_wr_data_port\[2\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[1\]_I/PADDI 
          soc_side_wr_data_port\[1\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[0\]_I/PADDI 
          soc_side_wr_data_port\[0\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_rd_data_port\[31\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[31\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[30\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[30\]_I/IOLDO (9:36:63)(9:36:63))
        (INTERCONNECT soc_side_rd_data_port\[29\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[29\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[28\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[28\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[27\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[27\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[26\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[26\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[25\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[25\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[24\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[24\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[23\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[23\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[22\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[22\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[21\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[21\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[20\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[20\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[19\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[19\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[18\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[18\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[17\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[17\]_I/IOLDO (9:36:63)(9:36:63))
        (INTERCONNECT soc_side_rd_data_port\[16\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[16\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[15\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[15\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[14\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[14\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[13\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[13\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[12\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[12\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[11\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[11\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[10\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[10\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[9\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[9\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[8\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[8\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[7\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[7\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[6\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[6\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[5\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[5\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[4\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[4\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[3\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[3\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[2\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[2\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[1\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[1\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[0\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[0\]_I/IOLDO (25:77:129)(25:77:129))
      )
    )
  )
)
