<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'canny_edge/in_stream_TLAST' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="canny" solutionName="solution1" date="2018-06-25T14:38:00.480+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'canny_edge/in_stream_TUSER' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="canny" solutionName="solution1" date="2018-06-25T14:38:00.453+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:31.736+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Filter2D.1' to 'Filter2D_1'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:31.698+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit29637_' to 'Block_Mat_exit29637_s'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:31.689+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:31.644+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.902+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.892+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[8]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.884+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[7]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.873+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.864+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[6]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.855+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.844+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:246)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.836+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:246)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.813+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:246)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.805+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:246)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.796+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:246)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.787+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:246)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.779+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:135)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.770+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:135)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.759+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:135)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.750+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:135)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.741+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[0]' (canny/canny_edge.cpp:135)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.731+0200" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuff.val[1]' (canny/canny_edge.cpp:135)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.721+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit29637_proc' to 'Block_Mat.exit29637_' (canny/canny_edge.cpp:355:22)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:30.709+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'gradient_decomposition' to 'gradient_decompositi' (canny/canny_edge.cpp:80:36)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.756+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate&lt;1080, 1920, 0, 0>' to 'Duplicate' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:617:50)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.748+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 5, 5>' to 'Filter2D.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.735+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>' to 'Filter2D' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:113:33)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.726+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur&lt;5, 5, 0, 0, 1080, 1920>' to 'GaussianBlur' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:2650:1)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.716+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:2591:1)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.701+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:2591:1)" projectName="canny" solutionName="solution1" date="2018-06-25T14:37:29.692+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 11 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 5, 5>'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:26.758+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1085 to 1083 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 5, 5>'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:26.618+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 10 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:26.608+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:26.599+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (canny/canny_edge.cpp:388) in function 'canny_edge': cannot completely unroll a loop with a variable trip count." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:25.390+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.97': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.509+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.95': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.135+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.93': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.130+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.91': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.118+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.89': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.112+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.86': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.105+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.84': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.099+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.80': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.094+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.79': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.088+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.74': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.081+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.31': cannot find another array to be merged with." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.075+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.3' (canny/canny_edge.cpp:344)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.070+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.2' (canny/canny_edge.cpp:344)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.061+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.1' (canny/canny_edge.cpp:344)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.056+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V' (canny/canny_edge.cpp:344)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.050+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (canny/canny_edge.cpp:329)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.045+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (canny/canny_edge.cpp:329)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.040+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_gd.data_stream.V' (canny/canny_edge.cpp:350)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.034+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src2.data_stream.V' (canny/canny_edge.cpp:347)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.029+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (canny/canny_edge.cpp:346)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.023+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'canny_edges.data_stream.V' (canny/canny_edge.cpp:353)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.018+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'suppressed.data_stream.V' (canny/canny_edge.cpp:351)." projectName="canny" solutionName="solution1" date="2018-06-25T14:37:24.012+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.637+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.632+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.629+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.625+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.621+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.617+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.614+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.611+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.607+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.604+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.600+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.597+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.593+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.589+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.585+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.581+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.577+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.574+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.570+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.567+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.564+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.561+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.558+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.554+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.550+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="canny" solutionName="solution1" date="2018-06-25T14:35:41.546+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.646 . Memory (MB): peak = 1491.871 ; gain = 8.371&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2017.4&#xD;&#xA;Project:             canny&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg400-1&#xD;&#xA;Report date:         Mon Jun 25 14:42:54 +0200 2018&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:         1331&#xD;&#xA;LUT:           3538&#xD;&#xA;FF:            3249&#xD;&#xA;DSP:             32&#xD;&#xA;BRAM:            19&#xD;&#xA;SRL:             19&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    6.000&#xD;&#xA;CP achieved post-synthesis:    6.454&#xD;&#xA;CP achieved post-implementation:    5.924&#xD;&#xA;Timing met" projectName="canny" solutionName="solution1" date="2018-06-25T14:42:54.990+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:42:53.908+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:42:44.466+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:42:44.451+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 18ec55beb&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.844 ; gain = 0.000&#xD;&#xA;Post Restoration Checksum: NetGraph: a7c92b53 NumContArr: e6fc3098 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 18ec55beb&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.844 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 18ec55beb&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1402.164 ; gain = 3.320&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 18ec55beb&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1402.164 ; gain = 3.320&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 14865159a&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1407.406 ; gain = 8.563" projectName="canny" solutionName="solution1" date="2018-06-25T14:42:29.388+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.904+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.887+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.869+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.856+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.842+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.830+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.816+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.801+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.787+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.772+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.757+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.741+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.729+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.714+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.703+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.691+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.674+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.662+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.650+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.636+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.624+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.613+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.601+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.587+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.575+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.563+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.545+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.531+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.518+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.505+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.493+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_stream_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_stream_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.482+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_stream_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_stream_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.469+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.458+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.446+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.434+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.421+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.410+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.396+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.382+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.370+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.357+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n_AXI_LITE_clk&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n_AXI_LITE_clk&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.345+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.331+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.318+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.302+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.289+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.278+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.266+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.253+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.242+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.231+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.220+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;AXI_LITE_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.206+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.194+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.178+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.164+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.154+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.143+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.132+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.121+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.111+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.100+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.090+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.078+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.064+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.050+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.038+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.024+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:04.011+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.990+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.978+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.962+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.951+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.940+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.926+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.914+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.900+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.886+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.872+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.855+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.839+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.825+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.812+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.798+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.786+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.776+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.762+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.751+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="canny" solutionName="solution1" date="2018-06-25T14:42:03.737+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:41:58.728+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:41:58.718+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:41:28.593+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:41:28.583+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:40:41.795+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="canny" solutionName="solution1" date="2018-06-25T14:40:41.782+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_2_fu_142_reg[14]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-06-25T14:40:13.693+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_2_fu_142_reg[15]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-06-25T14:40:08.736+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_fu_138_reg[14]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-06-25T14:40:08.705+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_fu_138_reg[15]) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-06-25T14:40:08.693+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_p2_i_i_reg_2652_reg[11]) is unused and will be removed from module Filter2D_1.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 864.281 ; gain = 562.914&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                   | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Block_Mat_exit29637_s         | (A2*B2)'                        | 20     | 10     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|canny_edge_mul_mukbM_DSP48_3  | (A2*B2)'                        | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|canny_edge_mul_muncg_DSP48_6  | (A2*B2)'                        | 12     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|canny_edge_mul_mukbM_DSP48_3  | (A2*B2)'                        | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|canny_edge_mul_mukbM_DSP48_3  | (A2*B2)'                        | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|canny_edge_mul_muncg_DSP48_6  | (A2*B2)'                        | 12     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|canny_edge_mac_mujbC_DSP48_2  | (C'+(A''*(B:0x228)')')'         | 19     | 18     | 19     | -      | 19     | 2    | 1    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|canny_edge_mac_mujbC_DSP48_2  | (C'+(A''*(B:0x398)')')'         | 20     | 18     | 20     | -      | 20     | 2    | 1    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Filter2D_1                    | ((D'+A'')*(B:0x1ac)')'          | 9      | 18     | -      | 9      | 18     | 2    | 1    | -    | 1    | 1     | 1    | 0    | &#xD;&#xA;|Filter2D_1                    | (C+((D'+A'')*(B:0xc7)')')'      | 9      | 18     | 19     | 9      | 19     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | &#xD;&#xA;|Filter2D_1                    | (C'+((D'+A'')*(B:0x1ac)')')'    | 9      | 18     | 19     | 9      | 19     | 2    | 1    | 1    | 1    | 1     | 1    | 1    | &#xD;&#xA;|canny_edge_mac_mupcA_DSP48_8  | (C'+(A''*(B:0x4a3)')')'         | 20     | 18     | 20     | -      | 20     | 2    | 1    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|canny_edge_mac_mujbC_DSP48_2  | (C+(A''*(B:0x228)')')'          | 18     | 18     | 18     | -      | 18     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|canny_edge_mac_mujbC_DSP48_2  | (C+(A''*(B:0x398)')')'          | 19     | 18     | 19     | -      | 19     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Filter2D_1                    | (C'+(A''*(B:0x1ac)')')'         | 19     | 18     | 19     | -      | 19     | 2    | 1    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|canny_edge_mac_muibs_DSP48_1  | (C+(A''*(B:0xc7)')')'           | 18     | 18     | 18     | -      | 18     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Filter2D_1                    | (C+(A''*(B:0xc7)')')'           | 18     | 18     | 18     | -      | 18     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Filter2D_1                    | (C+(A''*(B:0x228)')')'          | 19     | 18     | 19     | -      | 19     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Filter2D_1                    | (C+((D'+A'')*(B:0x4a3)')')'     | 9      | 18     | 21     | 9      | 21     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | &#xD;&#xA;|Sobel                         | (-C'+(A''*(B:0x0)'')'+1-1)'     | 11     | 2      | 8      | -      | 11     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                         | (PCIN+(A''*(B:0x1)'')')'        | 11     | 2      | -      | -      | 11     | 2    | 2    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                         | (C+(A''*(B:0x3fffe)'')')'       | 12     | 3      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                         | (PCIN+(A''*B'')')'              | 12     | 12     | -      | -      | 12     | 2    | 2    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                         | (C'+(A''*(B:0x3ffff)'')')'      | 10     | 2      | 9      | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel                         | (C+(A''*B2)')'                  | 11     | 11     | 10     | -      | 11     | 2    | 1    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                       | (-C'+(A''*(B:0x3fffe)'')'+1-1)' | 11     | 2      | 8      | -      | 11     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                       | (PCIN+(A''*(B:0x3ffff)'')')'    | 11     | 2      | -      | -      | 11     | 2    | 2    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                       | (C+(A''*(B:0x0)'')')'           | 12     | 3      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                       | (PCIN+(A''*B2)')'               | 12     | 12     | -      | -      | 12     | 2    | 1    | -    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                       | (C'+(A''*(B:0x1)'')')'          | 10     | 2      | 9      | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | &#xD;&#xA;|Sobel_1                       | (C+(A''*B'')')'                 | 11     | 11     | 10     | -      | 11     | 2    | 2    | 0    | -    | -     | 1    | 1    | &#xD;&#xA;|canny_edge_mul_muJfO_DSP48_20 | (A2*B2)'                        | 11     | 9      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;+------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 971.109 ; gain = 669.742&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 990.797 ; gain = 689.430&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Final Mapping  Report&#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|Filter2D_1_k_buf_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;|nonmax_suppressioFfa_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="canny" solutionName="solution1" date="2018-06-25T14:40:08.681+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]) is unused and will be removed from module fifo_w16_d1_A." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:48.652+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (element_gd_s_fu_134_reg[15]) is unused and will be removed from module hysteresis." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.981+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (GaussianBlur_U0/ap_done_reg_reg) is unused and will be removed from module canny_edge." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.971+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_2_proc." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.961+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module hysteresis." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.951+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_1_fu_160_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.941+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_1_fu_160_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.931+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_1_fu_144_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.921+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_1_fu_144_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.910+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_1_1_1_fu_152_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.901+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_1_1_1_fu_152_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.891+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_fu_156_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.881+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_2_1_fu_156_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.868+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp1_s_fu_128_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.858+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp1_s_fu_128_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.848+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_fu_140_reg[0]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.838+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (win_val_0_1_fu_140_reg[1]) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.829+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module nonmax_suppression." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.818+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module gradient_decompositi." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.809+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.798+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.785+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Duplicate." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.776+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[0]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.766+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[1]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.757+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[2]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.745+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[3]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.735+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[4]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.725+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[5]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.715+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[6]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.705+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[7]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.696+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[8]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.687+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[9]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.679+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[10]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.669+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[11]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.660+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_1_reg_3063_reg[12]) is unused and will be removed from module Filter2D_1." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.649+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_1_proc." projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.638+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muDeQ_U76/canny_edge_mac_muDeQ_DSP48_18_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.624+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muEe0_U77/canny_edge_mac_muEe0_DSP48_19_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.615+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muzec_U72/canny_edge_mac_muzec_DSP48_14_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muzec.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.606+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muAem_U73/canny_edge_mac_muAem_DSP48_15_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muAem.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.595+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muBew_U74/canny_edge_mac_muBew_DSP48_16_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muBew.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.584+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muCeG_U75/canny_edge_mac_muCeG_DSP48_17_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muCeG.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.575+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muDeQ_U76/canny_edge_mac_muDeQ_DSP48_18_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.562+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muEe0_U77/canny_edge_mac_muEe0_DSP48_19_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:38.546+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muDeQ_U76/canny_edge_mac_muDeQ_DSP48_18_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.609+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muEe0_U77/canny_edge_mac_muEe0_DSP48_19_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.599+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muzec_U72/canny_edge_mac_muzec_DSP48_14_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muzec.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.586+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muAem_U73/canny_edge_mac_muAem_DSP48_15_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muAem.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.575+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muBew_U74/canny_edge_mac_muBew_DSP48_16_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muBew.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.566+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muCeG_U75/canny_edge_mac_muCeG_DSP48_17_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muCeG.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.557+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muDeQ_U76/canny_edge_mac_muDeQ_DSP48_18_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.549+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muEe0_U77/canny_edge_mac_muEe0_DSP48_19_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.540+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_murcU_U34/canny_edge_mac_murcU_DSP48_10_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_murcU.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.527+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_muqcK_U33/canny_edge_mac_muqcK_DSP48_9_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muqcK.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.515+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_mupcA_U32/canny_edge_mac_mupcA_DSP48_8_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mupcA.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.504+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_mujbC_U30/canny_edge_mac_mujbC_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.493+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_mumb6_U25/canny_edge_mac_mumb6_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mumb6.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.483+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_mulbW_U24/canny_edge_mac_mulbW_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.473+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_muibs_U22/canny_edge_mac_muibs_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.464+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_mujbC_U21/canny_edge_mac_mujbC_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.455+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'canny_edge_mac_muibs_U20/canny_edge_mac_muibs_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.446+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[7] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.432+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.422+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.411+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.397+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.386+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.376+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.365+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/fifo_w9_d8_A.v:36]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.355+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_361_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:456]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.347+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_muJfO.v:20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.334+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_muJfO.v:19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.324+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_V_reg_897_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:387]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.315+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_t_V_2_reg_253_reg' and it is trimmed from '32' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:343]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.306+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp0_s_fu_130_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:409]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.294+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element j_V_reg_850_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:378]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:33.284+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp0_s_fu_132_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:400]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.769+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_176_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:297]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.761+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_320_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:773]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.750+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1588_reg' and it is trimmed from '13' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:852]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.742+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ult_reg_1439_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:895]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.735+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1624_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:861]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.727+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1618_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:860]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.719+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:441]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.710+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.701+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.692+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muEe0.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.684+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.675+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.667+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muDeQ.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.658+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muCeG.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.646+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muCeG.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.637+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muCeG.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.627+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muBew.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.617+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muBew.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.607+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muBew.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.596+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muAem.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.587+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muAem.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.578+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muAem.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.569+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muzec.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.560+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muzec.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.552+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muzec.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.544+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_5_reg_167_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Duplicate.v:153]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.536+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_438_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1359]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.528+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_43_reg_2833_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1646]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.519+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_41_reg_2823_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1644]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.511+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter6_src_kernel_win_0_va_23_reg_2812_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1412]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.501+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter5_src_kernel_win_0_va_41_reg_2823_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1407]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.491+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter5_src_kernel_win_0_va_23_reg_2812_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1406]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.483+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_2666_reg' and it is trimmed from '13' to '11' bits. [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1439]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.475+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ult_reg_2455_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1532]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.467+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_9_addr_reg_2718_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1450]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.459+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_8_addr_reg_2712_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1449]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.451+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_7_addr_reg_2706_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1448]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.442+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_6_addr_reg_2700_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:1447]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.435+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_2718_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:693]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.428+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_2712_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:677]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.419+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_2706_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:661]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.411+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adudo.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.403+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adudo.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.395+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adudo.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.387+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adudo.v:39]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.379+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_am_addtde.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.367+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_am_addtde.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.359+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_am_addtde.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.351+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adsc4.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.344+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adsc4.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.336+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adsc4.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.328+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adsc4.v:39]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.319+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_murcU.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.311+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_murcU.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.303+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_murcU.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.297+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muqcK.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.289+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muqcK.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.282+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muqcK.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.274+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mupcA.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.266+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mupcA.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.257+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mupcA.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.246+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adocq.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.238+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adocq.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.228+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adocq.v:38]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.218+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_ama_adocq.v:39]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.209+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_muncg.v:20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.182+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_muncg.v:19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.174+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mumb6.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.167+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mumb6.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.159+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mumb6.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.151+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.140+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.132+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.124+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_mukbM.v:20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.116+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_mukbM.v:19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.108+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.100+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.092+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.084+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.075+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.068+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.061+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_reg_169_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Loop_1_proc.v:243]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.053+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.044+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.035+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:28.025+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[22]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.841+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[23]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.832+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[24]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.822+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[25]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.813+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[26]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.806+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[27]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.798+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[28]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.790+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[29]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.782+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[30]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.774+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[31]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.766+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[12]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.759+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[13]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.751+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[14]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.744+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[15]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.738+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[16]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.730+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[17]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.724+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[18]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.714+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.707+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.699+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[21]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.692+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[22]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.686+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[23]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.679+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[24]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.672+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[25]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.662+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[26]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.650+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[27]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.642+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[28]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.633+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[29]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.624+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[30]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.614+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[31]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.607+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[12]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.597+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[13]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.585+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[14]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.576+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[15]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.563+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[16]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.554+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[17]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.543+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[18]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.533+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.525+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.518+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[21]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.505+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[22]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.495+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[23]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.485+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[24]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.475+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[25]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.465+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[26]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.458+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[27]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.450+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[28]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.439+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[29]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.430+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[30]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.422+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[31]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.413+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[12]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.407+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[13]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.401+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[14]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.395+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[15]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.388+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[16]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.382+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[17]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.375+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[18]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.369+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.363+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.356+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[21]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.350+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[22]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.342+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[23]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.335+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[24]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.327+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[25]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.320+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[26]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.310+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[27]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.304+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[28]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.296+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[29]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.290+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[30]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.284+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[31]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.277+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Filter2D_1_k_buf_cud has unconnected port reset" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.271+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muzec_DSP48_14 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.265+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muAem_DSP48_15 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.259+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muBew_DSP48_16 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.253+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muCeG_DSP48_17 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.246+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muDeQ_DSP48_18 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.240+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mac_muEe0_DSP48_19 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.232+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design nonmax_suppressioFfa has unconnected port reset" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.225+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[11]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.218+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[12]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.209+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[13]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.197+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[14]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.189+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[15]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.181+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[16]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.174+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[17]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.167+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[18]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.161+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[19]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.155+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[20]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.147+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[21]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.141+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[22]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.136+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[23]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.129+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[24]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.122+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[25]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.116+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[26]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.109+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[27]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.104+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[28]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.097+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[29]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.091+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[30]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.085+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[31]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.077+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_mul_muJfO_DSP48_20 has unconnected port rst" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.070+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc_U0_ap_ready_count_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge.v:664]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.063+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit29637_U0_ap_ready_count_reg was removed.  [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/canny_edge.v:656]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.057+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:929]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.051+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:921]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.045+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Loop_2_proc.v:911]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.039+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:781]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.029+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:779]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.023+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:777]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.018+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/hysteresis.v:627]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.011+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:742]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:13.004+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:740]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.996+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:738]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.990+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:718]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.982+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:716]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.975+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:714]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.967+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:702]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.956+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:700]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.946+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:698]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.939+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:690]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.932+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:652]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.926+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:633]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.920+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:627]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.912+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:619]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.907+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:553]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.901+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:551]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.896+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:549]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.890+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:547]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.884+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:497]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.877+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:495]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.872+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1609]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.863+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1603]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.856+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1601]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.849+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1597]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.839+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1595]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.834+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1529]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.829+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1527]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.824+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1481]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.817+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1479]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.810+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1477]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.803+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1475]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.796+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1453]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.791+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1449]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.786+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1445]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.780+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1443]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.775+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1353]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.769+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1351]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.761+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D.v:1349]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.756+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.749+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.744+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.738+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.731+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.726+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.721+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.714+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2712]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.708+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2700]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.703+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2698]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.695+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2600]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.689+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2598]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.684+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2582]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.678+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2580]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.673+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2572]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.667+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2570]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.662+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2562]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.656+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2552]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.650+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2520]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.643+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2518]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.638+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2516]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.631+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2514]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.624+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2512]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.618+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2510]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.613+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2464]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.606+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2460]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.601+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2456]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.594+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2454]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.588+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2452]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.582+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2450]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.577+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2422]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.572+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2228]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.564+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2226]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.559+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2224]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.554+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2222]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.548+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sdi_admin/CloudStation/HLS/canny/solution1/impl/verilog/Filter2D_1.v:2220]" projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.544+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.537+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.532+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.528+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.523+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="canny" solutionName="solution1" date="2018-06-25T14:39:12.519+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
