

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu May  9 22:20:44 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_46 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |       28|       28|        13|          2|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     321|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|      46|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     154|    -|
|Register         |        -|     -|     657|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     657|     553|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U94  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  16|  0|  46|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln56_fu_148_p2         |         +|   0|  0|   12|           4|           1|
    |add_ln62_1_fu_206_p2       |         +|   0|  0|   69|          62|          62|
    |add_ln62_2_fu_232_p2       |         +|   0|  0|  135|         128|         128|
    |add_ln62_fu_172_p2         |         +|   0|  0|   71|          64|          64|
    |sub_ln62_fu_154_p2         |         -|   0|  0|   12|           5|           4|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln56_fu_142_p2        |      icmp|   0|  0|   12|           4|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  321|         272|         269|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add83289_fu_70                    |   9|          2|  128|        256|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    4|          8|
    |i_fu_74                           |   9|          2|    4|          8|
    |m_axi_mem_ARADDR                  |  14|          3|   64|        192|
    |mem_blk_n_AR                      |   9|          2|    1|          2|
    |mem_blk_n_R                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 154|         34|  212|        489|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add83289_fu_70                    |  128|   0|  128|          0|
    |add_ln62_1_reg_286                |   62|   0|   62|          0|
    |ap_CS_fsm                         |    2|   0|    2|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |i_1_reg_266                       |    4|   0|    4|          0|
    |i_fu_74                           |    4|   0|    4|          0|
    |icmp_ln56_reg_271                 |    1|   0|    1|          0|
    |mem_addr_1_read_reg_302           |   64|   0|   64|          0|
    |mem_addr_read_reg_297             |   64|   0|   64|          0|
    |mul_ln62_reg_307                  |  128|   0|  128|          0|
    |sext_ln29_1_cast_reg_261          |   62|   0|   62|          0|
    |trunc_ln_reg_275                  |   61|   0|   61|          0|
    |icmp_ln56_reg_271                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  657|  32|  594|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_56_5|  return value|
|m_axi_mem_AWVALID    |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_AWREADY    |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_AWADDR     |  out|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_AWID       |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_AWLEN      |  out|   32|       m_axi|                            mem|       pointer|
|m_axi_mem_AWSIZE     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_AWBURST    |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_AWLOCK     |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_AWCACHE    |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_AWPROT     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_AWQOS      |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_AWREGION   |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_AWUSER     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WVALID     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WREADY     |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WDATA      |  out|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_WSTRB      |  out|    8|       m_axi|                            mem|       pointer|
|m_axi_mem_WLAST      |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WID        |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_WUSER      |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARVALID    |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARREADY    |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARADDR     |  out|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_ARID       |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_ARLEN      |  out|   32|       m_axi|                            mem|       pointer|
|m_axi_mem_ARSIZE     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_ARBURST    |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_ARLOCK     |  out|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_ARCACHE    |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_ARPROT     |  out|    3|       m_axi|                            mem|       pointer|
|m_axi_mem_ARQOS      |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_ARREGION   |  out|    4|       m_axi|                            mem|       pointer|
|m_axi_mem_ARUSER     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RVALID     |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RREADY     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RDATA      |   in|   64|       m_axi|                            mem|       pointer|
|m_axi_mem_RLAST      |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RID        |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RFIFONUM   |   in|    9|       m_axi|                            mem|       pointer|
|m_axi_mem_RUSER      |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_RRESP      |   in|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_BVALID     |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_BREADY     |  out|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_BRESP      |   in|    2|       m_axi|                            mem|       pointer|
|m_axi_mem_BID        |   in|    1|       m_axi|                            mem|       pointer|
|m_axi_mem_BUSER      |   in|    1|       m_axi|                            mem|       pointer|
|arg1                 |   in|   64|     ap_none|                           arg1|        scalar|
|sext_ln29_1          |   in|   61|     ap_none|                    sext_ln29_1|        scalar|
|add83289_out         |  out|  128|      ap_vld|                   add83289_out|       pointer|
|add83289_out_ap_vld  |  out|    1|      ap_vld|                   add83289_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

