#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560bc0f044a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560bc0fd0260 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa6dd906018 .functor BUFZ 1, C4<z>; HiZ drive
v0x560bc0fcdad0_0 .net "clk", 0 0, o0x7fa6dd906018;  0 drivers
o0x7fa6dd906048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560bc0fd0fe0_0 .net "data_address", 31 0, o0x7fa6dd906048;  0 drivers
o0x7fa6dd906078 .functor BUFZ 1, C4<z>; HiZ drive
v0x560bc0fd61a0_0 .net "data_read", 0 0, o0x7fa6dd906078;  0 drivers
v0x560bc0fd64d0_0 .var "data_readdata", 31 0;
o0x7fa6dd9060d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560bc0fd75e0_0 .net "data_write", 0 0, o0x7fa6dd9060d8;  0 drivers
o0x7fa6dd906108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560bc0fd9600_0 .net "data_writedata", 31 0, o0x7fa6dd906108;  0 drivers
S_0x560bc0fabdc0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa6dd906258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560bc0ff09f0_0 .net "instr_address", 31 0, o0x7fa6dd906258;  0 drivers
v0x560bc0ff0af0_0 .var "instr_readdata", 31 0;
S_0x560bc0fbe6b0 .scope module, "sltu_tb" "sltu_tb" 5 1;
 .timescale 0 0;
v0x560bc0ffec00_0 .net "active", 0 0, L_0x560bc1018480;  1 drivers
v0x560bc0ffecc0_0 .var "clk", 0 0;
v0x560bc0ffed60_0 .var "clk_enable", 0 0;
v0x560bc0ffee50_0 .net "data_address", 31 0, L_0x560bc1016b30;  1 drivers
v0x560bc0ffeef0_0 .net "data_read", 0 0, L_0x560bc10146b0;  1 drivers
v0x560bc0ffefe0_0 .var "data_readdata", 31 0;
v0x560bc0fff0b0_0 .net "data_write", 0 0, L_0x560bc10144d0;  1 drivers
v0x560bc0fff180_0 .net "data_writedata", 31 0, L_0x560bc1016820;  1 drivers
v0x560bc0fff250_0 .net "instr_address", 31 0, L_0x560bc1017b10;  1 drivers
v0x560bc0fff3b0_0 .var "instr_readdata", 31 0;
v0x560bc0fff450_0 .net "register_v0", 31 0, L_0x560bc10167b0;  1 drivers
v0x560bc0fff540_0 .var "reset", 0 0;
S_0x560bc0fbea80 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x560bc0fbe6b0;
 .timescale 0 0;
v0x560bc0ff0cc0_0 .var "expected", 31 0;
v0x560bc0ff0dc0_0 .var "funct", 5 0;
v0x560bc0ff0ea0_0 .var "i", 4 0;
v0x560bc0ff0f60_0 .var "imm", 15 0;
v0x560bc0ff1040_0 .var "imm_instr", 31 0;
v0x560bc0ff1170_0 .var "opcode", 5 0;
v0x560bc0ff1250_0 .var "r_instr", 31 0;
v0x560bc0ff1330_0 .var "rd", 4 0;
v0x560bc0ff1410_0 .var "rs", 4 0;
v0x560bc0ff14f0_0 .var "rt", 4 0;
v0x560bc0ff15d0_0 .var "shamt", 4 0;
v0x560bc0ff16b0_0 .var "test", 31 0;
E_0x560bc0f4c820 .event posedge, v0x560bc0ff3530_0;
S_0x560bc0fbeeb0 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x560bc0fbe6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560bc0fcd9b0 .functor OR 1, L_0x560bc100feb0, L_0x560bc1010130, C4<0>, C4<0>;
L_0x560bc0f397b0 .functor BUFZ 1, L_0x560bc100f910, C4<0>, C4<0>, C4<0>;
L_0x560bc0fd63b0 .functor BUFZ 1, L_0x560bc100fab0, C4<0>, C4<0>, C4<0>;
L_0x560bc0fd7440 .functor BUFZ 1, L_0x560bc100fab0, C4<0>, C4<0>, C4<0>;
L_0x560bc1010670 .functor AND 1, L_0x560bc100f910, L_0x560bc1010970, C4<1>, C4<1>;
L_0x560bc0fd94e0 .functor OR 1, L_0x560bc1010670, L_0x560bc1010550, C4<0>, C4<0>;
L_0x560bc0f7d0c0 .functor OR 1, L_0x560bc0fd94e0, L_0x560bc1010780, C4<0>, C4<0>;
L_0x560bc1010c10 .functor OR 1, L_0x560bc0f7d0c0, L_0x560bc1012270, C4<0>, C4<0>;
L_0x560bc1010d20 .functor OR 1, L_0x560bc1010c10, L_0x560bc10119d0, C4<0>, C4<0>;
L_0x560bc1010de0 .functor BUFZ 1, L_0x560bc100fbd0, C4<0>, C4<0>, C4<0>;
L_0x560bc10118c0 .functor AND 1, L_0x560bc1011330, L_0x560bc1011690, C4<1>, C4<1>;
L_0x560bc10119d0 .functor OR 1, L_0x560bc1011030, L_0x560bc10118c0, C4<0>, C4<0>;
L_0x560bc1012270 .functor AND 1, L_0x560bc1011da0, L_0x560bc1012050, C4<1>, C4<1>;
L_0x560bc1012a20 .functor OR 1, L_0x560bc10124c0, L_0x560bc10127e0, C4<0>, C4<0>;
L_0x560bc1011b30 .functor OR 1, L_0x560bc1012f90, L_0x560bc1013290, C4<0>, C4<0>;
L_0x560bc1013170 .functor AND 1, L_0x560bc1012ca0, L_0x560bc1011b30, C4<1>, C4<1>;
L_0x560bc1013a90 .functor OR 1, L_0x560bc1013720, L_0x560bc10139a0, C4<0>, C4<0>;
L_0x560bc1013d90 .functor OR 1, L_0x560bc1013a90, L_0x560bc1013ba0, C4<0>, C4<0>;
L_0x560bc1013f40 .functor AND 1, L_0x560bc100f910, L_0x560bc1013d90, C4<1>, C4<1>;
L_0x560bc10140f0 .functor AND 1, L_0x560bc100f910, L_0x560bc1014000, C4<1>, C4<1>;
L_0x560bc1014410 .functor AND 1, L_0x560bc100f910, L_0x560bc1013ea0, C4<1>, C4<1>;
L_0x560bc10146b0 .functor BUFZ 1, L_0x560bc0fd63b0, C4<0>, C4<0>, C4<0>;
L_0x560bc1015340 .functor AND 1, L_0x560bc1018480, L_0x560bc1010d20, C4<1>, C4<1>;
L_0x560bc1015450 .functor OR 1, L_0x560bc10119d0, L_0x560bc1012270, C4<0>, C4<0>;
L_0x560bc1016820 .functor BUFZ 32, L_0x560bc10166a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560bc10168e0 .functor BUFZ 32, L_0x560bc1015630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560bc1016a30 .functor BUFZ 32, L_0x560bc10166a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560bc1016b30 .functor BUFZ 32, v0x560bc0ff2740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560bc10177b0 .functor AND 1, v0x560bc0ffed60_0, L_0x560bc1013f40, C4<1>, C4<1>;
L_0x560bc1017820 .functor AND 1, L_0x560bc10177b0, v0x560bc0ffbcd0_0, C4<1>, C4<1>;
L_0x560bc1017b10 .functor BUFZ 32, v0x560bc0ff35f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560bc1018480 .functor BUFZ 1, v0x560bc0ffbcd0_0, C4<0>, C4<0>, C4<0>;
L_0x560bc1018690 .functor AND 1, v0x560bc0ffed60_0, v0x560bc0ffbcd0_0, C4<1>, C4<1>;
v0x560bc0ff62e0_0 .net *"_ivl_100", 31 0, L_0x560bc1011ba0;  1 drivers
L_0x7fa6dd8bd498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff63e0_0 .net *"_ivl_103", 25 0, L_0x7fa6dd8bd498;  1 drivers
L_0x7fa6dd8bd4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff64c0_0 .net/2u *"_ivl_104", 31 0, L_0x7fa6dd8bd4e0;  1 drivers
v0x560bc0ff6580_0 .net *"_ivl_106", 0 0, L_0x560bc1011da0;  1 drivers
v0x560bc0ff6640_0 .net *"_ivl_109", 5 0, L_0x560bc1011fb0;  1 drivers
L_0x7fa6dd8bd528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff6720_0 .net/2u *"_ivl_110", 5 0, L_0x7fa6dd8bd528;  1 drivers
v0x560bc0ff6800_0 .net *"_ivl_112", 0 0, L_0x560bc1012050;  1 drivers
v0x560bc0ff68c0_0 .net *"_ivl_116", 31 0, L_0x560bc10123d0;  1 drivers
L_0x7fa6dd8bd570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff69a0_0 .net *"_ivl_119", 25 0, L_0x7fa6dd8bd570;  1 drivers
L_0x7fa6dd8bd0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff6a80_0 .net/2u *"_ivl_12", 5 0, L_0x7fa6dd8bd0a8;  1 drivers
L_0x7fa6dd8bd5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff6b60_0 .net/2u *"_ivl_120", 31 0, L_0x7fa6dd8bd5b8;  1 drivers
v0x560bc0ff6c40_0 .net *"_ivl_122", 0 0, L_0x560bc10124c0;  1 drivers
v0x560bc0ff6d00_0 .net *"_ivl_124", 31 0, L_0x560bc10126f0;  1 drivers
L_0x7fa6dd8bd600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff6de0_0 .net *"_ivl_127", 25 0, L_0x7fa6dd8bd600;  1 drivers
L_0x7fa6dd8bd648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff6ec0_0 .net/2u *"_ivl_128", 31 0, L_0x7fa6dd8bd648;  1 drivers
v0x560bc0ff6fa0_0 .net *"_ivl_130", 0 0, L_0x560bc10127e0;  1 drivers
v0x560bc0ff7060_0 .net *"_ivl_134", 31 0, L_0x560bc1012bb0;  1 drivers
L_0x7fa6dd8bd690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff7250_0 .net *"_ivl_137", 25 0, L_0x7fa6dd8bd690;  1 drivers
L_0x7fa6dd8bd6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff7330_0 .net/2u *"_ivl_138", 31 0, L_0x7fa6dd8bd6d8;  1 drivers
v0x560bc0ff7410_0 .net *"_ivl_140", 0 0, L_0x560bc1012ca0;  1 drivers
v0x560bc0ff74d0_0 .net *"_ivl_143", 5 0, L_0x560bc1012ef0;  1 drivers
L_0x7fa6dd8bd720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff75b0_0 .net/2u *"_ivl_144", 5 0, L_0x7fa6dd8bd720;  1 drivers
v0x560bc0ff7690_0 .net *"_ivl_146", 0 0, L_0x560bc1012f90;  1 drivers
v0x560bc0ff7750_0 .net *"_ivl_149", 5 0, L_0x560bc10131f0;  1 drivers
L_0x7fa6dd8bd768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff7830_0 .net/2u *"_ivl_150", 5 0, L_0x7fa6dd8bd768;  1 drivers
v0x560bc0ff7910_0 .net *"_ivl_152", 0 0, L_0x560bc1013290;  1 drivers
v0x560bc0ff79d0_0 .net *"_ivl_155", 0 0, L_0x560bc1011b30;  1 drivers
v0x560bc0ff7a90_0 .net *"_ivl_159", 1 0, L_0x560bc1013630;  1 drivers
L_0x7fa6dd8bd0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff7b70_0 .net/2u *"_ivl_16", 5 0, L_0x7fa6dd8bd0f0;  1 drivers
L_0x7fa6dd8bd7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff7c50_0 .net/2u *"_ivl_160", 1 0, L_0x7fa6dd8bd7b0;  1 drivers
v0x560bc0ff7d30_0 .net *"_ivl_162", 0 0, L_0x560bc1013720;  1 drivers
L_0x7fa6dd8bd7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff7df0_0 .net/2u *"_ivl_164", 5 0, L_0x7fa6dd8bd7f8;  1 drivers
v0x560bc0ff7ed0_0 .net *"_ivl_166", 0 0, L_0x560bc10139a0;  1 drivers
v0x560bc0ff81a0_0 .net *"_ivl_169", 0 0, L_0x560bc1013a90;  1 drivers
L_0x7fa6dd8bd840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff8260_0 .net/2u *"_ivl_170", 5 0, L_0x7fa6dd8bd840;  1 drivers
v0x560bc0ff8340_0 .net *"_ivl_172", 0 0, L_0x560bc1013ba0;  1 drivers
v0x560bc0ff8400_0 .net *"_ivl_175", 0 0, L_0x560bc1013d90;  1 drivers
L_0x7fa6dd8bd888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff84c0_0 .net/2u *"_ivl_178", 5 0, L_0x7fa6dd8bd888;  1 drivers
v0x560bc0ff85a0_0 .net *"_ivl_180", 0 0, L_0x560bc1014000;  1 drivers
L_0x7fa6dd8bd8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff8660_0 .net/2u *"_ivl_184", 5 0, L_0x7fa6dd8bd8d0;  1 drivers
v0x560bc0ff8740_0 .net *"_ivl_186", 0 0, L_0x560bc1013ea0;  1 drivers
L_0x7fa6dd8bd918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff8800_0 .net/2u *"_ivl_190", 0 0, L_0x7fa6dd8bd918;  1 drivers
v0x560bc0ff88e0_0 .net *"_ivl_20", 31 0, L_0x560bc100fd70;  1 drivers
L_0x7fa6dd8bd960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff89c0_0 .net/2u *"_ivl_200", 4 0, L_0x7fa6dd8bd960;  1 drivers
v0x560bc0ff8aa0_0 .net *"_ivl_203", 4 0, L_0x560bc1014bd0;  1 drivers
v0x560bc0ff8b80_0 .net *"_ivl_205", 4 0, L_0x560bc1014df0;  1 drivers
v0x560bc0ff8c60_0 .net *"_ivl_206", 4 0, L_0x560bc1014e90;  1 drivers
v0x560bc0ff8d40_0 .net *"_ivl_213", 0 0, L_0x560bc1015450;  1 drivers
L_0x7fa6dd8bd9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff8e00_0 .net/2u *"_ivl_214", 31 0, L_0x7fa6dd8bd9a8;  1 drivers
v0x560bc0ff8ee0_0 .net *"_ivl_216", 31 0, L_0x560bc1015590;  1 drivers
v0x560bc0ff8fc0_0 .net *"_ivl_218", 31 0, L_0x560bc1015840;  1 drivers
v0x560bc0ff90a0_0 .net *"_ivl_220", 31 0, L_0x560bc10159d0;  1 drivers
v0x560bc0ff9180_0 .net *"_ivl_222", 31 0, L_0x560bc1015d10;  1 drivers
L_0x7fa6dd8bd138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff9260_0 .net *"_ivl_23", 25 0, L_0x7fa6dd8bd138;  1 drivers
v0x560bc0ff9340_0 .net *"_ivl_235", 0 0, L_0x560bc10177b0;  1 drivers
L_0x7fa6dd8bdb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff9400_0 .net/2u *"_ivl_238", 31 0, L_0x7fa6dd8bdb58;  1 drivers
L_0x7fa6dd8bd180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff94e0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa6dd8bd180;  1 drivers
v0x560bc0ff95c0_0 .net *"_ivl_243", 0 0, L_0x560bc1017c70;  1 drivers
L_0x7fa6dd8bdba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff96a0_0 .net/2u *"_ivl_244", 15 0, L_0x7fa6dd8bdba0;  1 drivers
L_0x7fa6dd8bdbe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff9780_0 .net/2u *"_ivl_246", 15 0, L_0x7fa6dd8bdbe8;  1 drivers
v0x560bc0ff9860_0 .net *"_ivl_248", 15 0, L_0x560bc1017ee0;  1 drivers
v0x560bc0ff9940_0 .net *"_ivl_251", 15 0, L_0x560bc1018070;  1 drivers
v0x560bc0ff9a20_0 .net *"_ivl_26", 0 0, L_0x560bc100feb0;  1 drivers
v0x560bc0ff9ae0_0 .net *"_ivl_28", 31 0, L_0x560bc1010040;  1 drivers
L_0x7fa6dd8bd1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff9bc0_0 .net *"_ivl_31", 25 0, L_0x7fa6dd8bd1c8;  1 drivers
L_0x7fa6dd8bd210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffa0b0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa6dd8bd210;  1 drivers
v0x560bc0ffa190_0 .net *"_ivl_34", 0 0, L_0x560bc1010130;  1 drivers
v0x560bc0ffa250_0 .net *"_ivl_4", 31 0, L_0x560bc0fff7b0;  1 drivers
v0x560bc0ffa330_0 .net *"_ivl_45", 2 0, L_0x560bc1010420;  1 drivers
L_0x7fa6dd8bd258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffa410_0 .net/2u *"_ivl_46", 2 0, L_0x7fa6dd8bd258;  1 drivers
v0x560bc0ffa4f0_0 .net *"_ivl_51", 2 0, L_0x560bc10106e0;  1 drivers
L_0x7fa6dd8bd2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffa5d0_0 .net/2u *"_ivl_52", 2 0, L_0x7fa6dd8bd2a0;  1 drivers
v0x560bc0ffa6b0_0 .net *"_ivl_57", 0 0, L_0x560bc1010970;  1 drivers
v0x560bc0ffa770_0 .net *"_ivl_59", 0 0, L_0x560bc1010670;  1 drivers
v0x560bc0ffa830_0 .net *"_ivl_61", 0 0, L_0x560bc0fd94e0;  1 drivers
v0x560bc0ffa8f0_0 .net *"_ivl_63", 0 0, L_0x560bc0f7d0c0;  1 drivers
v0x560bc0ffa9b0_0 .net *"_ivl_65", 0 0, L_0x560bc1010c10;  1 drivers
L_0x7fa6dd8bd018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffaa70_0 .net *"_ivl_7", 25 0, L_0x7fa6dd8bd018;  1 drivers
v0x560bc0ffab50_0 .net *"_ivl_70", 31 0, L_0x560bc1010f00;  1 drivers
L_0x7fa6dd8bd2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffac30_0 .net *"_ivl_73", 25 0, L_0x7fa6dd8bd2e8;  1 drivers
L_0x7fa6dd8bd330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffad10_0 .net/2u *"_ivl_74", 31 0, L_0x7fa6dd8bd330;  1 drivers
v0x560bc0ffadf0_0 .net *"_ivl_76", 0 0, L_0x560bc1011030;  1 drivers
v0x560bc0ffaeb0_0 .net *"_ivl_78", 31 0, L_0x560bc10111a0;  1 drivers
L_0x7fa6dd8bd060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffaf90_0 .net/2u *"_ivl_8", 31 0, L_0x7fa6dd8bd060;  1 drivers
L_0x7fa6dd8bd378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffb070_0 .net *"_ivl_81", 25 0, L_0x7fa6dd8bd378;  1 drivers
L_0x7fa6dd8bd3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffb150_0 .net/2u *"_ivl_82", 31 0, L_0x7fa6dd8bd3c0;  1 drivers
v0x560bc0ffb230_0 .net *"_ivl_84", 0 0, L_0x560bc1011330;  1 drivers
v0x560bc0ffb2f0_0 .net *"_ivl_87", 0 0, L_0x560bc10114a0;  1 drivers
v0x560bc0ffb3d0_0 .net *"_ivl_88", 31 0, L_0x560bc1011240;  1 drivers
L_0x7fa6dd8bd408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffb4b0_0 .net *"_ivl_91", 30 0, L_0x7fa6dd8bd408;  1 drivers
L_0x7fa6dd8bd450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560bc0ffb590_0 .net/2u *"_ivl_92", 31 0, L_0x7fa6dd8bd450;  1 drivers
v0x560bc0ffb670_0 .net *"_ivl_94", 0 0, L_0x560bc1011690;  1 drivers
v0x560bc0ffb730_0 .net *"_ivl_97", 0 0, L_0x560bc10118c0;  1 drivers
v0x560bc0ffb7f0_0 .net "active", 0 0, L_0x560bc1018480;  alias, 1 drivers
v0x560bc0ffb8b0_0 .net "alu_op1", 31 0, L_0x560bc10168e0;  1 drivers
v0x560bc0ffb970_0 .net "alu_op2", 31 0, L_0x560bc1016a30;  1 drivers
v0x560bc0ffba30_0 .net "alui_instr", 0 0, L_0x560bc1010550;  1 drivers
v0x560bc0ffbaf0_0 .net "b_flag", 0 0, v0x560bc0ff2270_0;  1 drivers
v0x560bc0ffbb90_0 .net "clk", 0 0, v0x560bc0ffecc0_0;  1 drivers
v0x560bc0ffbc30_0 .net "clk_enable", 0 0, v0x560bc0ffed60_0;  1 drivers
v0x560bc0ffbcd0_0 .var "cpu_active", 0 0;
v0x560bc0ffbd70_0 .net "curr_addr", 31 0, v0x560bc0ff35f0_0;  1 drivers
v0x560bc0ffbe40_0 .net "curr_addr_p4", 31 0, L_0x560bc1017a70;  1 drivers
v0x560bc0ffbf00_0 .net "data_address", 31 0, L_0x560bc1016b30;  alias, 1 drivers
v0x560bc0ffbfe0_0 .net "data_read", 0 0, L_0x560bc10146b0;  alias, 1 drivers
v0x560bc0ffc0a0_0 .net "data_readdata", 31 0, v0x560bc0ffefe0_0;  1 drivers
v0x560bc0ffc180_0 .net "data_write", 0 0, L_0x560bc10144d0;  alias, 1 drivers
v0x560bc0ffc240_0 .net "data_writedata", 31 0, L_0x560bc1016820;  alias, 1 drivers
v0x560bc0ffc320_0 .net "funct_code", 5 0, L_0x560bc0fff680;  1 drivers
v0x560bc0ffc400_0 .net "hi_out", 31 0, v0x560bc0ff3c80_0;  1 drivers
v0x560bc0ffc4f0_0 .net "hl_reg_enable", 0 0, L_0x560bc1017820;  1 drivers
v0x560bc0ffc590_0 .net "instr_address", 31 0, L_0x560bc1017b10;  alias, 1 drivers
v0x560bc0ffc650_0 .net "instr_opcode", 5 0, L_0x560bc0fff5e0;  1 drivers
v0x560bc0ffc730_0 .net "instr_readdata", 31 0, v0x560bc0fff3b0_0;  1 drivers
v0x560bc0ffc7f0_0 .net "j_imm", 0 0, L_0x560bc1012a20;  1 drivers
v0x560bc0ffc890_0 .net "j_reg", 0 0, L_0x560bc1013170;  1 drivers
v0x560bc0ffc950_0 .net "l_type", 0 0, L_0x560bc1010780;  1 drivers
v0x560bc0ffca10_0 .net "link_const", 0 0, L_0x560bc10119d0;  1 drivers
v0x560bc0ffcad0_0 .net "link_reg", 0 0, L_0x560bc1012270;  1 drivers
v0x560bc0ffcb90_0 .net "lo_out", 31 0, v0x560bc0ff44d0_0;  1 drivers
v0x560bc0ffcc80_0 .net "lw", 0 0, L_0x560bc100fab0;  1 drivers
v0x560bc0ffcd20_0 .net "mem_read", 0 0, L_0x560bc0fd63b0;  1 drivers
v0x560bc0ffcde0_0 .net "mem_to_reg", 0 0, L_0x560bc0fd7440;  1 drivers
v0x560bc0ffcea0_0 .net "mem_write", 0 0, L_0x560bc1010de0;  1 drivers
v0x560bc0ffcf60_0 .net "memaddroffset", 31 0, v0x560bc0ff2740_0;  1 drivers
v0x560bc0ffd050_0 .net "mfhi", 0 0, L_0x560bc10140f0;  1 drivers
v0x560bc0ffd0f0_0 .net "mflo", 0 0, L_0x560bc1014410;  1 drivers
v0x560bc0ffd1b0_0 .net "movefrom", 0 0, L_0x560bc0fcd9b0;  1 drivers
v0x560bc0ffd270_0 .net "muldiv", 0 0, L_0x560bc1013f40;  1 drivers
v0x560bc0ffdb40_0 .var "next_instr_addr", 31 0;
v0x560bc0ffdc30_0 .net "offset", 31 0, L_0x560bc10182f0;  1 drivers
v0x560bc0ffdcf0_0 .net "pc_enable", 0 0, L_0x560bc1018690;  1 drivers
v0x560bc0ffddc0_0 .net "r_format", 0 0, L_0x560bc100f910;  1 drivers
v0x560bc0ffde60_0 .net "reg_a_read_data", 31 0, L_0x560bc1015630;  1 drivers
v0x560bc0ffdf50_0 .net "reg_a_read_index", 4 0, L_0x560bc1014880;  1 drivers
v0x560bc0ffe020_0 .net "reg_b_read_data", 31 0, L_0x560bc10166a0;  1 drivers
v0x560bc0ffe0f0_0 .net "reg_b_read_index", 4 0, L_0x560bc1014ae0;  1 drivers
v0x560bc0ffe1c0_0 .net "reg_dst", 0 0, L_0x560bc0f397b0;  1 drivers
v0x560bc0ffe260_0 .net "reg_write", 0 0, L_0x560bc1010d20;  1 drivers
v0x560bc0ffe320_0 .net "reg_write_data", 31 0, L_0x560bc1015ea0;  1 drivers
v0x560bc0ffe410_0 .net "reg_write_enable", 0 0, L_0x560bc1015340;  1 drivers
v0x560bc0ffe4e0_0 .net "reg_write_index", 4 0, L_0x560bc10151b0;  1 drivers
v0x560bc0ffe5b0_0 .net "register_v0", 31 0, L_0x560bc10167b0;  alias, 1 drivers
v0x560bc0ffe680_0 .net "reset", 0 0, v0x560bc0fff540_0;  1 drivers
v0x560bc0ffe7b0_0 .net "result", 31 0, v0x560bc0ff2ba0_0;  1 drivers
v0x560bc0ffe880_0 .net "result_hi", 31 0, v0x560bc0ff24a0_0;  1 drivers
v0x560bc0ffe920_0 .net "result_lo", 31 0, v0x560bc0ff2660_0;  1 drivers
v0x560bc0ffe9c0_0 .net "sw", 0 0, L_0x560bc100fbd0;  1 drivers
E_0x560bc0f4f3a0/0 .event anyedge, v0x560bc0ff2270_0, v0x560bc0ffbe40_0, v0x560bc0ffdc30_0, v0x560bc0ffc7f0_0;
E_0x560bc0f4f3a0/1 .event anyedge, v0x560bc0ff2580_0, v0x560bc0ffc890_0, v0x560bc0ff52c0_0;
E_0x560bc0f4f3a0 .event/or E_0x560bc0f4f3a0/0, E_0x560bc0f4f3a0/1;
L_0x560bc0fff5e0 .part v0x560bc0fff3b0_0, 26, 6;
L_0x560bc0fff680 .part v0x560bc0fff3b0_0, 0, 6;
L_0x560bc0fff7b0 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd018;
L_0x560bc100f910 .cmp/eq 32, L_0x560bc0fff7b0, L_0x7fa6dd8bd060;
L_0x560bc100fab0 .cmp/eq 6, L_0x560bc0fff5e0, L_0x7fa6dd8bd0a8;
L_0x560bc100fbd0 .cmp/eq 6, L_0x560bc0fff5e0, L_0x7fa6dd8bd0f0;
L_0x560bc100fd70 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd138;
L_0x560bc100feb0 .cmp/eq 32, L_0x560bc100fd70, L_0x7fa6dd8bd180;
L_0x560bc1010040 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd1c8;
L_0x560bc1010130 .cmp/eq 32, L_0x560bc1010040, L_0x7fa6dd8bd210;
L_0x560bc1010420 .part L_0x560bc0fff5e0, 3, 3;
L_0x560bc1010550 .cmp/eq 3, L_0x560bc1010420, L_0x7fa6dd8bd258;
L_0x560bc10106e0 .part L_0x560bc0fff5e0, 3, 3;
L_0x560bc1010780 .cmp/eq 3, L_0x560bc10106e0, L_0x7fa6dd8bd2a0;
L_0x560bc1010970 .reduce/nor L_0x560bc1013f40;
L_0x560bc1010f00 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd2e8;
L_0x560bc1011030 .cmp/eq 32, L_0x560bc1010f00, L_0x7fa6dd8bd330;
L_0x560bc10111a0 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd378;
L_0x560bc1011330 .cmp/eq 32, L_0x560bc10111a0, L_0x7fa6dd8bd3c0;
L_0x560bc10114a0 .part v0x560bc0fff3b0_0, 20, 1;
L_0x560bc1011240 .concat [ 1 31 0 0], L_0x560bc10114a0, L_0x7fa6dd8bd408;
L_0x560bc1011690 .cmp/eq 32, L_0x560bc1011240, L_0x7fa6dd8bd450;
L_0x560bc1011ba0 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd498;
L_0x560bc1011da0 .cmp/eq 32, L_0x560bc1011ba0, L_0x7fa6dd8bd4e0;
L_0x560bc1011fb0 .part v0x560bc0fff3b0_0, 0, 6;
L_0x560bc1012050 .cmp/eq 6, L_0x560bc1011fb0, L_0x7fa6dd8bd528;
L_0x560bc10123d0 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd570;
L_0x560bc10124c0 .cmp/eq 32, L_0x560bc10123d0, L_0x7fa6dd8bd5b8;
L_0x560bc10126f0 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd600;
L_0x560bc10127e0 .cmp/eq 32, L_0x560bc10126f0, L_0x7fa6dd8bd648;
L_0x560bc1012bb0 .concat [ 6 26 0 0], L_0x560bc0fff5e0, L_0x7fa6dd8bd690;
L_0x560bc1012ca0 .cmp/eq 32, L_0x560bc1012bb0, L_0x7fa6dd8bd6d8;
L_0x560bc1012ef0 .part v0x560bc0fff3b0_0, 0, 6;
L_0x560bc1012f90 .cmp/eq 6, L_0x560bc1012ef0, L_0x7fa6dd8bd720;
L_0x560bc10131f0 .part v0x560bc0fff3b0_0, 0, 6;
L_0x560bc1013290 .cmp/eq 6, L_0x560bc10131f0, L_0x7fa6dd8bd768;
L_0x560bc1013630 .part L_0x560bc0fff680, 3, 2;
L_0x560bc1013720 .cmp/eq 2, L_0x560bc1013630, L_0x7fa6dd8bd7b0;
L_0x560bc10139a0 .cmp/eq 6, L_0x560bc0fff680, L_0x7fa6dd8bd7f8;
L_0x560bc1013ba0 .cmp/eq 6, L_0x560bc0fff680, L_0x7fa6dd8bd840;
L_0x560bc1014000 .cmp/eq 6, L_0x560bc0fff680, L_0x7fa6dd8bd888;
L_0x560bc1013ea0 .cmp/eq 6, L_0x560bc0fff680, L_0x7fa6dd8bd8d0;
L_0x560bc10144d0 .functor MUXZ 1, L_0x7fa6dd8bd918, L_0x560bc1010de0, L_0x560bc1018480, C4<>;
L_0x560bc1014880 .part v0x560bc0fff3b0_0, 21, 5;
L_0x560bc1014ae0 .part v0x560bc0fff3b0_0, 16, 5;
L_0x560bc1014bd0 .part v0x560bc0fff3b0_0, 11, 5;
L_0x560bc1014df0 .part v0x560bc0fff3b0_0, 16, 5;
L_0x560bc1014e90 .functor MUXZ 5, L_0x560bc1014df0, L_0x560bc1014bd0, L_0x560bc0f397b0, C4<>;
L_0x560bc10151b0 .functor MUXZ 5, L_0x560bc1014e90, L_0x7fa6dd8bd960, L_0x560bc10119d0, C4<>;
L_0x560bc1015590 .arith/sum 32, L_0x560bc1017a70, L_0x7fa6dd8bd9a8;
L_0x560bc1015840 .functor MUXZ 32, v0x560bc0ff2ba0_0, v0x560bc0ffefe0_0, L_0x560bc0fd7440, C4<>;
L_0x560bc10159d0 .functor MUXZ 32, L_0x560bc1015840, v0x560bc0ff44d0_0, L_0x560bc1014410, C4<>;
L_0x560bc1015d10 .functor MUXZ 32, L_0x560bc10159d0, v0x560bc0ff3c80_0, L_0x560bc10140f0, C4<>;
L_0x560bc1015ea0 .functor MUXZ 32, L_0x560bc1015d10, L_0x560bc1015590, L_0x560bc1015450, C4<>;
L_0x560bc1017a70 .arith/sum 32, v0x560bc0ff35f0_0, L_0x7fa6dd8bdb58;
L_0x560bc1017c70 .part v0x560bc0fff3b0_0, 15, 1;
L_0x560bc1017ee0 .functor MUXZ 16, L_0x7fa6dd8bdbe8, L_0x7fa6dd8bdba0, L_0x560bc1017c70, C4<>;
L_0x560bc1018070 .part v0x560bc0fff3b0_0, 0, 16;
L_0x560bc10182f0 .concat [ 16 16 0 0], L_0x560bc1018070, L_0x560bc1017ee0;
S_0x560bc0fcfe90 .scope module, "cpu_alu" "alu" 6 157, 7 1 0, S_0x560bc0fbeeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560bc0ff1b20_0 .net *"_ivl_10", 15 0, L_0x560bc1016e70;  1 drivers
v0x560bc0ff1c20_0 .net *"_ivl_13", 15 0, L_0x560bc1016fb0;  1 drivers
L_0x7fa6dd8bdb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff1d00_0 .net/2u *"_ivl_16", 15 0, L_0x7fa6dd8bdb10;  1 drivers
v0x560bc0ff1dc0_0 .net *"_ivl_19", 15 0, L_0x560bc10173e0;  1 drivers
v0x560bc0ff1ea0_0 .net *"_ivl_5", 0 0, L_0x560bc1016dd0;  1 drivers
L_0x7fa6dd8bda80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff1fd0_0 .net/2u *"_ivl_6", 15 0, L_0x7fa6dd8bda80;  1 drivers
L_0x7fa6dd8bdac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff20b0_0 .net/2u *"_ivl_8", 15 0, L_0x7fa6dd8bdac8;  1 drivers
v0x560bc0ff2190_0 .net "addr_rt", 4 0, L_0x560bc10176b0;  1 drivers
v0x560bc0ff2270_0 .var "b_flag", 0 0;
v0x560bc0ff23c0_0 .net "funct", 5 0, L_0x560bc1016d30;  1 drivers
v0x560bc0ff24a0_0 .var "hi", 31 0;
v0x560bc0ff2580_0 .net "instructionword", 31 0, v0x560bc0fff3b0_0;  alias, 1 drivers
v0x560bc0ff2660_0 .var "lo", 31 0;
v0x560bc0ff2740_0 .var "memaddroffset", 31 0;
v0x560bc0ff2820_0 .var "multresult", 63 0;
v0x560bc0ff2900_0 .net "op1", 31 0, L_0x560bc10168e0;  alias, 1 drivers
v0x560bc0ff29e0_0 .net "op2", 31 0, L_0x560bc1016a30;  alias, 1 drivers
v0x560bc0ff2ac0_0 .net "opcode", 5 0, L_0x560bc1016c90;  1 drivers
v0x560bc0ff2ba0_0 .var "result", 31 0;
v0x560bc0ff2c80_0 .net "shamt", 4 0, L_0x560bc1017610;  1 drivers
v0x560bc0ff2d60_0 .net/s "sign_op1", 31 0, L_0x560bc10168e0;  alias, 1 drivers
v0x560bc0ff2e20_0 .net/s "sign_op2", 31 0, L_0x560bc1016a30;  alias, 1 drivers
v0x560bc0ff2ec0_0 .net "simmediatedata", 31 0, L_0x560bc1017260;  1 drivers
v0x560bc0ff2f80_0 .net "uimmediatedata", 31 0, L_0x560bc1017480;  1 drivers
v0x560bc0ff3060_0 .net "unsign_op1", 31 0, L_0x560bc10168e0;  alias, 1 drivers
v0x560bc0ff3120_0 .net "unsign_op2", 31 0, L_0x560bc1016a30;  alias, 1 drivers
E_0x560bc0f26790/0 .event anyedge, v0x560bc0ff2ac0_0, v0x560bc0ff23c0_0, v0x560bc0ff29e0_0, v0x560bc0ff2c80_0;
E_0x560bc0f26790/1 .event anyedge, v0x560bc0ff2900_0, v0x560bc0ff2820_0, v0x560bc0ff2190_0, v0x560bc0ff2ec0_0;
E_0x560bc0f26790/2 .event anyedge, v0x560bc0ff2f80_0;
E_0x560bc0f26790 .event/or E_0x560bc0f26790/0, E_0x560bc0f26790/1, E_0x560bc0f26790/2;
L_0x560bc1016c90 .part v0x560bc0fff3b0_0, 26, 6;
L_0x560bc1016d30 .part v0x560bc0fff3b0_0, 0, 6;
L_0x560bc1016dd0 .part v0x560bc0fff3b0_0, 15, 1;
L_0x560bc1016e70 .functor MUXZ 16, L_0x7fa6dd8bdac8, L_0x7fa6dd8bda80, L_0x560bc1016dd0, C4<>;
L_0x560bc1016fb0 .part v0x560bc0fff3b0_0, 0, 16;
L_0x560bc1017260 .concat [ 16 16 0 0], L_0x560bc1016fb0, L_0x560bc1016e70;
L_0x560bc10173e0 .part v0x560bc0fff3b0_0, 0, 16;
L_0x560bc1017480 .concat [ 16 16 0 0], L_0x560bc10173e0, L_0x7fa6dd8bdb10;
L_0x560bc1017610 .part v0x560bc0fff3b0_0, 6, 5;
L_0x560bc10176b0 .part v0x560bc0fff3b0_0, 16, 5;
S_0x560bc0ff3380 .scope module, "cpu_pc" "pc" 6 231, 8 1 0, S_0x560bc0fbeeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560bc0ff3530_0 .net "clk", 0 0, v0x560bc0ffecc0_0;  alias, 1 drivers
v0x560bc0ff35f0_0 .var "curr_addr", 31 0;
v0x560bc0ff36d0_0 .net "enable", 0 0, L_0x560bc1018690;  alias, 1 drivers
v0x560bc0ff3770_0 .net "next_addr", 31 0, v0x560bc0ffdb40_0;  1 drivers
v0x560bc0ff3850_0 .net "reset", 0 0, v0x560bc0fff540_0;  alias, 1 drivers
S_0x560bc0ff3a00 .scope module, "hi" "hl_reg" 6 184, 9 1 0, S_0x560bc0fbeeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560bc0ff3be0_0 .net "clk", 0 0, v0x560bc0ffecc0_0;  alias, 1 drivers
v0x560bc0ff3c80_0 .var "data", 31 0;
v0x560bc0ff3d40_0 .net "data_in", 31 0, v0x560bc0ff24a0_0;  alias, 1 drivers
v0x560bc0ff3e40_0 .net "data_out", 31 0, v0x560bc0ff3c80_0;  alias, 1 drivers
v0x560bc0ff3f00_0 .net "enable", 0 0, L_0x560bc1017820;  alias, 1 drivers
v0x560bc0ff4010_0 .net "reset", 0 0, v0x560bc0fff540_0;  alias, 1 drivers
S_0x560bc0ff4160 .scope module, "lo" "hl_reg" 6 176, 9 1 0, S_0x560bc0fbeeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560bc0ff43c0_0 .net "clk", 0 0, v0x560bc0ffecc0_0;  alias, 1 drivers
v0x560bc0ff44d0_0 .var "data", 31 0;
v0x560bc0ff45b0_0 .net "data_in", 31 0, v0x560bc0ff2660_0;  alias, 1 drivers
v0x560bc0ff4680_0 .net "data_out", 31 0, v0x560bc0ff44d0_0;  alias, 1 drivers
v0x560bc0ff4740_0 .net "enable", 0 0, L_0x560bc1017820;  alias, 1 drivers
v0x560bc0ff4830_0 .net "reset", 0 0, v0x560bc0fff540_0;  alias, 1 drivers
S_0x560bc0ff49a0 .scope module, "register" "regfile" 6 123, 10 1 0, S_0x560bc0fbeeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560bc1015630 .functor BUFZ 32, L_0x560bc1016240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560bc10166a0 .functor BUFZ 32, L_0x560bc10164c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560bc0ff5720_2 .array/port v0x560bc0ff5720, 2;
L_0x560bc10167b0 .functor BUFZ 32, v0x560bc0ff5720_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560bc0ff4bd0_0 .net *"_ivl_0", 31 0, L_0x560bc1016240;  1 drivers
v0x560bc0ff4cd0_0 .net *"_ivl_10", 6 0, L_0x560bc1016560;  1 drivers
L_0x7fa6dd8bda38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff4db0_0 .net *"_ivl_13", 1 0, L_0x7fa6dd8bda38;  1 drivers
v0x560bc0ff4e70_0 .net *"_ivl_2", 6 0, L_0x560bc10162e0;  1 drivers
L_0x7fa6dd8bd9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bc0ff4f50_0 .net *"_ivl_5", 1 0, L_0x7fa6dd8bd9f0;  1 drivers
v0x560bc0ff5080_0 .net *"_ivl_8", 31 0, L_0x560bc10164c0;  1 drivers
v0x560bc0ff5160_0 .net "r_clk", 0 0, v0x560bc0ffecc0_0;  alias, 1 drivers
v0x560bc0ff5200_0 .net "r_clk_enable", 0 0, v0x560bc0ffed60_0;  alias, 1 drivers
v0x560bc0ff52c0_0 .net "read_data1", 31 0, L_0x560bc1015630;  alias, 1 drivers
v0x560bc0ff53a0_0 .net "read_data2", 31 0, L_0x560bc10166a0;  alias, 1 drivers
v0x560bc0ff5480_0 .net "read_reg1", 4 0, L_0x560bc1014880;  alias, 1 drivers
v0x560bc0ff5560_0 .net "read_reg2", 4 0, L_0x560bc1014ae0;  alias, 1 drivers
v0x560bc0ff5640_0 .net "register_v0", 31 0, L_0x560bc10167b0;  alias, 1 drivers
v0x560bc0ff5720 .array "registers", 0 31, 31 0;
v0x560bc0ff5cf0_0 .net "reset", 0 0, v0x560bc0fff540_0;  alias, 1 drivers
v0x560bc0ff5d90_0 .net "write_control", 0 0, L_0x560bc1015340;  alias, 1 drivers
v0x560bc0ff5e50_0 .net "write_data", 31 0, L_0x560bc1015ea0;  alias, 1 drivers
v0x560bc0ff6040_0 .net "write_reg", 4 0, L_0x560bc10151b0;  alias, 1 drivers
L_0x560bc1016240 .array/port v0x560bc0ff5720, L_0x560bc10162e0;
L_0x560bc10162e0 .concat [ 5 2 0 0], L_0x560bc1014880, L_0x7fa6dd8bd9f0;
L_0x560bc10164c0 .array/port v0x560bc0ff5720, L_0x560bc1016560;
L_0x560bc1016560 .concat [ 5 2 0 0], L_0x560bc1014ae0, L_0x7fa6dd8bda38;
    .scope S_0x560bc0ff49a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560bc0ff5720, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560bc0ff49a0;
T_1 ;
    %wait E_0x560bc0f4c820;
    %load/vec4 v0x560bc0ff5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560bc0ff5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560bc0ff5d90_0;
    %load/vec4 v0x560bc0ff6040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560bc0ff5e50_0;
    %load/vec4 v0x560bc0ff6040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bc0ff5720, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560bc0fcfe90;
T_2 ;
    %wait E_0x560bc0f26790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %load/vec4 v0x560bc0ff2ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560bc0ff23c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x560bc0ff3120_0;
    %ix/getv 4, v0x560bc0ff2c80_0;
    %shiftl 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x560bc0ff3120_0;
    %ix/getv 4, v0x560bc0ff2c80_0;
    %shiftr 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x560bc0ff3120_0;
    %ix/getv 4, v0x560bc0ff2c80_0;
    %shiftr 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x560bc0ff3120_0;
    %ix/getv 4, v0x560bc0ff3060_0;
    %shiftl 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x560bc0ff3120_0;
    %ix/getv 4, v0x560bc0ff3060_0;
    %shiftr 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x560bc0ff3120_0;
    %ix/getv 4, v0x560bc0ff3060_0;
    %shiftr 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %pad/s 64;
    %load/vec4 v0x560bc0ff2e20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560bc0ff2820_0, 0, 64;
    %load/vec4 v0x560bc0ff2820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560bc0ff24a0_0, 0, 32;
    %load/vec4 v0x560bc0ff2820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560bc0ff2660_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x560bc0ff3060_0;
    %pad/u 64;
    %load/vec4 v0x560bc0ff3120_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560bc0ff2820_0, 0, 64;
    %load/vec4 v0x560bc0ff2820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560bc0ff24a0_0, 0, 32;
    %load/vec4 v0x560bc0ff2820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560bc0ff2660_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2e20_0;
    %mod/s;
    %store/vec4 v0x560bc0ff24a0_0, 0, 32;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2e20_0;
    %div/s;
    %store/vec4 v0x560bc0ff2660_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %mod;
    %store/vec4 v0x560bc0ff24a0_0, 0, 32;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %div;
    %store/vec4 v0x560bc0ff2660_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x560bc0ff2900_0;
    %store/vec4 v0x560bc0ff24a0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x560bc0ff2900_0;
    %store/vec4 v0x560bc0ff2660_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2e20_0;
    %add;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %add;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2e20_0;
    %sub;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %sub;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %and;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %or;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %xor;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %or;
    %inv;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff3120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560bc0ff2190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x560bc0ff2900_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x560bc0ff2900_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x560bc0ff2900_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x560bc0ff2900_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560bc0ff2900_0;
    %load/vec4 v0x560bc0ff29e0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560bc0ff2900_0;
    %load/vec4 v0x560bc0ff29e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560bc0ff2900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560bc0ff2900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ff2270_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560bc0ff2d60_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2f80_0;
    %and;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2f80_0;
    %or;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2f80_0;
    %xor;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560bc0ff2f80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560bc0ff2ba0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560bc0ff3060_0;
    %load/vec4 v0x560bc0ff2ec0_0;
    %add;
    %store/vec4 v0x560bc0ff2740_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560bc0ff4160;
T_3 ;
    %wait E_0x560bc0f4c820;
    %load/vec4 v0x560bc0ff4830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bc0ff44d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560bc0ff4740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560bc0ff45b0_0;
    %assign/vec4 v0x560bc0ff44d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560bc0ff3a00;
T_4 ;
    %wait E_0x560bc0f4c820;
    %load/vec4 v0x560bc0ff4010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bc0ff3c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560bc0ff3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560bc0ff3d40_0;
    %assign/vec4 v0x560bc0ff3c80_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560bc0ff3380;
T_5 ;
    %wait E_0x560bc0f4c820;
    %load/vec4 v0x560bc0ff3850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560bc0ff35f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560bc0ff36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560bc0ff3770_0;
    %assign/vec4 v0x560bc0ff35f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560bc0fbeeb0;
T_6 ;
    %wait E_0x560bc0f4c820;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560bc0ffc730_0, v0x560bc0ffb7f0_0, v0x560bc0ffe260_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560bc0ffdf50_0, v0x560bc0ffe0f0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560bc0ffde60_0, v0x560bc0ffe020_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560bc0ffe320_0, v0x560bc0ffe7b0_0, v0x560bc0ffe4e0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560bc0ffd270_0, v0x560bc0ffe920_0, v0x560bc0ffe880_0, v0x560bc0ffcb90_0, v0x560bc0ffc400_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "pc=%h", v0x560bc0ffbd70_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560bc0fbeeb0;
T_7 ;
    %wait E_0x560bc0f4f3a0;
    %load/vec4 v0x560bc0ffbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560bc0ffbe40_0;
    %load/vec4 v0x560bc0ffdc30_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560bc0ffdb40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560bc0ffc7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560bc0ffbe40_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560bc0ffc730_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560bc0ffdb40_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560bc0ffc890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560bc0ffde60_0;
    %store/vec4 v0x560bc0ffdb40_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560bc0ffbe40_0;
    %store/vec4 v0x560bc0ffdb40_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560bc0fbeeb0;
T_8 ;
    %wait E_0x560bc0f4c820;
    %load/vec4 v0x560bc0ffe680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ffbcd0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560bc0ffbd70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560bc0ffbcd0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560bc0fbe6b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0ffecc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560bc0ffecc0_0;
    %inv;
    %store/vec4 v0x560bc0ffecc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560bc0fbe6b0;
T_10 ;
    %fork t_1, S_0x560bc0fbea80;
    %jmp t_0;
    .scope S_0x560bc0fbea80;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0fff540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bc0ffed60_0, 0, 1;
    %wait E_0x560bc0f4c820;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560bc0fff540_0, 0, 1;
    %wait E_0x560bc0f4c820;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560bc0ff0ea0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560bc0ffefe0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560bc0ff1170_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560bc0ff1410_0, 0, 5;
    %load/vec4 v0x560bc0ff0ea0_0;
    %store/vec4 v0x560bc0ff14f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560bc0ff0f60_0, 0, 16;
    %load/vec4 v0x560bc0ff1170_0;
    %load/vec4 v0x560bc0ff1410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff14f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff0f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560bc0ff1040_0, 0, 32;
    %load/vec4 v0x560bc0ff1040_0;
    %store/vec4 v0x560bc0fff3b0_0, 0, 32;
    %load/vec4 v0x560bc0ffefe0_0;
    %load/vec4 v0x560bc0ff0ea0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560bc0ffefe0_0, 0, 32;
    %wait E_0x560bc0f4c820;
    %delay 2, 0;
    %load/vec4 v0x560bc0fff0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x560bc0ffeef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x560bc0ff0ea0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560bc0ff0ea0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560bc0ff0ea0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560bc0ff1170_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x560bc0ff0dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560bc0ff15d0_0, 0, 5;
    %load/vec4 v0x560bc0ff0ea0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x560bc0ff1410_0, 0, 5;
    %load/vec4 v0x560bc0ff0ea0_0;
    %store/vec4 v0x560bc0ff14f0_0, 0, 5;
    %load/vec4 v0x560bc0ff0ea0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560bc0ff1330_0, 0, 5;
    %load/vec4 v0x560bc0ff1170_0;
    %load/vec4 v0x560bc0ff1410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff14f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff1330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff15d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff0dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560bc0ff1250_0, 0, 32;
    %load/vec4 v0x560bc0ff1250_0;
    %store/vec4 v0x560bc0fff3b0_0, 0, 32;
    %wait E_0x560bc0f4c820;
    %delay 2, 0;
    %load/vec4 v0x560bc0ff0ea0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560bc0ff0ea0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560bc0ff0ea0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560bc0ff16b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x560bc0ff1170_0, 0, 6;
    %load/vec4 v0x560bc0ff0ea0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560bc0ff1410_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560bc0ff14f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560bc0ff0f60_0, 0, 16;
    %load/vec4 v0x560bc0ff1170_0;
    %load/vec4 v0x560bc0ff1410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff14f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560bc0ff0f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560bc0ff1040_0, 0, 32;
    %load/vec4 v0x560bc0ff1040_0;
    %store/vec4 v0x560bc0fff3b0_0, 0, 32;
    %wait E_0x560bc0f4c820;
    %delay 2, 0;
    %load/vec4 v0x560bc0ff0ea0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x560bc0ff16b0_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x560bc0ff16b0_0;
    %load/vec4 v0x560bc0ff0ea0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x560bc0ff0cc0_0, 0, 32;
    %load/vec4 v0x560bc0ff16b0_0;
    %load/vec4 v0x560bc0ff0ea0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560bc0ff16b0_0, 0, 32;
    %load/vec4 v0x560bc0fff450_0;
    %load/vec4 v0x560bc0ff0cc0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560bc0ff0cc0_0, v0x560bc0fff450_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x560bc0ff0ea0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560bc0ff0ea0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560bc0fbe6b0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sltu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
