Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Sep 25 17:54:56 2018
| Host         : matias-pc running 64-bit Manjaro Linux
| Command      : report_methodology -file top_arquitectura_methodology_drc_routed.rpt -pb top_arquitectura_methodology_drc_routed.pb -rpx top_arquitectura_methodology_drc_routed.rpx
| Design       : top_arquitectura
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
| TIMING-20 | Warning  | Non-clocked latch             | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on uart_txd_in relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on o_leds[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on o_leds[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on o_leds[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on o_leds[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[0] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[1] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[2] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[3] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[4] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[5] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[6] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_data_tx_reg[7] cannot be properly analyzed as its control pin u_interface_circuit1/o_data_tx_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[0] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[1] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[2] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[3] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[4] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[5] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[6] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_A_reg[7] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_A_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[0] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[1] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[2] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[3] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[4] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[5] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[6] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_dato_B_reg[7] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_dato_B_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[0] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[1] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[2] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[3] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[4] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[5] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[6] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch u_interface_circuit1/o_reg_opcode_reg[7] cannot be properly analyzed as its control pin u_interface_circuit1/o_reg_opcode_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch u_tx1/o_bit_tx_reg cannot be properly analyzed as its control pin u_tx1/o_bit_tx_reg/G is not reached by a timing clock
Related violations: <none>


