#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2699fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x269a150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x268b2d0 .functor NOT 1, L_0x26f7b70, C4<0>, C4<0>, C4<0>;
L_0x26f7950 .functor XOR 2, L_0x26f7810, L_0x26f78b0, C4<00>, C4<00>;
L_0x26f7a60 .functor XOR 2, L_0x26f7950, L_0x26f79c0, C4<00>, C4<00>;
v0x26ef110_0 .net *"_ivl_10", 1 0, L_0x26f79c0;  1 drivers
v0x26ef210_0 .net *"_ivl_12", 1 0, L_0x26f7a60;  1 drivers
v0x26ef2f0_0 .net *"_ivl_2", 1 0, L_0x26f24d0;  1 drivers
v0x26ef3b0_0 .net *"_ivl_4", 1 0, L_0x26f7810;  1 drivers
v0x26ef490_0 .net *"_ivl_6", 1 0, L_0x26f78b0;  1 drivers
v0x26ef5c0_0 .net *"_ivl_8", 1 0, L_0x26f7950;  1 drivers
v0x26ef6a0_0 .net "a", 0 0, v0x26e9c10_0;  1 drivers
v0x26ef740_0 .net "b", 0 0, v0x26e9cb0_0;  1 drivers
v0x26ef7e0_0 .net "c", 0 0, v0x26e9d50_0;  1 drivers
v0x26ef880_0 .var "clk", 0 0;
v0x26ef920_0 .net "d", 0 0, v0x26e9e90_0;  1 drivers
v0x26ef9c0_0 .net "out_pos_dut", 0 0, L_0x26f7470;  1 drivers
v0x26efa60_0 .net "out_pos_ref", 0 0, L_0x26f0f90;  1 drivers
v0x26efb00_0 .net "out_sop_dut", 0 0, L_0x26f1ef0;  1 drivers
v0x26efba0_0 .net "out_sop_ref", 0 0, L_0x26c43c0;  1 drivers
v0x26efc40_0 .var/2u "stats1", 223 0;
v0x26efce0_0 .var/2u "strobe", 0 0;
v0x26efd80_0 .net "tb_match", 0 0, L_0x26f7b70;  1 drivers
v0x26efe50_0 .net "tb_mismatch", 0 0, L_0x268b2d0;  1 drivers
v0x26efef0_0 .net "wavedrom_enable", 0 0, v0x26ea160_0;  1 drivers
v0x26effc0_0 .net "wavedrom_title", 511 0, v0x26ea200_0;  1 drivers
L_0x26f24d0 .concat [ 1 1 0 0], L_0x26f0f90, L_0x26c43c0;
L_0x26f7810 .concat [ 1 1 0 0], L_0x26f0f90, L_0x26c43c0;
L_0x26f78b0 .concat [ 1 1 0 0], L_0x26f7470, L_0x26f1ef0;
L_0x26f79c0 .concat [ 1 1 0 0], L_0x26f0f90, L_0x26c43c0;
L_0x26f7b70 .cmp/eeq 2, L_0x26f24d0, L_0x26f7a60;
S_0x269a2e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x269a150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x268b6b0 .functor AND 1, v0x26e9d50_0, v0x26e9e90_0, C4<1>, C4<1>;
L_0x268ba90 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x268be70 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x268c0f0 .functor AND 1, L_0x268ba90, L_0x268be70, C4<1>, C4<1>;
L_0x26a4bd0 .functor AND 1, L_0x268c0f0, v0x26e9d50_0, C4<1>, C4<1>;
L_0x26c43c0 .functor OR 1, L_0x268b6b0, L_0x26a4bd0, C4<0>, C4<0>;
L_0x26f0410 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f0480 .functor OR 1, L_0x26f0410, v0x26e9e90_0, C4<0>, C4<0>;
L_0x26f0590 .functor AND 1, v0x26e9d50_0, L_0x26f0480, C4<1>, C4<1>;
L_0x26f0650 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f0720 .functor OR 1, L_0x26f0650, v0x26e9cb0_0, C4<0>, C4<0>;
L_0x26f0790 .functor AND 1, L_0x26f0590, L_0x26f0720, C4<1>, C4<1>;
L_0x26f0910 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f0980 .functor OR 1, L_0x26f0910, v0x26e9e90_0, C4<0>, C4<0>;
L_0x26f08a0 .functor AND 1, v0x26e9d50_0, L_0x26f0980, C4<1>, C4<1>;
L_0x26f0b10 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f0c10 .functor OR 1, L_0x26f0b10, v0x26e9e90_0, C4<0>, C4<0>;
L_0x26f0cd0 .functor AND 1, L_0x26f08a0, L_0x26f0c10, C4<1>, C4<1>;
L_0x26f0e80 .functor XNOR 1, L_0x26f0790, L_0x26f0cd0, C4<0>, C4<0>;
v0x268ac00_0 .net *"_ivl_0", 0 0, L_0x268b6b0;  1 drivers
v0x268b000_0 .net *"_ivl_12", 0 0, L_0x26f0410;  1 drivers
v0x268b3e0_0 .net *"_ivl_14", 0 0, L_0x26f0480;  1 drivers
v0x268b7c0_0 .net *"_ivl_16", 0 0, L_0x26f0590;  1 drivers
v0x268bba0_0 .net *"_ivl_18", 0 0, L_0x26f0650;  1 drivers
v0x268bf80_0 .net *"_ivl_2", 0 0, L_0x268ba90;  1 drivers
v0x268c200_0 .net *"_ivl_20", 0 0, L_0x26f0720;  1 drivers
v0x26e8180_0 .net *"_ivl_24", 0 0, L_0x26f0910;  1 drivers
v0x26e8260_0 .net *"_ivl_26", 0 0, L_0x26f0980;  1 drivers
v0x26e8340_0 .net *"_ivl_28", 0 0, L_0x26f08a0;  1 drivers
v0x26e8420_0 .net *"_ivl_30", 0 0, L_0x26f0b10;  1 drivers
v0x26e8500_0 .net *"_ivl_32", 0 0, L_0x26f0c10;  1 drivers
v0x26e85e0_0 .net *"_ivl_36", 0 0, L_0x26f0e80;  1 drivers
L_0x7f65e1f0b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26e86a0_0 .net *"_ivl_38", 0 0, L_0x7f65e1f0b018;  1 drivers
v0x26e8780_0 .net *"_ivl_4", 0 0, L_0x268be70;  1 drivers
v0x26e8860_0 .net *"_ivl_6", 0 0, L_0x268c0f0;  1 drivers
v0x26e8940_0 .net *"_ivl_8", 0 0, L_0x26a4bd0;  1 drivers
v0x26e8a20_0 .net "a", 0 0, v0x26e9c10_0;  alias, 1 drivers
v0x26e8ae0_0 .net "b", 0 0, v0x26e9cb0_0;  alias, 1 drivers
v0x26e8ba0_0 .net "c", 0 0, v0x26e9d50_0;  alias, 1 drivers
v0x26e8c60_0 .net "d", 0 0, v0x26e9e90_0;  alias, 1 drivers
v0x26e8d20_0 .net "out_pos", 0 0, L_0x26f0f90;  alias, 1 drivers
v0x26e8de0_0 .net "out_sop", 0 0, L_0x26c43c0;  alias, 1 drivers
v0x26e8ea0_0 .net "pos0", 0 0, L_0x26f0790;  1 drivers
v0x26e8f60_0 .net "pos1", 0 0, L_0x26f0cd0;  1 drivers
L_0x26f0f90 .functor MUXZ 1, L_0x7f65e1f0b018, L_0x26f0790, L_0x26f0e80, C4<>;
S_0x26e90e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x269a150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26e9c10_0 .var "a", 0 0;
v0x26e9cb0_0 .var "b", 0 0;
v0x26e9d50_0 .var "c", 0 0;
v0x26e9df0_0 .net "clk", 0 0, v0x26ef880_0;  1 drivers
v0x26e9e90_0 .var "d", 0 0;
v0x26e9f80_0 .var/2u "fail", 0 0;
v0x26ea020_0 .var/2u "fail1", 0 0;
v0x26ea0c0_0 .net "tb_match", 0 0, L_0x26f7b70;  alias, 1 drivers
v0x26ea160_0 .var "wavedrom_enable", 0 0;
v0x26ea200_0 .var "wavedrom_title", 511 0;
E_0x2698930/0 .event negedge, v0x26e9df0_0;
E_0x2698930/1 .event posedge, v0x26e9df0_0;
E_0x2698930 .event/or E_0x2698930/0, E_0x2698930/1;
S_0x26e9410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x26e90e0;
 .timescale -12 -12;
v0x26e9650_0 .var/2s "i", 31 0;
E_0x26987d0 .event posedge, v0x26e9df0_0;
S_0x26e9750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x26e90e0;
 .timescale -12 -12;
v0x26e9950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26e9a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x26e90e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26ea3e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x269a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26f1140 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f12e0 .functor AND 1, v0x26e9c10_0, L_0x26f1140, C4<1>, C4<1>;
L_0x26f13c0 .functor NOT 1, v0x26e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26f1540 .functor AND 1, L_0x26f12e0, L_0x26f13c0, C4<1>, C4<1>;
L_0x26f1680 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f1800 .functor AND 1, L_0x26f1540, L_0x26f1680, C4<1>, C4<1>;
L_0x26f1950 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f1ad0 .functor AND 1, L_0x26f1950, v0x26e9cb0_0, C4<1>, C4<1>;
L_0x26f1be0 .functor AND 1, L_0x26f1ad0, v0x26e9d50_0, C4<1>, C4<1>;
L_0x26f1ca0 .functor AND 1, L_0x26f1be0, v0x26e9e90_0, C4<1>, C4<1>;
L_0x26f1dc0 .functor OR 1, L_0x26f1800, L_0x26f1ca0, C4<0>, C4<0>;
L_0x26f1e80 .functor AND 1, v0x26e9c10_0, v0x26e9cb0_0, C4<1>, C4<1>;
L_0x26f1f60 .functor AND 1, L_0x26f1e80, v0x26e9d50_0, C4<1>, C4<1>;
L_0x26f2020 .functor AND 1, L_0x26f1f60, v0x26e9e90_0, C4<1>, C4<1>;
L_0x26f1ef0 .functor OR 1, L_0x26f1dc0, L_0x26f2020, C4<0>, C4<0>;
L_0x26f2250 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f2350 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f23c0 .functor OR 1, L_0x26f2250, L_0x26f2350, C4<0>, C4<0>;
L_0x26f2570 .functor NOT 1, v0x26e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26f25e0 .functor OR 1, L_0x26f23c0, L_0x26f2570, C4<0>, C4<0>;
L_0x26f27a0 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f2810 .functor OR 1, L_0x26f25e0, L_0x26f27a0, C4<0>, C4<0>;
L_0x26f29e0 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f2a50 .functor OR 1, v0x26e9c10_0, L_0x26f29e0, C4<0>, C4<0>;
L_0x26f2be0 .functor NOT 1, v0x26e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26f2c50 .functor OR 1, L_0x26f2a50, L_0x26f2be0, C4<0>, C4<0>;
L_0x26f2e40 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f2eb0 .functor OR 1, L_0x26f2c50, L_0x26f2e40, C4<0>, C4<0>;
L_0x26f30b0 .functor AND 1, L_0x26f2810, L_0x26f2eb0, C4<1>, C4<1>;
L_0x26f31c0 .functor OR 1, v0x26e9c10_0, v0x26e9cb0_0, C4<0>, C4<0>;
L_0x26f3330 .functor NOT 1, v0x26e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26f33a0 .functor OR 1, L_0x26f31c0, L_0x26f3330, C4<0>, C4<0>;
L_0x26f35c0 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f3630 .functor OR 1, L_0x26f33a0, L_0x26f35c0, C4<0>, C4<0>;
L_0x26f3860 .functor AND 1, L_0x26f30b0, L_0x26f3630, C4<1>, C4<1>;
L_0x26f3970 .functor OR 1, v0x26e9c10_0, v0x26e9cb0_0, C4<0>, C4<0>;
L_0x26f3b10 .functor OR 1, L_0x26f3970, v0x26e9d50_0, C4<0>, C4<0>;
L_0x26f3bd0 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f39e0 .functor OR 1, L_0x26f3b10, L_0x26f3bd0, C4<0>, C4<0>;
L_0x26f3d80 .functor AND 1, L_0x26f3860, L_0x26f39e0, C4<1>, C4<1>;
L_0x26f3fe0 .functor OR 1, v0x26e9c10_0, v0x26e9cb0_0, C4<0>, C4<0>;
L_0x26f4050 .functor OR 1, L_0x26f3fe0, v0x26e9d50_0, C4<0>, C4<0>;
L_0x26f4270 .functor OR 1, L_0x26f4050, v0x26e9e90_0, C4<0>, C4<0>;
L_0x26f4330 .functor AND 1, L_0x26f3d80, L_0x26f4270, C4<1>, C4<1>;
L_0x26f45b0 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f4620 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f4810 .functor OR 1, L_0x26f45b0, L_0x26f4620, C4<0>, C4<0>;
L_0x26f4920 .functor NOT 1, v0x26e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26f4d30 .functor OR 1, L_0x26f4810, L_0x26f4920, C4<0>, C4<0>;
L_0x26f4e40 .functor OR 1, L_0x26f4d30, v0x26e9e90_0, C4<0>, C4<0>;
L_0x26f52b0 .functor AND 1, L_0x26f4330, L_0x26f4e40, C4<1>, C4<1>;
L_0x26f53c0 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f57f0 .functor NOT 1, v0x26e9cb0_0, C4<0>, C4<0>, C4<0>;
L_0x26f5860 .functor OR 1, L_0x26f53c0, L_0x26f57f0, C4<0>, C4<0>;
L_0x26f5b30 .functor OR 1, L_0x26f5860, v0x26e9d50_0, C4<0>, C4<0>;
L_0x26f5bf0 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f5e30 .functor OR 1, L_0x26f5b30, L_0x26f5bf0, C4<0>, C4<0>;
L_0x26f5f40 .functor AND 1, L_0x26f52b0, L_0x26f5e30, C4<1>, C4<1>;
L_0x26f6230 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f62a0 .functor OR 1, L_0x26f6230, v0x26e9cb0_0, C4<0>, C4<0>;
L_0x26f6550 .functor NOT 1, v0x26e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26f65c0 .functor OR 1, L_0x26f62a0, L_0x26f6550, C4<0>, C4<0>;
L_0x26f68d0 .functor OR 1, L_0x26f65c0, v0x26e9e90_0, C4<0>, C4<0>;
L_0x26f6990 .functor AND 1, L_0x26f5f40, L_0x26f68d0, C4<1>, C4<1>;
L_0x26f6cb0 .functor NOT 1, v0x26e9c10_0, C4<0>, C4<0>, C4<0>;
L_0x26f6d20 .functor OR 1, L_0x26f6cb0, v0x26e9cb0_0, C4<0>, C4<0>;
L_0x26f7000 .functor OR 1, L_0x26f6d20, v0x26e9d50_0, C4<0>, C4<0>;
L_0x26f70c0 .functor NOT 1, v0x26e9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26f7360 .functor OR 1, L_0x26f7000, L_0x26f70c0, C4<0>, C4<0>;
L_0x26f7470 .functor AND 1, L_0x26f6990, L_0x26f7360, C4<1>, C4<1>;
v0x26ea5a0_0 .net *"_ivl_0", 0 0, L_0x26f1140;  1 drivers
v0x26ea680_0 .net *"_ivl_10", 0 0, L_0x26f1800;  1 drivers
v0x26ea760_0 .net *"_ivl_100", 0 0, L_0x26f52b0;  1 drivers
v0x26ea850_0 .net *"_ivl_102", 0 0, L_0x26f53c0;  1 drivers
v0x26ea930_0 .net *"_ivl_104", 0 0, L_0x26f57f0;  1 drivers
v0x26eaa60_0 .net *"_ivl_106", 0 0, L_0x26f5860;  1 drivers
v0x26eab40_0 .net *"_ivl_108", 0 0, L_0x26f5b30;  1 drivers
v0x26eac20_0 .net *"_ivl_110", 0 0, L_0x26f5bf0;  1 drivers
v0x26ead00_0 .net *"_ivl_112", 0 0, L_0x26f5e30;  1 drivers
v0x26eae70_0 .net *"_ivl_114", 0 0, L_0x26f5f40;  1 drivers
v0x26eaf50_0 .net *"_ivl_116", 0 0, L_0x26f6230;  1 drivers
v0x26eb030_0 .net *"_ivl_118", 0 0, L_0x26f62a0;  1 drivers
v0x26eb110_0 .net *"_ivl_12", 0 0, L_0x26f1950;  1 drivers
v0x26eb1f0_0 .net *"_ivl_120", 0 0, L_0x26f6550;  1 drivers
v0x26eb2d0_0 .net *"_ivl_122", 0 0, L_0x26f65c0;  1 drivers
v0x26eb3b0_0 .net *"_ivl_124", 0 0, L_0x26f68d0;  1 drivers
v0x26eb490_0 .net *"_ivl_126", 0 0, L_0x26f6990;  1 drivers
v0x26eb680_0 .net *"_ivl_128", 0 0, L_0x26f6cb0;  1 drivers
v0x26eb760_0 .net *"_ivl_130", 0 0, L_0x26f6d20;  1 drivers
v0x26eb840_0 .net *"_ivl_132", 0 0, L_0x26f7000;  1 drivers
v0x26eb920_0 .net *"_ivl_134", 0 0, L_0x26f70c0;  1 drivers
v0x26eba00_0 .net *"_ivl_136", 0 0, L_0x26f7360;  1 drivers
v0x26ebae0_0 .net *"_ivl_14", 0 0, L_0x26f1ad0;  1 drivers
v0x26ebbc0_0 .net *"_ivl_16", 0 0, L_0x26f1be0;  1 drivers
v0x26ebca0_0 .net *"_ivl_18", 0 0, L_0x26f1ca0;  1 drivers
v0x26ebd80_0 .net *"_ivl_2", 0 0, L_0x26f12e0;  1 drivers
v0x26ebe60_0 .net *"_ivl_20", 0 0, L_0x26f1dc0;  1 drivers
v0x26ebf40_0 .net *"_ivl_22", 0 0, L_0x26f1e80;  1 drivers
v0x26ec020_0 .net *"_ivl_24", 0 0, L_0x26f1f60;  1 drivers
v0x26ec100_0 .net *"_ivl_26", 0 0, L_0x26f2020;  1 drivers
v0x26ec1e0_0 .net *"_ivl_30", 0 0, L_0x26f2250;  1 drivers
v0x26ec2c0_0 .net *"_ivl_32", 0 0, L_0x26f2350;  1 drivers
v0x26ec3a0_0 .net *"_ivl_34", 0 0, L_0x26f23c0;  1 drivers
v0x26ec690_0 .net *"_ivl_36", 0 0, L_0x26f2570;  1 drivers
v0x26ec770_0 .net *"_ivl_38", 0 0, L_0x26f25e0;  1 drivers
v0x26ec850_0 .net *"_ivl_4", 0 0, L_0x26f13c0;  1 drivers
v0x26ec930_0 .net *"_ivl_40", 0 0, L_0x26f27a0;  1 drivers
v0x26eca10_0 .net *"_ivl_42", 0 0, L_0x26f2810;  1 drivers
v0x26ecaf0_0 .net *"_ivl_44", 0 0, L_0x26f29e0;  1 drivers
v0x26ecbd0_0 .net *"_ivl_46", 0 0, L_0x26f2a50;  1 drivers
v0x26eccb0_0 .net *"_ivl_48", 0 0, L_0x26f2be0;  1 drivers
v0x26ecd90_0 .net *"_ivl_50", 0 0, L_0x26f2c50;  1 drivers
v0x26ece70_0 .net *"_ivl_52", 0 0, L_0x26f2e40;  1 drivers
v0x26ecf50_0 .net *"_ivl_54", 0 0, L_0x26f2eb0;  1 drivers
v0x26ed030_0 .net *"_ivl_56", 0 0, L_0x26f30b0;  1 drivers
v0x26ed110_0 .net *"_ivl_58", 0 0, L_0x26f31c0;  1 drivers
v0x26ed1f0_0 .net *"_ivl_6", 0 0, L_0x26f1540;  1 drivers
v0x26ed2d0_0 .net *"_ivl_60", 0 0, L_0x26f3330;  1 drivers
v0x26ed3b0_0 .net *"_ivl_62", 0 0, L_0x26f33a0;  1 drivers
v0x26ed490_0 .net *"_ivl_64", 0 0, L_0x26f35c0;  1 drivers
v0x26ed570_0 .net *"_ivl_66", 0 0, L_0x26f3630;  1 drivers
v0x26ed650_0 .net *"_ivl_68", 0 0, L_0x26f3860;  1 drivers
v0x26ed730_0 .net *"_ivl_70", 0 0, L_0x26f3970;  1 drivers
v0x26ed810_0 .net *"_ivl_72", 0 0, L_0x26f3b10;  1 drivers
v0x26ed8f0_0 .net *"_ivl_74", 0 0, L_0x26f3bd0;  1 drivers
v0x26ed9d0_0 .net *"_ivl_76", 0 0, L_0x26f39e0;  1 drivers
v0x26edab0_0 .net *"_ivl_78", 0 0, L_0x26f3d80;  1 drivers
v0x26edb90_0 .net *"_ivl_8", 0 0, L_0x26f1680;  1 drivers
v0x26edc70_0 .net *"_ivl_80", 0 0, L_0x26f3fe0;  1 drivers
v0x26edd50_0 .net *"_ivl_82", 0 0, L_0x26f4050;  1 drivers
v0x26ede30_0 .net *"_ivl_84", 0 0, L_0x26f4270;  1 drivers
v0x26edf10_0 .net *"_ivl_86", 0 0, L_0x26f4330;  1 drivers
v0x26edff0_0 .net *"_ivl_88", 0 0, L_0x26f45b0;  1 drivers
v0x26ee0d0_0 .net *"_ivl_90", 0 0, L_0x26f4620;  1 drivers
v0x26ee1b0_0 .net *"_ivl_92", 0 0, L_0x26f4810;  1 drivers
v0x26ee6a0_0 .net *"_ivl_94", 0 0, L_0x26f4920;  1 drivers
v0x26ee780_0 .net *"_ivl_96", 0 0, L_0x26f4d30;  1 drivers
v0x26ee860_0 .net *"_ivl_98", 0 0, L_0x26f4e40;  1 drivers
v0x26ee940_0 .net "a", 0 0, v0x26e9c10_0;  alias, 1 drivers
v0x26ee9e0_0 .net "b", 0 0, v0x26e9cb0_0;  alias, 1 drivers
v0x26eead0_0 .net "c", 0 0, v0x26e9d50_0;  alias, 1 drivers
v0x26eebc0_0 .net "d", 0 0, v0x26e9e90_0;  alias, 1 drivers
v0x26eecb0_0 .net "out_pos", 0 0, L_0x26f7470;  alias, 1 drivers
v0x26eed70_0 .net "out_sop", 0 0, L_0x26f1ef0;  alias, 1 drivers
S_0x26eeef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x269a150;
 .timescale -12 -12;
E_0x26809f0 .event anyedge, v0x26efce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26efce0_0;
    %nor/r;
    %assign/vec4 v0x26efce0_0, 0;
    %wait E_0x26809f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26e90e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26e90e0;
T_4 ;
    %wait E_0x2698930;
    %load/vec4 v0x26ea0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26e90e0;
T_5 ;
    %wait E_0x26987d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %wait E_0x26987d0;
    %load/vec4 v0x26e9f80_0;
    %store/vec4 v0x26ea020_0, 0, 1;
    %fork t_1, S_0x26e9410;
    %jmp t_0;
    .scope S_0x26e9410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e9650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26e9650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26987d0;
    %load/vec4 v0x26e9650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26e9650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26e9650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x26e90e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2698930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26e9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e9cb0_0, 0;
    %assign/vec4 v0x26e9c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x26e9f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26ea020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x269a150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26efce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x269a150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x26ef880_0;
    %inv;
    %store/vec4 v0x26ef880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x269a150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26e9df0_0, v0x26efe50_0, v0x26ef6a0_0, v0x26ef740_0, v0x26ef7e0_0, v0x26ef920_0, v0x26efba0_0, v0x26efb00_0, v0x26efa60_0, v0x26ef9c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x269a150;
T_9 ;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x269a150;
T_10 ;
    %wait E_0x2698930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26efc40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
    %load/vec4 v0x26efd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26efc40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26efba0_0;
    %load/vec4 v0x26efba0_0;
    %load/vec4 v0x26efb00_0;
    %xor;
    %load/vec4 v0x26efba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26efa60_0;
    %load/vec4 v0x26efa60_0;
    %load/vec4 v0x26ef9c0_0;
    %xor;
    %load/vec4 v0x26efa60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x26efc40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26efc40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter2/response0/top_module.sv";
