#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Jun 23 13:54:21 2014
# Process ID: 7139
# Log file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado.log
# Journal file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/run_vivado.tcl
# open_project ./vivado/red_pitaya.xpr
INFO: [Project 1-313] Project file moved from '/home/matej/WORK/red_pitaya/redpitaya_svn/FPGA/release1/fpga/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# update_compile_order -fileset sources_1
# if {[lindex $argv 0] == "clean"} {
#    ## clean implementation
#    reset_run impl_1
# 
#    ## clean synthesis
#    reset_run synth_1
# 
#    ## clean PS project configuration
#    reset_target all [get_files  ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
# }
# if {[lindex $argv 0] == "build"} {
# 
#    ## export PS configuration
#    generate_target all [get_files  ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
#    open_bd_design ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd
#    export_hardware [get_files ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
#    close_bd_design system
# 
#    ## do synthesis
#    launch_runs synth_1
#    wait_on_run synth_1
# 
#    ## do implementation
#    launch_runs impl_1
#    wait_on_run impl_1
# 
#    ## make bit file
#    launch_runs impl_1 -to_step write_bitstream
#    wait_on_run impl_1
# }
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 13:54:33 2014...
