

================================================================
== Vitis HLS Report for 'listenPorts'
================================================================
* Date:           Sun Dec 11 15:17:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.863 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |listen_port_handler_U0            |listen_port_handler            |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |port_status_handler_U0            |port_status_handler            |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |listenPorts_entry37_U0            |listenPorts_entry37            |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        |listenPorts_Block_split2_proc_U0  |listenPorts_Block_split2_proc  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|      145|      112|     -|
|Instance             |        -|      -|      173|      366|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      320|      488|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+
    |listenPorts_Block_split2_proc_U0  |listenPorts_Block_split2_proc  |        0|   0|  18|   29|    0|
    |listenPorts_entry37_U0            |listenPorts_entry37            |        0|   0|   2|   56|    0|
    |listen_port_handler_U0            |listen_port_handler            |        0|   0|  86|  163|    0|
    |port_status_handler_U0            |port_status_handler            |        0|   0|  67|  118|    0|
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+
    |Total                             |                               |        0|   0| 173|  366|    0|
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |basePort_c_i_U                 |        0|  36|   0|    -|     2|   16|       32|
    |basePort_cast_loc_i_channel_U  |        0|  36|   0|    -|     2|   16|       32|
    |useConn_c8_i_U                 |        0|  68|   0|    -|     2|   32|       64|
    |useConn_c_i_U                  |        0|   5|   0|    -|     3|   32|       96|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                          |        0| 145|   0|    0|     9|   96|      224|
    +-------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                               |       and|   0|  0|   2|           1|           1|
    |listenPorts_Block_split2_proc_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |port_status_handler_U0_ap_start            |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  10|           5|           5|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_listenPorts_Block_split2_proc_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_port_status_handler_U0_ap_start            |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  2|   0|    2|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|basePort_dout                  |   in|   32|     ap_fifo|                         basePort|       pointer|
|basePort_empty_n               |   in|    1|     ap_fifo|                         basePort|       pointer|
|basePort_read                  |  out|    1|     ap_fifo|                         basePort|       pointer|
|useConn_dout                   |   in|   32|     ap_fifo|                          useConn|       pointer|
|useConn_empty_n                |   in|    1|     ap_fifo|                          useConn|       pointer|
|useConn_read                   |  out|    1|     ap_fifo|                          useConn|       pointer|
|m_axis_tcp_listen_port_TDATA   |  out|   16|        axis|  m_axis_tcp_listen_port_V_data_V|       pointer|
|m_axis_tcp_listen_port_TKEEP   |  out|    2|        axis|  m_axis_tcp_listen_port_V_keep_V|       pointer|
|m_axis_tcp_listen_port_TSTRB   |  out|    2|        axis|  m_axis_tcp_listen_port_V_strb_V|       pointer|
|m_axis_tcp_listen_port_TLAST   |  out|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|m_axis_tcp_listen_port_TVALID  |  out|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|m_axis_tcp_listen_port_TREADY  |   in|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|s_axis_tcp_port_status_TDATA   |   in|    8|        axis|  s_axis_tcp_port_status_V_data_V|       pointer|
|s_axis_tcp_port_status_TKEEP   |   in|    1|        axis|  s_axis_tcp_port_status_V_keep_V|       pointer|
|s_axis_tcp_port_status_TSTRB   |   in|    1|        axis|  s_axis_tcp_port_status_V_strb_V|       pointer|
|s_axis_tcp_port_status_TLAST   |   in|    1|        axis|  s_axis_tcp_port_status_V_last_V|       pointer|
|s_axis_tcp_port_status_TVALID  |   in|    1|        axis|  s_axis_tcp_port_status_V_last_V|       pointer|
|s_axis_tcp_port_status_TREADY  |  out|    1|        axis|  s_axis_tcp_port_status_V_last_V|       pointer|
|ap_clk                         |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
+-------------------------------+-----+-----+------------+---------------------------------+--------------+

