
*** Running vivado
    with args -log SOL_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SOL_ctrl.tcl


****** Vivado v2018.3_AR72013 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SOL_ctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/ZED/P0/repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/MW/RTT/VVD/ZED/P0/repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.runs/synth_1'.)
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_qdma:usr_flr_rtl:1.0' found within IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
File in use: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/msix_vector_ctrl_rtl.xml
File ignored: c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/usr_flr_rtl.xml
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:axis_c2h_drop:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/axis_c2h_drop.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/axis_c2h_drop.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:c2h_byp_in_mm:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/c2h_byp_in_mm.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/c2h_byp_in_mm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:c2h_byp_in_st:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/c2h_byp_in_st.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/c2h_byp_in_st.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:c2h_byp_out:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/c2h_byp_out.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/c2h_byp_out.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:dsc_crdt_in:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/dsc_crdt_in.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/dsc_crdt_in.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:h2c_byp_in_mm:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/h2c_byp_in_mm.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/h2c_byp_in_mm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:h2c_byp_in_st:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/h2c_byp_in_st.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/h2c_byp_in_st.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:h2c_byp_out:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/h2c_byp_out.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/h2c_byp_out.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:msix_vector_ctrl:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/msix_vector_ctrl.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/msix_vector_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:m_axis_h2c:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/m_axis_h2c.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/m_axis_h2c.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:ext_shared_logic:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:pcie_cfg_external_msix:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:st_rx_msg:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/st_rx_msg.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/st_rx_msg.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:s_axis_c2h:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/s_axis_c2h.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/s_axis_c2h.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:s_axis_c2h_cmpt:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/s_axis_cmpt.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/s_axis_cmpt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:tm_dsc_sts:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/tm_dsc_sts.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/tm_dsc_sts.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/usr_flr.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_irq:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/usr_irq.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/usr_irq.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/patches/AR72013_Vivado_2018_3_preliminary_rev2/vivado/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location 'c:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports.xml'
Command: synth_design -top SOL_ctrl -part xc7s75fgga676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 533.875 ; gain = 100.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SOL_ctrl' [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl.vhd:53]
	Parameter PRESENT bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl.vhd:45]
INFO: [Synth 8-3491] module 'SOL_ctrl_real' declared at 'D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl_real.vhd:30' bound to instance 'SOL_ctrl' of component 'SOL_ctrl_real' [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl.vhd:95]
INFO: [Synth 8-638] synthesizing module 'SOL_ctrl_real' [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl_real.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element resetn_reg was removed.  [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl_real.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'SOL_ctrl_real' (1#1) [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl_real.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'SOL_ctrl' (2#1) [D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new/SOL_ctrl.vhd:53]
WARNING: [Synth 8-3331] design SOL_ctrl_real has unconnected port vld_out
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 588.777 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 588.777 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 588.777 ; gain = 155.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s75fgga676-1
INFO: [Synth 8-5544] ROM "ena_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_loc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 588.777 ; gain = 155.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SOL_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SOL_ctrl_real 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SOL_ctrl has unconnected port vld_out
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     5|
|4     |LUT2   |     9|
|5     |LUT3   |    12|
|6     |LUT4   |    20|
|7     |LUT5   |    21|
|8     |LUT6   |    16|
|9     |FDRE   |    63|
|10    |FDSE   |    13|
|11    |IBUF   |    22|
|12    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   191|
|2     |  \R.SOL_ctrl  |SOL_ctrl_real |   163|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 733.988 ; gain = 300.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 831.777 ; gain = 409.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.777 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.runs/synth_1/SOL_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SOL_ctrl_utilization_synth.rpt -pb SOL_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 11:19:07 2020...
