<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FPGA\03-outsourced proj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\impl\gwsynthesis\cam2dvi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\FPGA\03-outsourced proj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\138K_PRO_DOCK.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\FPGA\03-outsourced proj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\TMDS_30HZ.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov  2 11:16:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>46565</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>29919</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>70</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>18</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>mem_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk </td>
<td>clk</td>
<td>memory_clk </td>
</tr>
<tr>
<td>3</td>
<td>video_clk</td>
<td>Generated</td>
<td>26.936</td>
<td>37.125
<td>0.000</td>
<td>13.468</td>
<td>clk </td>
<td>clk</td>
<td>video_clk </td>
</tr>
<tr>
<td>4</td>
<td>clk_x1</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk </td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>cmos0_vsync</td>
<td>Generated</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td>clk </td>
<td>clk</td>
<td>cmos0_vsync </td>
</tr>
<tr>
<td>6</td>
<td>cmos0_pclk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk </td>
<td>clk</td>
<td>cmos0_pclk </td>
</tr>
<tr>
<td>7</td>
<td>cmos1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos1_pclk_ibuf/I </td>
</tr>
<tr>
<td>8</td>
<td>cmos2_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos2_pclk_ibuf/I </td>
</tr>
<tr>
<td>9</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_8_16bit_inst/de_o_s0/Q </td>
</tr>
<tr>
<td>10</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_8_16bit_inst/de_o_s0/Q </td>
</tr>
<tr>
<td>11</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_8_16bit_inst/de_o_s0/Q </td>
</tr>
<tr>
<td>12</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.385</td>
<td>185.714
<td>0.000</td>
<td>2.692</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>88.731(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>video_clk</td>
<td>37.125(MHz)</td>
<td>116.903(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_x1</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">95.722(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>cmos0_vsync</td>
<td>1.000(MHz)</td>
<td>557.696(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>cmos0_pclk</td>
<td>100.000(MHz)</td>
<td>461.427(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>cmos1_pclk</td>
<td>100.000(MHz)</td>
<td>540.540(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>cmos2_pclk</td>
<td>100.000(MHz)</td>
<td>554.208(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>179.331(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>185.657(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>140.876(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>-17.087</td>
<td>70</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos0_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos0_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos2_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos2_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.447</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_12_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.043</td>
<td>10.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.441</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_13_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.052</td>
<td>10.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.428</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_75_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.035</td>
<td>10.399</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.424</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_85_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.083</td>
<td>10.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.419</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_91_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.112</td>
<td>10.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.416</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_15_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>10.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.411</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_79_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.093</td>
<td>10.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.397</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_86_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.083</td>
<td>10.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.395</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>10.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.394</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_238_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.381</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_16_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>10.269</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.379</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_9_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>10.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.371</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_8_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>10.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.371</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_10_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>10.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.371</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_11_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>10.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.368</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_123_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>10.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.368</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_155_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>10.347</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.358</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_22_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.064</td>
<td>10.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.347</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_204_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>10.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.345</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_206_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>10.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.339</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_0_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.337</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>10.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.334</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_62_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.035</td>
<td>10.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.315</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_188_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.052</td>
<td>10.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.311</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_220_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.098</td>
<td>10.345</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.157</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.195</td>
</tr>
<tr>
<td>2</td>
<td>0.191</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_128_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[2]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_92_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[2]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>4</td>
<td>0.197</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_139_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.235</td>
</tr>
<tr>
<td>5</td>
<td>0.197</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_136_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.235</td>
</tr>
<tr>
<td>6</td>
<td>0.211</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_160_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.258</td>
</tr>
<tr>
<td>7</td>
<td>0.212</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_143_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.251</td>
</tr>
<tr>
<td>8</td>
<td>0.212</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_28_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.258</td>
</tr>
<tr>
<td>9</td>
<td>0.212</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/ADB[6]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.246</td>
</tr>
<tr>
<td>10</td>
<td>0.216</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>11</td>
<td>0.216</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/ADB[5]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.229</td>
</tr>
<tr>
<td>12</td>
<td>0.216</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_32_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/DI[9]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>13</td>
<td>0.220</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_140_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.251</td>
</tr>
<tr>
<td>14</td>
<td>0.221</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/of_fifo_ctrl_inst/of_rbin_3_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/ADB[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.240</td>
</tr>
<tr>
<td>15</td>
<td>0.227</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3/Q</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2/ADA[9]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.255</td>
</tr>
<tr>
<td>16</td>
<td>0.228</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_3_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_4_s/ADB[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.254</td>
</tr>
<tr>
<td>17</td>
<td>0.232</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_3_s1/Q</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2/ADA[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.283</td>
</tr>
<tr>
<td>18</td>
<td>0.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_93_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.245</td>
</tr>
<tr>
<td>19</td>
<td>0.234</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_105_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[15]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.266</td>
</tr>
<tr>
<td>20</td>
<td>0.234</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_102_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.266</td>
</tr>
<tr>
<td>21</td>
<td>0.234</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[9]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.266</td>
</tr>
<tr>
<td>22</td>
<td>0.237</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_data_10_s0/Q</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/sdpb_inst_0/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.284</td>
</tr>
<tr>
<td>23</td>
<td>0.241</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3/Q</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_1/ADA[9]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.265</td>
</tr>
<tr>
<td>24</td>
<td>0.242</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_104_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.274</td>
</tr>
<tr>
<td>25</td>
<td>0.242</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_130_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[4]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.292</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.386</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_0_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk:[F]</td>
<td>5.000</td>
<td>0.718</td>
<td>1.569</td>
</tr>
<tr>
<td>2</td>
<td>2.386</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_1_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk:[F]</td>
<td>5.000</td>
<td>0.718</td>
<td>1.569</td>
</tr>
<tr>
<td>3</td>
<td>1.206</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.305</td>
<td>4.019</td>
</tr>
<tr>
<td>4</td>
<td>1.417</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.314</td>
<td>3.818</td>
</tr>
<tr>
<td>5</td>
<td>1.838</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.324</td>
<td>3.406</td>
</tr>
<tr>
<td>6</td>
<td>2.050</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.280</td>
<td>3.150</td>
</tr>
<tr>
<td>7</td>
<td>2.114</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.322</td>
<td>3.127</td>
</tr>
<tr>
<td>8</td>
<td>2.191</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>3.060</td>
</tr>
<tr>
<td>9</td>
<td>2.216</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.245</td>
<td>2.949</td>
</tr>
<tr>
<td>10</td>
<td>2.258</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rptr_5_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.322</td>
<td>2.717</td>
</tr>
<tr>
<td>11</td>
<td>2.261</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.290</td>
<td>2.949</td>
</tr>
<tr>
<td>12</td>
<td>2.350</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>2.901</td>
</tr>
<tr>
<td>13</td>
<td>2.364</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.339</td>
<td>2.628</td>
</tr>
<tr>
<td>14</td>
<td>2.364</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.339</td>
<td>2.628</td>
</tr>
<tr>
<td>15</td>
<td>2.409</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.314</td>
<td>2.825</td>
</tr>
<tr>
<td>16</td>
<td>2.433</td>
<td>mux_top_inst/algorithm_top_inst/cs_rise_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_0_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>0.281</td>
<td>1.994</td>
</tr>
<tr>
<td>17</td>
<td>2.433</td>
<td>mux_top_inst/algorithm_top_inst/cs_rise_s0/Q</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_1_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>0.281</td>
<td>1.994</td>
</tr>
<tr>
<td>18</td>
<td>2.435</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_5_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.324</td>
<td>2.809</td>
</tr>
<tr>
<td>19</td>
<td>2.452</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.254</td>
<td>2.722</td>
</tr>
<tr>
<td>20</td>
<td>2.463</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.314</td>
<td>2.772</td>
</tr>
<tr>
<td>21</td>
<td>2.528</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>0.342</td>
<td>1.838</td>
</tr>
<tr>
<td>22</td>
<td>2.528</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_0_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>0.342</td>
<td>1.838</td>
</tr>
<tr>
<td>23</td>
<td>2.584</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_1_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.322</td>
<td>2.657</td>
</tr>
<tr>
<td>24</td>
<td>2.598</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_4_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.357</td>
<td>2.679</td>
</tr>
<tr>
<td>25</td>
<td>2.600</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.406</td>
<td>2.726</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.610</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/start_s5/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.034</td>
<td>0.591</td>
</tr>
<tr>
<td>2</td>
<td>0.704</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_2_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.040</td>
<td>0.691</td>
</tr>
<tr>
<td>3</td>
<td>0.704</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_5_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.040</td>
<td>0.691</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_0_s4/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>0.677</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_4_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>0.677</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_7_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>0.677</td>
</tr>
<tr>
<td>7</td>
<td>0.741</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/stop_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.707</td>
</tr>
<tr>
<td>8</td>
<td>0.756</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_3_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.719</td>
</tr>
<tr>
<td>9</td>
<td>0.756</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_8_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.719</td>
</tr>
<tr>
<td>10</td>
<td>0.756</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_9_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.719</td>
</tr>
<tr>
<td>11</td>
<td>0.760</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.719</td>
</tr>
<tr>
<td>12</td>
<td>0.760</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.719</td>
</tr>
<tr>
<td>13</td>
<td>0.760</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_1_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.719</td>
</tr>
<tr>
<td>14</td>
<td>0.807</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.773</td>
</tr>
<tr>
<td>15</td>
<td>0.841</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>0.803</td>
</tr>
<tr>
<td>16</td>
<td>0.844</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.807</td>
</tr>
<tr>
<td>17</td>
<td>0.884</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.856</td>
</tr>
<tr>
<td>18</td>
<td>0.942</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_1_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.905</td>
</tr>
<tr>
<td>19</td>
<td>0.942</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_6_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.905</td>
</tr>
<tr>
<td>20</td>
<td>0.942</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.905</td>
</tr>
<tr>
<td>21</td>
<td>1.045</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/read_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.007</td>
</tr>
<tr>
<td>22</td>
<td>1.052</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.003</td>
</tr>
<tr>
<td>23</td>
<td>1.056</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.003</td>
</tr>
<tr>
<td>24</td>
<td>1.060</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>1.034</td>
</tr>
<tr>
<td>25</td>
<td>1.061</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>1.040</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-1.484</td>
<td>-1.234</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>-1.484</td>
<td>-1.234</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td>3</td>
<td>-1.478</td>
<td>-1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>-1.473</td>
<td>-1.223</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0</td>
</tr>
<tr>
<td>5</td>
<td>-1.473</td>
<td>-1.223</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>-1.473</td>
<td>-1.223</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td>7</td>
<td>-1.473</td>
<td>-1.223</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td>8</td>
<td>-1.473</td>
<td>-1.223</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>-1.473</td>
<td>-1.223</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>-1.471</td>
<td>-1.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.695</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[0][B]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>4.078</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R57C106[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_12_s1/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[3][B]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s10/I0</td>
</tr>
<tr>
<td>4.991</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C103[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s10/F</td>
</tr>
<tr>
<td>5.148</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C104[3][A]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s6/I1</td>
</tr>
<tr>
<td>5.439</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R56C104[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s6/F</td>
</tr>
<tr>
<td>5.626</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td>mux_top_inst/ddr_top_inst/usr4_ddr3_wr_p.data_req_Z_s2/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R54C104[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/usr4_ddr3_wr_p.data_req_Z_s2/F</td>
</tr>
<tr>
<td>7.159</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C114[1][A]</td>
<td>mux_top_inst/ddr_top_inst/usr3_ddr3_wr_p.data_req_Z_s0/I2</td>
</tr>
<tr>
<td>7.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C114[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/usr3_ddr3_wr_p.data_req_Z_s0/F</td>
</tr>
<tr>
<td>8.183</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C114[0][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>8.471</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R42C114[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>9.195</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C108[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>9.484</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R41C108[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>10.705</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C127[3][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/I0</td>
</tr>
<tr>
<td>11.024</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C127[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>11.151</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C127[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C127[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/F</td>
</tr>
<tr>
<td>12.032</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C126[3][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.rgraynext_8_s0/I1</td>
</tr>
<tr>
<td>12.351</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C126[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.rgraynext_8_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.400</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C128[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/n1193_s0/I0</td>
</tr>
<tr>
<td>13.346</td>
<td>0.595</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C128[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/n1193_s0/COUT</td>
</tr>
<tr>
<td>13.746</td>
<td>0.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C128[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>14.035</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C128[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>14.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C128[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.652</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C128[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>13.588</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C128[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.084, 39.495%; route: 5.874, 56.806%; tC2Q: 0.382, 3.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.431</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n137_s2/I2</td>
</tr>
<tr>
<td>14.010</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n137_s2/F</td>
</tr>
<tr>
<td>14.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.633</td>
<td>3.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_13_s0/CLK</td>
</tr>
<tr>
<td>13.569</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 46.828%; route: 5.108, 49.467%; tC2Q: 0.382, 3.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.633, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.381</td>
<td>3.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_75_s1/I3</td>
</tr>
<tr>
<td>10.960</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_75_s1/F</td>
</tr>
<tr>
<td>11.640</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[3][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_75_s/I1</td>
</tr>
<tr>
<td>11.959</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C124[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_75_s/F</td>
</tr>
<tr>
<td>13.468</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C92[1][A]</td>
<td>u_ddr3/gw3_top/n200_s0/I0</td>
</tr>
<tr>
<td>14.035</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C92[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n200_s0/F</td>
</tr>
<tr>
<td>14.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C92[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_75_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.671</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C92[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_75_s0/CLK</td>
</tr>
<tr>
<td>13.608</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C92[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 22.719%; route: 7.654, 73.603%; tC2Q: 0.382, 3.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_85_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.395</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.374</td>
<td>3.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_85_s1/I3</td>
</tr>
<tr>
<td>10.942</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_85_s1/F</td>
</tr>
<tr>
<td>11.596</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C116[3][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_85_s/I1</td>
</tr>
<tr>
<td>12.052</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C116[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_85_s/F</td>
</tr>
<tr>
<td>13.572</td>
<td>1.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[0][B]</td>
<td>u_ddr3/gw3_top/n190_s0/I0</td>
</tr>
<tr>
<td>14.079</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C90[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n190_s0/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_85_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.719</td>
<td>3.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[0][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_85_s0/CLK</td>
</tr>
<tr>
<td>13.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C90[0][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_85_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.401, 22.994%; route: 7.659, 73.344%; tC2Q: 0.382, 3.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.719, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_91_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_252_s3/I3</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_252_s3/F</td>
</tr>
<tr>
<td>9.871</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C133[0][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_91_s1/I0</td>
</tr>
<tr>
<td>10.450</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C133[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_91_s1/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C124[3][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_91_s/I1</td>
</tr>
<tr>
<td>11.507</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C124[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_91_s/F</td>
</tr>
<tr>
<td>13.536</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[1][A]</td>
<td>u_ddr3/gw3_top/n184_s0/I0</td>
</tr>
<tr>
<td>14.104</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C91[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n184_s0/F</td>
</tr>
<tr>
<td>14.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_91_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.748</td>
<td>3.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_91_s0/CLK</td>
</tr>
<tr>
<td>13.684</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C91[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_91_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.591, 24.755%; route: 7.494, 71.591%; tC2Q: 0.382, 3.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.748, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.431</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C124[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n135_s2/I2</td>
</tr>
<tr>
<td>13.979</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C124[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n135_s2/F</td>
</tr>
<tr>
<td>13.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.627</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C124[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.804, 46.667%; route: 5.108, 49.617%; tC2Q: 0.382, 3.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_79_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.373</td>
<td>3.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C134[0][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_79_s1/I3</td>
</tr>
<tr>
<td>10.661</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_79_s1/F</td>
</tr>
<tr>
<td>11.341</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_79_s/I1</td>
</tr>
<tr>
<td>11.849</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_79_s/F</td>
</tr>
<tr>
<td>13.509</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[2][A]</td>
<td>u_ddr3/gw3_top/n196_s0/I0</td>
</tr>
<tr>
<td>14.076</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C91[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n196_s0/F</td>
</tr>
<tr>
<td>14.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_79_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.729</td>
<td>3.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[2][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_79_s0/CLK</td>
</tr>
<tr>
<td>13.665</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C91[2][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_79_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 21.659%; route: 7.796, 74.677%; tC2Q: 0.382, 3.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.729, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_86_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.395</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.170</td>
<td>3.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[0][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_86_s1/I3</td>
</tr>
<tr>
<td>10.749</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C123[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_86_s1/F</td>
</tr>
<tr>
<td>11.169</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[2][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_86_s/I1</td>
</tr>
<tr>
<td>11.676</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C120[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_86_s/F</td>
</tr>
<tr>
<td>13.545</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[1][A]</td>
<td>u_ddr3/gw3_top/n189_s0/I0</td>
</tr>
<tr>
<td>14.052</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C90[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n189_s0/F</td>
</tr>
<tr>
<td>14.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_86_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.719</td>
<td>3.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_86_s0/CLK</td>
</tr>
<tr>
<td>13.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C90[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_86_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.464, 23.653%; route: 7.570, 72.675%; tC2Q: 0.382, 3.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.719, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.395</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.170</td>
<td>3.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_54_s1/I3</td>
</tr>
<tr>
<td>10.749</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_54_s1/F</td>
</tr>
<tr>
<td>11.169</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[3][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_54_s/I1</td>
</tr>
<tr>
<td>11.743</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C120[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_54_s/F</td>
</tr>
<tr>
<td>13.505</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C93[3][A]</td>
<td>u_ddr3/gw3_top/n28_s2/I1</td>
</tr>
<tr>
<td>13.961</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C93[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n28_s2/F</td>
</tr>
<tr>
<td>13.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C93[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C93[3][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0/CLK</td>
</tr>
<tr>
<td>13.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C93[3][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 24.007%; route: 7.464, 72.288%; tC2Q: 0.382, 3.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_238_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.001</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C134[0][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_238_s1/I3</td>
</tr>
<tr>
<td>10.290</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_238_s1/F</td>
</tr>
<tr>
<td>11.542</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C113[1][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_238_s/I3</td>
</tr>
<tr>
<td>12.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C113[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_238_s/F</td>
</tr>
<tr>
<td>13.387</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>u_ddr3/gw3_top/n423_s0/I0</td>
</tr>
<tr>
<td>13.966</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n423_s0/F</td>
</tr>
<tr>
<td>13.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_238_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_238_s0/CLK</td>
</tr>
<tr>
<td>13.572</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_238_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.344, 22.689%; route: 7.604, 73.608%; tC2Q: 0.382, 3.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.446</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n134_s5/I0</td>
</tr>
<tr>
<td>13.954</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n134_s5/F</td>
</tr>
<tr>
<td>13.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_16_s0/CLK</td>
</tr>
<tr>
<td>13.572</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.764, 46.391%; route: 5.122, 49.884%; tC2Q: 0.382, 3.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.679</td>
<td>3.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[1][A]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>4.061</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C104[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_9_s1/Q</td>
</tr>
<tr>
<td>4.241</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s12/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s12/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C109[3][B]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/I3</td>
</tr>
<tr>
<td>5.980</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C109[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/F</td>
</tr>
<tr>
<td>5.983</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C109[3][A]</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>6.530</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R56C109[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/F</td>
</tr>
<tr>
<td>6.891</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[0][A]</td>
<td>mux_top_inst/ddr_top_inst/usr1_ddr3_wr_p.data_req_Z_s0/I1</td>
</tr>
<tr>
<td>7.399</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C108[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/usr1_ddr3_wr_p.data_req_Z_s0/F</td>
</tr>
<tr>
<td>8.338</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[3][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>8.656</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R63C113[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>9.353</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>9.641</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>9.821</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[3][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/I0</td>
</tr>
<tr>
<td>10.278</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C120[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>10.283</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R63C120[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[3][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rgraynext_8_s0/I1</td>
</tr>
<tr>
<td>11.696</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C116[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rgraynext_8_s0/F</td>
</tr>
<tr>
<td>12.105</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C118[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/n1193_s0/I0</td>
</tr>
<tr>
<td>12.666</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C118[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/n1193_s0/COUT</td>
</tr>
<tr>
<td>13.688</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>13.976</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>13.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>13.597</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C113[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.679, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.085, 49.381%; route: 4.830, 46.905%; tC2Q: 0.382, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.451</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s2/I0</td>
</tr>
<tr>
<td>13.959</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s2/F</td>
</tr>
<tr>
<td>13.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.652</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_8_s0/CLK</td>
</tr>
<tr>
<td>13.588</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.764, 46.368%; route: 5.127, 49.909%; tC2Q: 0.382, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.451</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n140_s2/I0</td>
</tr>
<tr>
<td>13.959</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n140_s2/F</td>
</tr>
<tr>
<td>13.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.652</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_10_s0/CLK</td>
</tr>
<tr>
<td>13.588</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.764, 46.368%; route: 5.127, 49.909%; tC2Q: 0.382, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.451</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n139_s2/I2</td>
</tr>
<tr>
<td>13.959</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n139_s2/F</td>
</tr>
<tr>
<td>13.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.652</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_11_s0/CLK</td>
</tr>
<tr>
<td>13.588</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.764, 46.368%; route: 5.127, 49.909%; tC2Q: 0.382, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.395</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>9.821</td>
<td>3.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C133[0][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_123_s1/I3</td>
</tr>
<tr>
<td>10.110</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_123_s1/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[2][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_123_s/I1</td>
</tr>
<tr>
<td>11.226</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C127[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_123_s/F</td>
</tr>
<tr>
<td>13.413</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[1][B]</td>
<td>u_ddr3/gw3_top/n152_s0/I0</td>
</tr>
<tr>
<td>13.980</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C84[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n152_s0/F</td>
</tr>
<tr>
<td>13.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_123_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.676</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_123_s0/CLK</td>
</tr>
<tr>
<td>13.612</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C84[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.294, 22.175%; route: 7.668, 74.127%; tC2Q: 0.382, 3.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_155_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.395</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.587</td>
<td>4.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_155_s1/I3</td>
</tr>
<tr>
<td>11.154</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_155_s1/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_155_s/I1</td>
</tr>
<tr>
<td>11.736</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_155_s/F</td>
</tr>
<tr>
<td>13.476</td>
<td>1.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C81[1][A]</td>
<td>u_ddr3/gw3_top/n313_s0/I0</td>
</tr>
<tr>
<td>13.983</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C81[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n313_s0/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C81[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_155_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.679</td>
<td>3.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C81[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_155_s0/CLK</td>
</tr>
<tr>
<td>13.615</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C81[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_155_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 24.391%; route: 7.441, 71.912%; tC2Q: 0.382, 3.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.679, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.348</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n128_s2/I2</td>
</tr>
<tr>
<td>13.915</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n128_s2/F</td>
</tr>
<tr>
<td>13.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.621</td>
<td>3.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_22_s0/CLK</td>
</tr>
<tr>
<td>13.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.824, 47.153%; route: 5.024, 49.108%; tC2Q: 0.382, 3.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.621, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_204_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.001</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C135[3][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_204_s1/I3</td>
</tr>
<tr>
<td>10.293</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C135[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_204_s1/F</td>
</tr>
<tr>
<td>11.768</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C110[3][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_204_s/I3</td>
</tr>
<tr>
<td>12.315</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C110[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_204_s/F</td>
</tr>
<tr>
<td>13.420</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[1][B]</td>
<td>u_ddr3/gw3_top/n457_s0/I0</td>
</tr>
<tr>
<td>13.927</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C96[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n457_s0/F</td>
</tr>
<tr>
<td>13.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_204_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.644</td>
<td>3.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_204_s0/CLK</td>
</tr>
<tr>
<td>13.581</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C96[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_204_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.244, 21.803%; route: 7.665, 74.481%; tC2Q: 0.382, 3.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.644, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_206_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.001</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C135[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_206_s1/I3</td>
</tr>
<tr>
<td>10.290</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C135[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_206_s1/F</td>
</tr>
<tr>
<td>11.595</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C113[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_206_s/I3</td>
</tr>
<tr>
<td>12.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C113[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_206_s/F</td>
</tr>
<tr>
<td>13.453</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][B]</td>
<td>u_ddr3/gw3_top/n455_s0/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n455_s0/F</td>
</tr>
<tr>
<td>13.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_206_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.679</td>
<td>3.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_206_s0/CLK</td>
</tr>
<tr>
<td>13.615</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C96[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_206_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 21.903%; route: 7.680, 74.392%; tC2Q: 0.382, 3.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.679, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_3_s0/CLK</td>
</tr>
<tr>
<td>4.068</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_3_s0/Q</td>
</tr>
<tr>
<td>4.221</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n146_s3/I3</td>
</tr>
<tr>
<td>4.795</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C130[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n146_s3/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n145_s3/I1</td>
</tr>
<tr>
<td>5.806</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n145_s3/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n142_s4/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n142_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n138_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n138_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n132_s3/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n132_s3/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_3_s11/I0</td>
</tr>
<tr>
<td>10.449</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_3_s11/F</td>
</tr>
<tr>
<td>10.624</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[3][A]</td>
<td>mux_top_inst/hdmi_rd_inst/ns_0_s7/I0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C134[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/ns_0_s7/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[0][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n93_s0/I1</td>
</tr>
<tr>
<td>12.226</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[0][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R66C134[0][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>12.276</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C134[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>12.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>12.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R66C134[1][B]</td>
<td>mux_top_inst/hdmi_rd_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>12.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>13.671</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[2][A]</td>
<td>mux_top_inst/hdmi_rd_inst/n150_s2/I1</td>
</tr>
<tr>
<td>13.960</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C130[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/n150_s2/F</td>
</tr>
<tr>
<td>13.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/time_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[2][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_0_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C130[2][A]</td>
<td>mux_top_inst/hdmi_rd_inst/time_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.545, 44.234%; route: 5.347, 52.044%; tC2Q: 0.382, 3.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.395</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.584</td>
<td>4.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_150_s1/I3</td>
</tr>
<tr>
<td>11.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_150_s1/F</td>
</tr>
<tr>
<td>11.094</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[2][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_150_s/I1</td>
</tr>
<tr>
<td>11.673</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_150_s/F</td>
</tr>
<tr>
<td>13.451</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C81[2][B]</td>
<td>u_ddr3/gw3_top/n318_s0/I0</td>
</tr>
<tr>
<td>13.958</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C81[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n318_s0/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C81[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C81[2][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C81[2][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.464, 23.869%; route: 7.476, 72.425%; tC2Q: 0.382, 3.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_252_s3/I3</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_252_s3/F</td>
</tr>
<tr>
<td>9.871</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C134[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_62_s1/I0</td>
</tr>
<tr>
<td>10.450</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C134[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_62_s1/F</td>
</tr>
<tr>
<td>11.207</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C122[3][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_62_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C122[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_62_s/F</td>
</tr>
<tr>
<td>13.652</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C92[0][B]</td>
<td>u_ddr3/gw3_top/n20_s0/I0</td>
</tr>
<tr>
<td>13.941</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C92[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n20_s0/F</td>
</tr>
<tr>
<td>13.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C92[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.671</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C92[0][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_62_s0/CLK</td>
</tr>
<tr>
<td>13.608</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C92[0][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 22.441%; route: 7.610, 73.848%; tC2Q: 0.382, 3.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_188_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>9.674</td>
<td>3.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C133[3][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_188_s1/I3</td>
</tr>
<tr>
<td>9.965</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C133[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_188_s1/F</td>
</tr>
<tr>
<td>11.479</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C111[2][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_188_s/I3</td>
</tr>
<tr>
<td>11.767</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C111[2][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_188_s/F</td>
</tr>
<tr>
<td>13.432</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C78[1][B]</td>
<td>u_ddr3/gw3_top/n280_s0/I0</td>
</tr>
<tr>
<td>13.940</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C78[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n280_s0/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C78[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_188_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.688</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C78[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_188_s0/CLK</td>
</tr>
<tr>
<td>13.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C78[1][B]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_188_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.985, 19.265%; route: 7.936, 77.023%; tC2Q: 0.382, 3.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.688, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_220_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.636</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/cs_5_s0/CLK</td>
</tr>
<tr>
<td>4.019</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>142</td>
<td>R49C105[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/ddr_top_inst/cs_5_s0/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[1][A]</td>
<td>mux_top_inst/ddr_top_inst/n4333_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C108[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n4333_s3/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C105[3][A]</td>
<td>mux_top_inst/ddr_top_inst/n1592_s14/I2</td>
</tr>
<tr>
<td>6.423</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>275</td>
<td>R41C105[3][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/n1592_s14/F</td>
</tr>
<tr>
<td>10.001</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C135[2][A]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_220_s1/I3</td>
</tr>
<tr>
<td>10.290</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C135[2][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_220_s1/F</td>
</tr>
<tr>
<td>11.804</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C110[0][B]</td>
<td>mux_top_inst/ddr_top_inst/wr_data_220_s/I3</td>
</tr>
<tr>
<td>12.382</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C110[0][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/ddr_top_inst/wr_data_220_s/F</td>
</tr>
<tr>
<td>13.474</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C85[1][A]</td>
<td>u_ddr3/gw3_top/n441_s0/I0</td>
</tr>
<tr>
<td>13.981</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C85[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/n441_s0/F</td>
</tr>
<tr>
<td>13.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C85[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/gwmc_app_wdf_wdata_220_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.734</td>
<td>3.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C85[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_220_s0/CLK</td>
</tr>
<tr>
<td>13.671</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C85[1][A]</td>
<td>u_ddr3/gw3_top/gwmc_app_wdf_wdata_220_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 21.967%; route: 7.690, 74.335%; tC2Q: 0.382, 3.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.734, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C93[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0/CLK</td>
</tr>
<tr>
<td>1.548</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C93[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.445</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_128_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C84[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_128_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C84[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_128_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.445</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.506%; tC2Q: 0.141, 59.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_92_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C89[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_92_s0/CLK</td>
</tr>
<tr>
<td>1.549</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C89[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_92_s0/Q</td>
</tr>
<tr>
<td>1.643</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_139_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C93[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_139_s0/CLK</td>
</tr>
<tr>
<td>1.548</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C93[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_139_s0/Q</td>
</tr>
<tr>
<td>1.642</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.445</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_136_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C93[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_136_s0/CLK</td>
</tr>
<tr>
<td>1.548</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C93[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_136_s0/Q</td>
</tr>
<tr>
<td>1.642</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.445</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_160_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_160_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R66C69[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_160_s0/Q</td>
</tr>
<tr>
<td>1.657</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/CLKA</td>
</tr>
<tr>
<td>1.446</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_143_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.411</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C66[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_143_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C66[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_143_s0/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R82[13]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[13]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[13]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.110, 43.825%; tC2Q: 0.141, 56.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.404</td>
<td>1.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C84[3][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_28_s0/CLK</td>
</tr>
<tr>
<td>1.545</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C84[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_28_s0/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.404, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C113[1][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R63C113[1][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_1_s0/Q</td>
</tr>
<tr>
<td>1.663</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.416</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>1.451</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.102, 41.463%; tC2Q: 0.144, 58.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C89[3][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0/CLK</td>
</tr>
<tr>
<td>1.549</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C89[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0/Q</td>
</tr>
<tr>
<td>1.666</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C48[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.572</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R57C48[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>0.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[9]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.088, 38.428%; tC2Q: 0.141, 61.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.404</td>
<td>1.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C68[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_32_s0/CLK</td>
</tr>
<tr>
<td>1.545</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C68[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_32_s0/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s/CLKA</td>
</tr>
<tr>
<td>1.446</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.404, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_140_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_140_s0/CLK</td>
</tr>
<tr>
<td>1.555</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_140_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.445</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.110, 43.825%; tC2Q: 0.141, 56.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/of_fifo_ctrl_inst/of_rbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.433</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C65[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/of_fifo_ctrl_inst/of_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R58C65[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/of_fifo_ctrl_inst/of_rbin_3_s0/Q</td>
</tr>
<tr>
<td>1.673</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKB</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 41.250%; tC2Q: 0.141, 58.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.425</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[2][B]</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R42C120[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.416</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.111, 43.529%; tC2Q: 0.144, 56.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[3][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R63C119[3][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_3_s0/Q</td>
</tr>
<tr>
<td>1.671</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_4_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>1.443</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.113, 44.488%; tC2Q: 0.141, 55.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.402</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[0][B]</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_3_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R48C122[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/ram_wr_addr_3_s1/Q</td>
</tr>
<tr>
<td>1.685</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.416</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 50.177%; tC2Q: 0.141, 49.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_93_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C70[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_93_s0/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C70[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_93_s0/Q</td>
</tr>
<tr>
<td>1.679</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.446</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 41.224%; tC2Q: 0.144, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_105_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C90[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_105_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C90[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_105_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 46.992%; tC2Q: 0.141, 53.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_102_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C90[3][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_102_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C90[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_102_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 46.992%; tC2Q: 0.141, 53.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.414</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C45[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_9_s0/CLK</td>
</tr>
<tr>
<td>1.555</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C45[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_9_s0/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.446</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 46.992%; tC2Q: 0.141, 53.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.406</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/ram_wr_data_10_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/buffer_line/sdpb_inst_0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.416</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 49.296%; tC2Q: 0.144, 50.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.425</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[2][B]</td>
<td>mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R42C120[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/ram_wr_addr_4_s3/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_1/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.449</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>mux_top_inst/algorithm_top_inst/buffer_line/gowin_add_SDPB_sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 45.660%; tC2Q: 0.144, 54.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_104_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_104_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C98[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_104_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.450</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 48.540%; tC2Q: 0.141, 51.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_130_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.395</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C84[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_130_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C84[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_130_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>0.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.445</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.712%; tC2Q: 0.141, 48.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.668</td>
<td>3.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C103[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0/CLK</td>
</tr>
<tr>
<td>4.051</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C103[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0/Q</td>
</tr>
<tr>
<td>4.202</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C103[1][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_reset_s0/I1</td>
</tr>
<tr>
<td>4.620</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R62C103[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_reset_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C109[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R63C103[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_8_16bit_inst/de_o_s0/Q</td>
</tr>
<tr>
<td>7.950</td>
<td>2.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C109[0][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>7.915</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.623</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C109[0][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.718</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 26.614%; route: 0.769, 49.004%; tC2Q: 0.382, 24.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.668</td>
<td>3.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C103[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0/CLK</td>
</tr>
<tr>
<td>4.051</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C103[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_rd_en_rst_s0/Q</td>
</tr>
<tr>
<td>4.202</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C103[1][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_reset_s0/I1</td>
</tr>
<tr>
<td>4.620</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R62C103[1][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/fifo_reset_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C109[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R63C103[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_8_16bit_inst/de_o_s0/Q</td>
</tr>
<tr>
<td>7.950</td>
<td>2.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C109[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.915</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.623</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C109[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.718</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 26.614%; route: 0.769, 49.004%; tC2Q: 0.382, 24.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>3.576</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[30]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.645</td>
<td>3.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.565</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[30]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.576, 88.989%; tC2Q: 0.442, 11.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.645, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>3.375</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[29][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.375, 88.409%; tC2Q: 0.442, 11.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.746</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[29][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.964, 87.009%; tC2Q: 0.442, 12.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.306</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.749</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R67C117[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.456</td>
<td>2.708</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.587</td>
<td>3.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.507</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.708, 85.952%; tC2Q: 0.442, 14.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.587, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.460</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 85.851%; tC2Q: 0.442, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.393</td>
<td>2.618</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 85.539%; tC2Q: 0.442, 14.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.281</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[33][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.577</td>
<td>3.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[33][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.497</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[33][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.506, 84.994%; tC2Q: 0.442, 15.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.577, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.056</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C111[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>13.314</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C111[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 83.711%; tC2Q: 0.442, 16.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.306</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.749</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R67C117[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.255</td>
<td>2.506</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[31][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.596</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.516</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.506, 84.994%; tC2Q: 0.442, 15.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.596, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.234</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.459, 84.748%; tC2Q: 0.442, 15.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>2.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C108[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.671</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C108[2][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>13.324</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C108[2][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.185, 83.159%; tC2Q: 0.442, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>2.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C108[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.671</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C108[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>13.324</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C108[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.185, 83.159%; tC2Q: 0.442, 16.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.165</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.382, 84.336%; tC2Q: 0.442, 15.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/algorithm_top_inst/cs_rise_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[1][A]</td>
<td>mux_top_inst/algorithm_top_inst/cs_rise_s0/CLK</td>
</tr>
<tr>
<td>4.013</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R48C131[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/cs_rise_s0/Q</td>
</tr>
<tr>
<td>4.878</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C133[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/fifo_rst_s0/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C133[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/fifo_rst_s0/F</td>
</tr>
<tr>
<td>5.624</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.350</td>
<td>3.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[2][B]</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>8.057</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[2][B]</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 20.940%; route: 1.194, 59.875%; tC2Q: 0.382, 19.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/algorithm_top_inst/cs_rise_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[1][A]</td>
<td>mux_top_inst/algorithm_top_inst/cs_rise_s0/CLK</td>
</tr>
<tr>
<td>4.013</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R48C131[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/algorithm_top_inst/cs_rise_s0/Q</td>
</tr>
<tr>
<td>4.878</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C133[1][A]</td>
<td>mux_top_inst/hdmi_rd_inst/fifo_rst_s0/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C133[1][A]</td>
<td style=" background: #97FFFF;">mux_top_inst/hdmi_rd_inst/fifo_rst_s0/F</td>
</tr>
<tr>
<td>5.624</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.350</td>
<td>3.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.057</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C131[2][A]</td>
<td>mux_top_inst/hdmi_rd_inst/hdmi_buffer/fifo_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 20.940%; route: 1.194, 59.875%; tC2Q: 0.382, 19.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.148</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R82[24]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_5_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[24]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[24]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.366, 84.246%; tC2Q: 0.442, 15.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.055</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[32]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.587</td>
<td>3.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[32]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.507</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[32]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.280, 83.747%; tC2Q: 0.442, 16.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.587, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.340</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C107[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.782</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R62C107[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 84.034%; tC2Q: 0.442, 15.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C119[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0/CLK</td>
</tr>
<tr>
<td>4.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R69C119[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0/Q</td>
</tr>
<tr>
<td>4.648</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[3][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/fifo_reset_s0/I0</td>
</tr>
<tr>
<td>5.069</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C115[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/fifo_reset_s0/F</td>
</tr>
<tr>
<td>5.486</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.306</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.014</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 22.925%; route: 1.034, 56.259%; tC2Q: 0.382, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.306, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C119[0][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0/CLK</td>
</tr>
<tr>
<td>4.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R69C119[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/vsync_fall_s0/Q</td>
</tr>
<tr>
<td>4.648</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[3][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/fifo_reset_s0/I0</td>
</tr>
<tr>
<td>5.069</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R69C115[3][B]</td>
<td style=" background: #97FFFF;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/fifo_reset_s0/F</td>
</tr>
<tr>
<td>5.486</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.306</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>8.014</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C117[2][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 22.925%; route: 1.034, 56.259%; tC2Q: 0.382, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.306, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.333</td>
<td>3.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C127[1][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.775</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R45C127[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.990</td>
<td>2.215</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[22]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.332, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.215, 83.349%; tC2Q: 0.442, 16.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.306</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.749</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R67C117[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.985</td>
<td>2.236</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R82[27][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_4_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[27][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[27][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.236, 83.481%; tC2Q: 0.442, 16.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.306</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.749</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R67C117[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.032</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[18][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.712</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.632</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.769%; tC2Q: 0.442, 16.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.712, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.332</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C136[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/start_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.776</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C136[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>2.723</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C136[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 75.635%; tC2Q: 0.144, 24.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.336%; route: 2.100, 75.664%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C135[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.781</td>
<td>2.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C135[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>2.728</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C135[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.547, 79.161%; tC2Q: 0.144, 20.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.285%; route: 2.106, 75.715%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C135[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.781</td>
<td>2.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C135[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>2.728</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C135[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.547, 79.161%; tC2Q: 0.144, 20.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.285%; route: 2.106, 75.715%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.418</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>2.708</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C135[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 78.730%; tC2Q: 0.144, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.464%; route: 2.086, 75.536%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.418</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>2.708</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 78.730%; tC2Q: 0.144, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.464%; route: 2.086, 75.536%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.418</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>2.708</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C135[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 78.730%; tC2Q: 0.144, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.464%; route: 2.086, 75.536%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.448</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C139[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/stop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.760</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C139[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/stop_s1/CLK</td>
</tr>
<tr>
<td>2.707</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C139[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.563, 79.632%; tC2Q: 0.144, 20.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.475%; route: 2.085, 75.525%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C136[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C136[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_9_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C136[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.753</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_3_s0/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C137[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.535%; route: 2.078, 75.465%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[0][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.753</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C137[0][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.535%; route: 2.078, 75.465%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.461</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.753</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_1_s2/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C137[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.535%; route: 2.078, 75.465%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.514</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.760</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>2.707</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C135[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.629, 81.371%; tC2Q: 0.144, 18.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.475%; route: 2.085, 75.525%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/ack_in_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.544</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C142[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.756</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C142[2][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLK</td>
</tr>
<tr>
<td>2.703</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C142[2][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/ack_in_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 82.067%; tC2Q: 0.144, 17.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.510%; route: 2.081, 75.490%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.549</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.663, 82.156%; tC2Q: 0.144, 17.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.497%; route: 2.082, 75.503%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.597</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C137[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.766</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C137[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>2.714</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C137[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 83.178%; tC2Q: 0.144, 16.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.417%; route: 2.091, 75.583%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C142[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C142[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C142[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 84.088%; tC2Q: 0.144, 15.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C142[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C142[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C142[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 84.088%; tC2Q: 0.144, 15.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C142[1][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C142[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C142[1][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 84.088%; tC2Q: 0.144, 15.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C138[2][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/read_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.756</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C138[2][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/read_s1/CLK</td>
</tr>
<tr>
<td>2.703</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C138[2][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 85.700%; tC2Q: 0.144, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.510%; route: 2.081, 75.490%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.744</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C140[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.746</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C140[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>2.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C140[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 85.643%; tC2Q: 0.144, 14.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.604%; route: 2.070, 75.396%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.744</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>2.688</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C137[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 85.643%; tC2Q: 0.144, 14.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[2][B]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R66C136[2][B]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C141[0][A]</td>
<td style=" font-weight:bold;">mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>229</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.768</td>
<td>2.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C141[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>2.715</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C141[0][A]</td>
<td>mux_top_inst/sensor_top_inst/i2c_config_top_inst/i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 86.074%; tC2Q: 0.144, 13.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.402%; route: 2.093, 75.598%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.551</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R49C66[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.805</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C56[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.953</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R49C56[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7145</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C46[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 14.231%; route: 0.748, 71.923%; tC2Q: 0.144, 13.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.234</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.011</td>
<td>4.805</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.777</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.234</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.011</td>
<td>4.805</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.777</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.999</td>
<td>4.793</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.771</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.986</td>
<td>4.780</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.763</td>
<td>2.087</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.977</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.977</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.977</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.977</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.977</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.471</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.979</td>
<td>4.773</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>7145</td>
<td>dma_clk</td>
<td>-0.447</td>
<td>3.756</td>
</tr>
<tr>
<td>345</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/eye_calib_start_rr</td>
<td>5.762</td>
<td>2.496</td>
</tr>
<tr>
<td>337</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_internal_rr</td>
<td>4.499</td>
<td>4.485</td>
</tr>
<tr>
<td>322</td>
<td>u_ddr3/gw3_top/eye_calib_start_rr[0]</td>
<td>6.299</td>
<td>2.690</td>
</tr>
<tr>
<td>292</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqsts1</td>
<td>6.704</td>
<td>2.347</td>
</tr>
<tr>
<td>291</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqs_reg</td>
<td>6.297</td>
<td>2.670</td>
</tr>
<tr>
<td>281</td>
<td>mux_top_inst/n2068_20</td>
<td>3.783</td>
<td>3.490</td>
</tr>
<tr>
<td>275</td>
<td>mux_top_inst/ddr_top_inst/n1592_19</td>
<td>-0.429</td>
<td>4.428</td>
</tr>
<tr>
<td>275</td>
<td>mux_top_inst/ddr_top_inst/n2068_18</td>
<td>0.788</td>
<td>2.693</td>
</tr>
<tr>
<td>275</td>
<td>mux_top_inst/ddr_top_inst/wr_data_252_7</td>
<td>-0.419</td>
<td>3.955</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C63</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C127</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C74</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C149</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C116</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name mem_clk -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 8 [get_nets {memory_clk}] </td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name video_clk -source [get_ports {clk}] -master_clock clk -divide_by 400 -multiply_by 297 [get_nets {video_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_x1 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 [get_pins {u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name cmos0_vsync -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 1 -duty_cycle 50 [get_ports {cmos0_vsync}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name cmos0_pclk -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -duty_cycle 50 [get_ports {cmos0_pclk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {video_clk}] -group [get_clocks {clk_x1}] -group [get_clocks {mem_clk}] -group [get_clocks {cmos0_pclk}]  </td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
