<?xml version="1.0" encoding="UTF-8"?>
<!-- Copyright (C) 2016-2021 by Arm Limited. All rights reserved. -->

<pmus version="2">
    <!--
      pmu element: Identifies a CPU PMU
      =================================
      id            A unique identifier for the record, *should* be the name used by perf (case insensitive) in /sys/bus/event_source/devices/ if it is known.
      counter_set   The name of the counters set (without _cnt suffix) in events.xml to use for this core.
                    Optional. Defaults to same value as the 'id' field if not set.
      cpuid         The Implementer and Primary part number from the Main ID Register.
                    Alternatively, where multiple cpuids exist for what is effectively the same CPU, then nested
                    <cpuid id="XXX" /> elements are supported.
      core_name     The human readable name shown in Streamline
      dt_name       The name used in the device tree (optional)
      pmnc_counters The number of events that can be selected simultaneously
      profile       The architecture profile the processor supports. Only required for <pmu> entries. Choices are:
                        6m      ARMv6-M
                        7m      ARMv7-M
                        8m      ARMv8-M
                        7r      ARMv7-R
                        8r      ARMv8-R
                        6a      ARMv6 (not ARMv6-M)
                        7a      ARMv7-A
                        8a      ARMv8-A
      spe           The name of the SPE events descriptor associated with the PMU. By default armv8.2_spe (the Arm V8.2 architectural events only) is used if
                    SPE is detected on the target. Specifying something else here allows for more detailed set of properties to be used instead.

      uncore_pmu element: Identifies an Uncore PMU
      ============================================
      id                    A unique identifier for the record, *should* be the name used by perf (case insensitive) in /sys/bus/event_source/devices/ if it is known.
      counter_set           The name of the counters set in events.xml to use for this core.
                            Optional. Defaults to same value as the 'core_name' field if not set.
      core_name             The human readable name shown in Streamline
      pmnc_counters         The number of events that can be selected simultaneously
      has_cycles_counter    Boolean value indicating whether or not the PMU supports a cycle counter event in addition to normal counter set.
                            Optional. Defaults to 'yes'.

      Adding a line in this file allows gatord to identify the PMU. A corresponding events-*.xml file should also be added to associate events with that PMU.
    -->

    <!-- =========================== PMUS =========================== -->

    <!-- Arm -->
    <pmu counter_set="DWT" id="ARMv7M_Cortex_M3" cpuid="0x41c23" core_name="Cortex-M3" pmnc_counters="6" profile="7m"/>
    <pmu counter_set="DWT" id="ARMv7M_Cortex_M4" cpuid="0x41c24" core_name="Cortex-M4" pmnc_counters="6" profile="7m"/>
    <pmu counter_set="DWT" id="ARMv7M_Cortex_M7" cpuid="0x41c27" core_name="Cortex-M7" pmnc_counters="6" profile="7m"/>
    <pmu counter_set="DWT" id="ARMv8M_Cortex_M33" cpuid="0x41d21" core_name="Cortex-M33" pmnc_counters="6" profile="8m"/>
    <pmu counter_set="DWT" id="ARMv8M_Cortex_M55" cpuid="0x41d22" core_name="Cortex-M55" pmnc_counters="6" profile="8m"/>

    <pmu id="ARMv7R_Cortex_R4" cpuid="0x41c14" core_name="Cortex-R4" dt_name="arm,cortex-r4" pmnc_counters="3" profile="7r"/>
    <pmu id="ARMv7R_Cortex_R5" cpuid="0x41c15" core_name="Cortex-R5" dt_name="arm,cortex-r5" pmnc_counters="3" profile="7r"/>
    <pmu id="ARMv7R_Cortex_R7" cpuid="0x41c17" core_name="Cortex-R7" dt_name="arm,cortex-r7" pmnc_counters="8" profile="7r"/>
    <pmu id="ARMv7R_Cortex_R8" cpuid="0x41c18" core_name="Cortex-R8" dt_name="arm,cortex-r8" pmnc_counters="8" profile="7r"/>
    <pmu id="ARMv8R_Cortex_R52" cpuid="0x41d13" core_name="Cortex-R52" dt_name="arm,cortex-r52" pmnc_counters="4" profile="8r"/>
    <pmu id="ARMv8R_Cortex_R82" cpuid="0x41d15" core_name="Cortex-R82" dt_name="arm,cortex-r82" pmnc_counters="6" profile="8r"/>

    <pmu counter_set="ARM_ARM11" id="ARMv6_1136" cpuid="0x41b36" core_name="ARM1136" dt_name="arm,arm1136" pmnc_counters="3" profile="6a"/>
    <pmu counter_set="ARM_ARM11" id="ARMv6_1156" cpuid="0x41b56" core_name="ARM1156" dt_name="arm,arm1156" pmnc_counters="3" profile="6a"/>
    <pmu counter_set="ARM_ARM11" id="ARMv6_1176" cpuid="0x41b76" core_name="ARM1176" dt_name="arm,arm1176" pmnc_counters="3" profile="6a"/>
    <pmu counter_set="ARM_ARM11MPCore" id="ARMv6_11mpcore" cpuid="0x41b02" core_name="ARM11MPCore" dt_name="arm,arm11mpcore" pmnc_counters="3" profile="6a"/>

    <pmu id="ARMv7_Cortex_A5" cpuid="0x41c05" core_name="Cortex-A5" dt_name="arm,cortex-a5" pmnc_counters="2" profile="7a"/>
    <pmu id="ARMv7_Cortex_A7" cpuid="0x41c07" core_name="Cortex-A7" dt_name="arm,cortex-a7" pmnc_counters="4" profile="7a"/>
    <pmu id="ARMv7_Cortex_A8" cpuid="0x41c08" core_name="Cortex-A8" dt_name="arm,cortex-a8" pmnc_counters="4" profile="7a"/>
    <pmu id="ARMv7_Cortex_A9" cpuid="0x41c09" core_name="Cortex-A9" dt_name="arm,cortex-a9" pmnc_counters="6" profile="7a"/>
    <pmu id="ARMv7_Cortex_A15" cpuid="0x41c0f" core_name="Cortex-A15" dt_name="arm,cortex-a15" pmnc_counters="6" profile="7a"/>
    <pmu counter_set="ARMv7_Cortex_A17" id="ARMv7_Cortex_A12" cpuid="0x41c0d" core_name="Cortex-A17" dt_name="arm,cortex-a12" pmnc_counters="6" profile="7a"/>
    <pmu id="ARMv7_Cortex_A17" cpuid="0x41c0e" core_name="Cortex-A17" dt_name="arm,cortex-a17" pmnc_counters="6" profile="7a"/>

    <pmu id="ARMv8_Cortex_A32" cpuid="0x41d01" core_name="Cortex-A32" dt_name="arm,cortex-a32" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A34" cpuid="0x41d02" core_name="Cortex-A34" dt_name="arm,cortex-a34" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A35" cpuid="0x41d04" core_name="Cortex-A35" dt_name="arm,cortex-a35" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A53" cpuid="0x41d03" core_name="Cortex-A53" dt_name="arm,cortex-a53" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A55" cpuid="0x41d05" core_name="Cortex-A55" dt_name="arm,cortex-a55" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A57" cpuid="0x41d07" core_name="Cortex-A57" dt_name="arm,cortex-a57" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A72" cpuid="0x41d08" core_name="Cortex-A72" dt_name="arm,cortex-a72" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A73" cpuid="0x41d09" core_name="Cortex-A73" dt_name="arm,cortex-a73" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A75" cpuid="0x41d0a" core_name="Cortex-A75" dt_name="arm,cortex-a75" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A76" cpuid="0x41d0b" core_name="Cortex-A76" dt_name="arm,cortex-a76" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A77" cpuid="0x41d0d" core_name="Cortex-A77" dt_name="arm,cortex-a77" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Cortex_A78" cpuid="0x41d41" core_name="Cortex-A78" dt_name="arm,cortex-a78" pmnc_counters="6" profile="8a" spe="arm_cortex_a78_spe_pmu"/>

    <pmu id="ARMv8_Cortex_A65AE" cpuid="0x41d43" core_name="Cortex-A65AE" dt_name="arm,cortex-a65" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A65AE" id="ARMv8_Cortex_A65" cpuid="0x41d06" core_name="Cortex-A65" dt_name="arm,cortex-a65" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A76" id="ARMv8_Cortex_A76AE" cpuid="0x41d0e" core_name="Cortex-A76AE" dt_name="arm,cortex-a76" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A78" id="ARMv8_Cortex_A78AE" cpuid="0x41d42" core_name="Cortex-A78AE" dt_name="arm,cortex-a78" pmnc_counters="6" profile="8a" spe="arm_cortex_a78_spe_pmu"/>

    <pmu counter_set="ARMv8_Cortex_A78" id="ARMv8_Cortex_A78C" cpuid="0x41d4b" core_name="Cortex-A78C" dt_name="arm,cortex-a78" pmnc_counters="6" profile="8a" spe="arm_cortex_a78_spe_pmu"/>

    <pmu id="ARMv8_Neoverse_E1" cpuid="0x41d4a" core_name="Neoverse-E1" dt_name="arm,neoverse-e1" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Neoverse_N1" cpuid="0x41d0c" core_name="Neoverse-N1" dt_name="arm,neoverse-n1" pmnc_counters="6" profile="8a" spe="arm_neoverse_n1_spe_pmu"/>
    <pmu id="ARMv8_Neoverse_N2" cpuid="0x41d49" core_name="Neoverse-N2" dt_name="arm,neoverse-n2" pmnc_counters="6" profile="8a" spe="arm_neoverse_n2_spe_pmu"/>
    <pmu id="ARMv8_Neoverse_V1" cpuid="0x41d40" core_name="Neoverse-V1" dt_name="arm,neoverse-v1" pmnc_counters="6" profile="8a" spe="arm_neoverse_v1_spe_pmu"/>

    <pmu id="ARMv8_Cortex_X1" cpuid="0x41d44" core_name="Cortex-X1" dt_name="arm,cortex-x1" pmnc_counters="6" profile="8a" spe="arm_cortex_x1_spe_pmu"/>

    <!-- Arm China -->
    <pmu counter_set="DWT" id="ARMv8M_STAR" cpuid="0x63132" core_name="STAR" pmnc_counters="6" profile="8m"/>

    <!-- Qualcomm -->
    <pmu counter_set="Scorpion" id="ARMv7_Scorpion" cpuid="0x5100f" core_name="Scorpion" pmnc_counters="4" profile="7a"/>
    <pmu counter_set="ScorpionMP" id="ARMv7_Scorpion_MP" cpuid="0x5102d" core_name="ScorpionMP" pmnc_counters="4" profile="7a"/>
    <pmu counter_set="Krait" id="ARMv7_Krait" core_name="Krait" pmnc_counters="4" profile="7a">
        <cpuid id="0x51049" />
        <cpuid id="0x5104d" />
        <cpuid id="0x5106f" />
    </pmu>

    <!-- Qualcomm V8 parts based on publicly available information -->
    <pmu counter_set="Other" id="ARMv8_Kryo_Silver" cpuid="0x51201" core_name="Kryo Silver" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="Other" id="ARMv8_Kryo_Gold" cpuid="0x51205" core_name="Kryo Gold" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A53" id="ARMv8_Kryo_2x0_Silver" cpuid="0x51801" core_name="Kryo 250/260/280 Silver" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A55" id="ARMv8_Kryo_3x0_Silver" cpuid="0x51803" core_name="Kryo 360/385 Silver" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A55" id="ARMv8_Kryo_4x0_Silver" cpuid="0x51805" core_name="Kryo 460/485/495 Silver" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A73" id="ARMv8_Kryo_2x0_Gold" cpuid="0x51800" core_name="Kryo 260/280 Gold" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A75" id="ARMv8_Kryo_3x0_Gold" cpuid="0x51802" core_name="Kryo 360/385 Gold" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="ARMv8_Cortex_A76" id="ARMv8_Kryo_4x0_Gold" cpuid="0x51804" core_name="Kryo 460/485/495 Gold" pmnc_counters="6" profile="8a"/>

    <!-- Samsung -->
    <pmu id="ARMv8_Exynos_M1" cpuid="0x53001" core_name="Exynos-M1/M2" pmnc_counters="6" profile="8a"/>
    <pmu id="ARMv8_Exynos_M3" cpuid="0x53002" core_name="Exynos-M3" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="Other" id="ARMv8_Exynos_M4" cpuid="0x53003" core_name="Exynos-M4" pmnc_counters="6" profile="8a"/>
    <pmu counter_set="Other" id="ARMv8_Exynos_M5" cpuid="0x53004" core_name="Exynos-M5" pmnc_counters="6" profile="8a"/>

    <!-- Cavium -->
    <pmu id="ARMv8_Cavium_Thunder" core_name="ThunderX" pmnc_counters="6" profile="8a">
        <cpuid id="0x430a0" />
        <cpuid id="0x430a1" />
        <cpuid id="0x430a2" />
        <cpuid id="0x430a3" />
    </pmu>

    <!-- Ampere -->
    <pmu id="ARMv8_Ampere_eMAG" cpuid="0x50000" core_name="eMAG" pmnc_counters="6" profile="8a"/>

    <!-- nvidia -->
    <pmu counter_set="Other" id="ARMv8_NVIDIA_Denver" cpuid="0x4e000" core_name="Nvidia-Denver" pmnc_counters="6" profile="8a"/>

    <!-- =========================== UNCORES =========================== -->

    <!-- Arm -->
    <uncore_pmu id="CCI_400" core_name="CCI_400" pmnc_counters="4"/>
    <uncore_pmu id="CCI_400_r1" core_name="CCI_400_r1" pmnc_counters="4"/>
    <uncore_pmu id="CCI_500" core_name="CCI_500" pmnc_counters="8" has_cycles_counter="no"/>
    <uncore_pmu id="ccn" core_name="ARM_CCN_5XX" pmnc_counters="8"/>
    <uncore_pmu id="arm_cmn" counter_set="CMN_600" core_name="CMN-600" pmnc_counters="8"/>
    <uncore_pmu id="l2c_310" core_name="L2C-310" pmnc_counters="2" has_cycles_counter="no"/>
    <uncore_pmu id="arm_dsu_%d" core_name="DSU" pmnc_counters="6" />

    <!-- Ampere -->
    <uncore_pmu id="l3c%d" core_name="L3C" pmnc_counters="4" has_cycles_counter="yes"/>
    <uncore_pmu id="mc%d" core_name="MCU" pmnc_counters="4" has_cycles_counter="yes"/>
    <uncore_pmu id="mcb%d" core_name="MCB" pmnc_counters="4" has_cycles_counter="yes"/>
</pmus>
