Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:44:29 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/backprop_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  980         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (514)
6. checking no_output_delay (466)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (514)
--------------------------------
 There are 514 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (466)
---------------------------------
 There are 466 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.689        0.000                      0                29785        0.027        0.000                      0                29785        3.300        0.000                       0                 15624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.689        0.000                      0                29785        0.027        0.000                      0                29785        3.300        0.000                       0                 15624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 2.355ns (37.430%)  route 3.937ns (62.570%))
  Logic Levels:           39  (CARRY8=35 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.188 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.214    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.296 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.322    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y142       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.528%)  route 0.041ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/ap_clk
    SLICE_X75Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[59]/Q
                         net (fo=8, routed)           0.041     0.093    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[7]
    SLICE_X75Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X75Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X75Y87         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            1.666         8.000       6.334      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.000       3.300      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.000       3.300      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK



