{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642002220925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642002220925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 23:43:40 2022 " "Processing started: Wed Jan 12 23:43:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642002220925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642002220925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642002220925 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642002221247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642002221278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642002221278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "double_edge_detect Timer.v(20) " "Verilog HDL Implicit Net warning at Timer.v(20): created implicit net for \"double_edge_detect\"" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642002221278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642002221309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Timer.v(46) " "Verilog HDL assignment warning at Timer.v(46): truncated value with size 32 to match size of target (14)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221309 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Timer.v(61) " "Verilog HDL assignment warning at Timer.v(61): truncated value with size 32 to match size of target (3)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221309 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Timer.v(89) " "Verilog HDL assignment warning at Timer.v(89): truncated value with size 32 to match size of target (13)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221309 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(170) " "Verilog HDL assignment warning at Timer.v(170): truncated value with size 32 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221309 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(199) " "Verilog HDL assignment warning at Timer.v(199): truncated value with size 32 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221309 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(228) " "Verilog HDL assignment warning at Timer.v(228): truncated value with size 32 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221309 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(244) " "Verilog HDL assignment warning at Timer.v(244): truncated value with size 32 to match size of target (4)" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642002221325 "|Timer"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 -1 0 } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 16 -1 0 } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1642002221653 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1642002221653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642002221778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642002222036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642002222036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642002222082 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642002222082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642002222082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642002222082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642002222098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 23:43:42 2022 " "Processing ended: Wed Jan 12 23:43:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642002222098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642002222098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642002222098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642002222098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642002223770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642002223785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 23:43:43 2022 " "Processing started: Wed Jan 12 23:43:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642002223785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642002223785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642002223785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642002223879 ""}
{ "Info" "0" "" "Project  = Timer" {  } {  } 0 0 "Project  = Timer" 0 0 "Fitter" 0 0 1642002223879 ""}
{ "Info" "0" "" "Revision = Timer" {  } {  } 0 0 "Revision = Timer" 0 0 "Fitter" 0 0 1642002223879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1642002223941 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Timer EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design Timer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1642002224041 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1642002224088 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1642002224088 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642002224151 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642002224166 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642002224338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642002224338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642002224338 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642002224338 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642002224338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642002224338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642002224338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642002224338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642002224338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642002224338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642002224338 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rinsing_timer " "Pin Rinsing_timer not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { Rinsing_timer } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rinsing_timer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Draining_timer " "Pin Draining_timer not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { Draining_timer } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Draining_timer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dehydrating_timer " "Pin Dehydrating_timer not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { Dehydrating_timer } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dehydrating_timer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Warning_timer " "Pin Warning_timer not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { Warning_timer } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Warning_timer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "second " "Pin second not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { second } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 16 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { second } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_one_tenth_sec\[0\] " "Pin cnt_one_tenth_sec\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_one_tenth_sec[0] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 158 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_one_tenth_sec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_one_tenth_sec\[1\] " "Pin cnt_one_tenth_sec\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_one_tenth_sec[1] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 158 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_one_tenth_sec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_one_tenth_sec\[2\] " "Pin cnt_one_tenth_sec\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_one_tenth_sec[2] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 158 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_one_tenth_sec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_one_tenth_sec\[3\] " "Pin cnt_one_tenth_sec\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_one_tenth_sec[3] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 158 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_one_tenth_sec[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[0\] " "Pin cnt_sec\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_sec[0] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 187 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[1\] " "Pin cnt_sec\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_sec[1] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 187 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[2\] " "Pin cnt_sec\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_sec[2] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 187 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[3\] " "Pin cnt_sec\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_sec[3] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 187 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_ten_sec\[0\] " "Pin cnt_ten_sec\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_ten_sec[0] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 216 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_ten_sec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_ten_sec\[1\] " "Pin cnt_ten_sec\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_ten_sec[1] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 216 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_ten_sec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_ten_sec\[2\] " "Pin cnt_ten_sec\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_ten_sec[2] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 216 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_ten_sec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_ten_sec\[3\] " "Pin cnt_ten_sec\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_ten_sec[3] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 216 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_ten_sec[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[0\] " "Pin cnt_min\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_min[0] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 239 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[1\] " "Pin cnt_min\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_min[1] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 239 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[2\] " "Pin cnt_min\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_min[2] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 239 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[3\] " "Pin cnt_min\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { cnt_min[3] } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 239 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { clk } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 9 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { rst } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 9 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { clr } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 9 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause " "Pin pause not assigned to an exact location on the device" {  } { { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartus_ii/quatus_ii/quartus/bin64/pin_planner.ppl" { pause } } } { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 10 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642002224838 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1642002224838 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642002224979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642002224979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: double_edge_detect  from: datac  to: combout " "Cell: double_edge_detect  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642002224979 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1642002224979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642002224979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642002224979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642002224979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q1 " "Destination node q1" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 19 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 9 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "double_edge_detect  " "Automatically promoted node double_edge_detect " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 20 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { double_edge_detect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "second~reg0  " "Automatically promoted node second~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second~output " "Destination node second~output" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 16 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { second~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 158 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { second~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_second  " "Automatically promoted node ten_second " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ten_second } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "minute  " "Automatically promoted node minute " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { minute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_9375  " "Automatically promoted node clk_9375 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_9375 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rinsing_timer~0 " "Destination node Rinsing_timer~0" {  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rinsing_timer~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 9 0 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rinsing_timer~0  " "Automatically promoted node Rinsing_timer~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642002225010 ""}  } { { "Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 -1 0 } } { "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus_ii/quatus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rinsing_timer~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642002225010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642002225166 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642002225166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642002225166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642002225182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642002225182 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642002225182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642002225182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642002225182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642002225338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1642002225338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642002225338 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 2 21 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 2 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1642002225338 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1642002225338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1642002225338 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642002225338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1642002225338 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1642002225338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642002225369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642002226119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642002226182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642002226197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642002226900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642002226900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642002227072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1642002227572 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642002227572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642002228212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1642002228212 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642002228212 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1642002228228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642002228259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642002228509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642002228540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642002228650 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642002229031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/output_files/Timer.fit.smsg " "Generated suppressed messages file C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642002229531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642002229734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 23:43:49 2022 " "Processing ended: Wed Jan 12 23:43:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642002229734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642002229734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642002229734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642002229734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642002231233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642002231233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 23:43:51 2022 " "Processing started: Wed Jan 12 23:43:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642002231233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642002231233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642002231233 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642002231843 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642002231874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642002232093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 23:43:52 2022 " "Processing ended: Wed Jan 12 23:43:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642002232093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642002232093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642002232093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642002232093 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642002232785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642002233831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642002233831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 23:43:53 2022 " "Processing started: Wed Jan 12 23:43:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642002233831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642002233831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timer -c Timer " "Command: quartus_sta Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642002233831 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1642002233956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642002234072 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1642002234119 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1642002234119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1642002234290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name q0 q0 " "create_clock -period 1.000 -name q0 q0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_9375 clk_9375 " "create_clock -period 1.000 -name clk_9375 clk_9375" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name second~reg0 second~reg0 " "create_clock -period 1.000 -name second~reg0 second~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ten_second ten_second " "create_clock -period 1.000 -name ten_second ten_second" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name minute minute " "create_clock -period 1.000 -name minute minute" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234290 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: double_edge_detect  from: datad  to: combout " "Cell: double_edge_detect  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1642002234384 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1642002234384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234384 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1642002234384 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1642002234400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642002234415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642002234415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.422 " "Worst-case setup slack is -1.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.422             -19.420 clk  " "   -1.422             -19.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078             -10.379 q0  " "   -1.078             -10.379 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530              -1.754 minute  " "   -0.530              -1.754 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -1.427 ten_second  " "   -0.445              -1.427 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.140 second~reg0  " "   -0.046              -0.140 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.008 clk_9375  " "   -0.008              -0.008 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 clk  " "    0.001               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 q0  " "    0.356               0.000 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk_9375  " "    0.357               0.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 minute  " "    0.358               0.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 second~reg0  " "    0.358               0.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 ten_second  " "    0.358               0.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002234415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642002234415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642002234431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.000 clk  " "   -3.000             -24.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 q0  " "   -1.000             -17.000 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 second~reg0  " "   -1.000              -5.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 ten_second  " "   -1.000              -5.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 minute  " "   -1.000              -4.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_9375  " "   -1.000              -3.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002234431 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642002234572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1642002234587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1642002234900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: double_edge_detect  from: datad  to: combout " "Cell: double_edge_detect  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234915 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1642002234915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642002234931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642002234931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.181 " "Worst-case setup slack is -1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181             -14.940 clk  " "   -1.181             -14.940 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833              -7.391 q0  " "   -0.833              -7.391 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -1.201 minute  " "   -0.365              -1.201 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.838 ten_second  " "   -0.280              -0.838 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 second~reg0  " "    0.067               0.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 clk_9375  " "    0.101               0.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.054 " "Worst-case hold slack is -0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.054 clk  " "   -0.054              -0.054 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_9375  " "    0.311               0.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 q0  " "    0.311               0.000 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 second~reg0  " "    0.311               0.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ten_second  " "    0.311               0.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 minute  " "    0.312               0.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002234946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642002234962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642002234962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.000 clk  " "   -3.000             -24.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 q0  " "   -1.000             -17.000 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 second~reg0  " "   -1.000              -5.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 ten_second  " "   -1.000              -5.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 minute  " "   -1.000              -4.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_9375  " "   -1.000              -3.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002234962 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642002235181 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: double_edge_detect  from: datad  to: combout " "Cell: double_edge_detect  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1642002235259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642002235259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642002235259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.327 " "Worst-case setup slack is -0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -2.541 clk  " "   -0.327              -2.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.612 q0  " "   -0.172              -0.612 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 minute  " "    0.149               0.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ten_second  " "    0.179               0.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 second~reg0  " "    0.414               0.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk_9375  " "    0.435               0.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002235259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.045 " "Worst-case hold slack is -0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 clk  " "   -0.045              -0.045 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_9375  " "    0.186               0.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 q0  " "    0.186               0.000 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 minute  " "    0.187               0.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 second~reg0  " "    0.187               0.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ten_second  " "    0.187               0.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002235275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642002235275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642002235290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.369 clk  " "   -3.000             -25.369 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 q0  " "   -1.000             -17.000 q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 second~reg0  " "   -1.000              -5.000 second~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 ten_second  " "   -1.000              -5.000 ten_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 minute  " "   -1.000              -4.000 minute " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_9375  " "   -1.000              -3.000 clk_9375 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642002235290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642002235649 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642002235649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642002235759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 23:43:55 2022 " "Processing ended: Wed Jan 12 23:43:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642002235759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642002235759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642002235759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642002235759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642002237290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642002237290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 23:43:57 2022 " "Processing started: Wed Jan 12 23:43:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642002237290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642002237290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642002237290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer.vo C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/simulation/qsim// simulation " "Generated file Timer.vo in folder \"C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642002237595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642002237658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 23:43:57 2022 " "Processing ended: Wed Jan 12 23:43:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642002237658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642002237658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642002237658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642002237658 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642002238267 ""}
