INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicole/Desktop/Vivado/dlx_final/dlx_final.srcs/sources_1/imports/dlx/cu/control_words.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicole/Desktop/Vivado/dlx_final/dlx_final.srcs/sources_1/imports/dlx/cu/func_words.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicole/Desktop/Vivado/dlx_final/dlx_final.srcs/sources_1/imports/dlx/cu/cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicole/Desktop/Vivado/dlx_final/dlx_final.srcs/sources_1/imports/dlx/cu/stall_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stall_unit'
