{
  "module_name": "sdma_4_4_0_offset.h",
  "hash_id": "6e85d0bf85e6526268fa5a2f872e0c266ed0e3e11a895f74e1e1261f7220d271",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/sdma/sdma_4_4_0_offset.h",
  "human_readable_source": " \n#ifndef _sdma_4_4_0_OFFSET_HEADER\n#define _sdma_4_4_0_OFFSET_HEADER\n\n\n\n\n#define regSDMA0_UCODE_ADDR                                                                             0x0000\n#define regSDMA0_UCODE_ADDR_BASE_IDX                                                                    0\n#define regSDMA0_UCODE_DATA                                                                             0x0001\n#define regSDMA0_UCODE_DATA_BASE_IDX                                                                    0\n#define regSDMA0_VF_ENABLE                                                                              0x000a\n#define regSDMA0_VF_ENABLE_BASE_IDX                                                                     0\n#define regSDMA0_CONTEXT_GROUP_BOUNDARY                                                                 0x0019\n#define regSDMA0_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define regSDMA0_POWER_CNTL                                                                             0x001a\n#define regSDMA0_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA0_CLK_CTRL                                                                               0x001b\n#define regSDMA0_CLK_CTRL_BASE_IDX                                                                      0\n#define regSDMA0_CNTL                                                                                   0x001c\n#define regSDMA0_CNTL_BASE_IDX                                                                          0\n#define regSDMA0_CHICKEN_BITS                                                                           0x001d\n#define regSDMA0_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA0_GB_ADDR_CONFIG                                                                         0x001e\n#define regSDMA0_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA0_GB_ADDR_CONFIG_READ                                                                    0x001f\n#define regSDMA0_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA0_RB_RPTR_FETCH_HI                                                                       0x0020\n#define regSDMA0_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0021\n#define regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA0_RB_RPTR_FETCH                                                                          0x0022\n#define regSDMA0_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA0_IB_OFFSET_FETCH                                                                        0x0023\n#define regSDMA0_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA0_PROGRAM                                                                                0x0024\n#define regSDMA0_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA0_STATUS_REG                                                                             0x0025\n#define regSDMA0_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA0_STATUS1_REG                                                                            0x0026\n#define regSDMA0_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA0_RD_BURST_CNTL                                                                          0x0027\n#define regSDMA0_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define regSDMA0_HBM_PAGE_CONFIG                                                                        0x0028\n#define regSDMA0_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA0_UCODE_CHECKSUM                                                                         0x0029\n#define regSDMA0_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA0_F32_CNTL                                                                               0x002a\n#define regSDMA0_F32_CNTL_BASE_IDX                                                                      0\n#define regSDMA0_FREEZE                                                                                 0x002b\n#define regSDMA0_FREEZE_BASE_IDX                                                                        0\n#define regSDMA0_PHASE0_QUANTUM                                                                         0x002c\n#define regSDMA0_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define regSDMA0_PHASE1_QUANTUM                                                                         0x002d\n#define regSDMA0_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define regSDMA_POWER_GATING                                                                            0x002e\n#define regSDMA_POWER_GATING_BASE_IDX                                                                   0\n#define regSDMA_PGFSM_CONFIG                                                                            0x002f\n#define regSDMA_PGFSM_CONFIG_BASE_IDX                                                                   0\n#define regSDMA_PGFSM_WRITE                                                                             0x0030\n#define regSDMA_PGFSM_WRITE_BASE_IDX                                                                    0\n#define regSDMA_PGFSM_READ                                                                              0x0031\n#define regSDMA_PGFSM_READ_BASE_IDX                                                                     0\n#define regCC_SDMA0_EDC_CONFIG                                                                          0x0032\n#define regCC_SDMA0_EDC_CONFIG_BASE_IDX                                                                 0\n#define regSDMA0_BA_THRESHOLD                                                                           0x0033\n#define regSDMA0_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA0_ID                                                                                     0x0034\n#define regSDMA0_ID_BASE_IDX                                                                            0\n#define regSDMA0_VERSION                                                                                0x0035\n#define regSDMA0_VERSION_BASE_IDX                                                                       0\n#define regSDMA0_EDC_COUNTER                                                                            0x0036\n#define regSDMA0_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA0_EDC_COUNTER2                                                                           0x0037\n#define regSDMA0_EDC_COUNTER2_BASE_IDX                                                                  0\n#define regSDMA0_STATUS2_REG                                                                            0x0038\n#define regSDMA0_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA0_ATOMIC_CNTL                                                                            0x0039\n#define regSDMA0_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA0_ATOMIC_PREOP_LO                                                                        0x003a\n#define regSDMA0_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA0_ATOMIC_PREOP_HI                                                                        0x003b\n#define regSDMA0_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_CNTL                                                                             0x003c\n#define regSDMA0_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_WATERMK                                                                          0x003d\n#define regSDMA0_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA0_UTCL1_RD_STATUS                                                                        0x003e\n#define regSDMA0_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_WR_STATUS                                                                        0x003f\n#define regSDMA0_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_INV0                                                                             0x0040\n#define regSDMA0_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_INV1                                                                             0x0041\n#define regSDMA0_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_INV2                                                                             0x0042\n#define regSDMA0_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_RD_XNACK0                                                                        0x0043\n#define regSDMA0_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_RD_XNACK1                                                                        0x0044\n#define regSDMA0_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_WR_XNACK0                                                                        0x0045\n#define regSDMA0_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_WR_XNACK1                                                                        0x0046\n#define regSDMA0_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_TIMEOUT                                                                          0x0047\n#define regSDMA0_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA0_UTCL1_PAGE                                                                             0x0048\n#define regSDMA0_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA0_POWER_CNTL_IDLE                                                                        0x0049\n#define regSDMA0_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define regSDMA0_RELAX_ORDERING_LUT                                                                     0x004a\n#define regSDMA0_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA0_CHICKEN_BITS_2                                                                         0x004b\n#define regSDMA0_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA0_STATUS3_REG                                                                            0x004c\n#define regSDMA0_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA0_PHYSICAL_ADDR_LO                                                                       0x004d\n#define regSDMA0_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_PHYSICAL_ADDR_HI                                                                       0x004e\n#define regSDMA0_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_PHASE2_QUANTUM                                                                         0x004f\n#define regSDMA0_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define regSDMA0_ERROR_LOG                                                                              0x0050\n#define regSDMA0_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA0_PUB_DUMMY_REG0                                                                         0x0051\n#define regSDMA0_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA0_PUB_DUMMY_REG1                                                                         0x0052\n#define regSDMA0_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA0_PUB_DUMMY_REG2                                                                         0x0053\n#define regSDMA0_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA0_PUB_DUMMY_REG3                                                                         0x0054\n#define regSDMA0_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA0_F32_COUNTER                                                                            0x0055\n#define regSDMA0_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA0_PERFCNT_PERFCOUNTER0_CFG                                                               0x0057\n#define regSDMA0_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      0\n#define regSDMA0_PERFCNT_PERFCOUNTER1_CFG                                                               0x0058\n#define regSDMA0_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      0\n#define regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x0059\n#define regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 0\n#define regSDMA0_PERFCNT_MISC_CNTL                                                                      0x005a\n#define regSDMA0_PERFCNT_MISC_CNTL_BASE_IDX                                                             0\n#define regSDMA0_PERFCNT_PERFCOUNTER_LO                                                                 0x005b\n#define regSDMA0_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        0\n#define regSDMA0_PERFCNT_PERFCOUNTER_HI                                                                 0x005c\n#define regSDMA0_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        0\n#define regSDMA0_CRD_CNTL                                                                               0x005d\n#define regSDMA0_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA0_ULV_CNTL                                                                               0x005f\n#define regSDMA0_ULV_CNTL_BASE_IDX                                                                      0\n#define regSDMA0_EA_DBIT_ADDR_DATA                                                                      0x0060\n#define regSDMA0_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA0_EA_DBIT_ADDR_INDEX                                                                     0x0061\n#define regSDMA0_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA0_STATUS4_REG                                                                            0x0063\n#define regSDMA0_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA0_SCRATCH_RAM_DATA                                                                       0x0064\n#define regSDMA0_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA0_SCRATCH_RAM_ADDR                                                                       0x0065\n#define regSDMA0_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA0_CE_CTRL                                                                                0x0066\n#define regSDMA0_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA0_RAS_STATUS                                                                             0x0067\n#define regSDMA0_RAS_STATUS_BASE_IDX                                                                    0\n#define regSDMA0_CLK_STATUS                                                                             0x0068\n#define regSDMA0_CLK_STATUS_BASE_IDX                                                                    0\n#define regSDMA0_GFX_RB_CNTL                                                                            0x0080\n#define regSDMA0_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA0_GFX_RB_BASE                                                                            0x0081\n#define regSDMA0_GFX_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA0_GFX_RB_BASE_HI                                                                         0x0082\n#define regSDMA0_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA0_GFX_RB_RPTR                                                                            0x0083\n#define regSDMA0_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA0_GFX_RB_RPTR_HI                                                                         0x0084\n#define regSDMA0_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA0_GFX_RB_WPTR                                                                            0x0085\n#define regSDMA0_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA0_GFX_RB_WPTR_HI                                                                         0x0086\n#define regSDMA0_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA0_GFX_RB_WPTR_POLL_CNTL                                                                  0x0087\n#define regSDMA0_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA0_GFX_RB_RPTR_ADDR_HI                                                                    0x0088\n#define regSDMA0_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA0_GFX_RB_RPTR_ADDR_LO                                                                    0x0089\n#define regSDMA0_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA0_GFX_IB_CNTL                                                                            0x008a\n#define regSDMA0_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA0_GFX_IB_RPTR                                                                            0x008b\n#define regSDMA0_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA0_GFX_IB_OFFSET                                                                          0x008c\n#define regSDMA0_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA0_GFX_IB_BASE_LO                                                                         0x008d\n#define regSDMA0_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA0_GFX_IB_BASE_HI                                                                         0x008e\n#define regSDMA0_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA0_GFX_IB_SIZE                                                                            0x008f\n#define regSDMA0_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA0_GFX_SKIP_CNTL                                                                          0x0090\n#define regSDMA0_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA0_GFX_CONTEXT_STATUS                                                                     0x0091\n#define regSDMA0_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA0_GFX_DOORBELL                                                                           0x0092\n#define regSDMA0_GFX_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA0_GFX_CONTEXT_CNTL                                                                       0x0093\n#define regSDMA0_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define regSDMA0_GFX_STATUS                                                                             0x00a8\n#define regSDMA0_GFX_STATUS_BASE_IDX                                                                    0\n#define regSDMA0_GFX_DOORBELL_LOG                                                                       0x00a9\n#define regSDMA0_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA0_GFX_WATERMARK                                                                          0x00aa\n#define regSDMA0_GFX_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA0_GFX_DOORBELL_OFFSET                                                                    0x00ab\n#define regSDMA0_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA0_GFX_CSA_ADDR_LO                                                                        0x00ac\n#define regSDMA0_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA0_GFX_CSA_ADDR_HI                                                                        0x00ad\n#define regSDMA0_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA0_GFX_IB_SUB_REMAIN                                                                      0x00af\n#define regSDMA0_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA0_GFX_PREEMPT                                                                            0x00b0\n#define regSDMA0_GFX_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA0_GFX_DUMMY_REG                                                                          0x00b1\n#define regSDMA0_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA0_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x00b2\n#define regSDMA0_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA0_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x00b3\n#define regSDMA0_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA0_GFX_RB_AQL_CNTL                                                                        0x00b4\n#define regSDMA0_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA0_GFX_MINOR_PTR_UPDATE                                                                   0x00b5\n#define regSDMA0_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA0_GFX_MIDCMD_DATA0                                                                       0x00c0\n#define regSDMA0_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA1                                                                       0x00c1\n#define regSDMA0_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA2                                                                       0x00c2\n#define regSDMA0_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA3                                                                       0x00c3\n#define regSDMA0_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA4                                                                       0x00c4\n#define regSDMA0_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA5                                                                       0x00c5\n#define regSDMA0_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA6                                                                       0x00c6\n#define regSDMA0_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA7                                                                       0x00c7\n#define regSDMA0_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA8                                                                       0x00c8\n#define regSDMA0_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA9                                                                       0x00c9\n#define regSDMA0_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA0_GFX_MIDCMD_DATA10                                                                      0x00ca\n#define regSDMA0_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA0_GFX_MIDCMD_CNTL                                                                        0x00cb\n#define regSDMA0_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA0_PAGE_RB_CNTL                                                                           0x00d8\n#define regSDMA0_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_RB_BASE                                                                           0x00d9\n#define regSDMA0_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_RB_BASE_HI                                                                        0x00da\n#define regSDMA0_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_PAGE_RB_RPTR                                                                           0x00db\n#define regSDMA0_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_RB_RPTR_HI                                                                        0x00dc\n#define regSDMA0_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_PAGE_RB_WPTR                                                                           0x00dd\n#define regSDMA0_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_RB_WPTR_HI                                                                        0x00de\n#define regSDMA0_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_PAGE_RB_WPTR_POLL_CNTL                                                                 0x00df\n#define regSDMA0_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_PAGE_RB_RPTR_ADDR_HI                                                                   0x00e0\n#define regSDMA0_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_PAGE_RB_RPTR_ADDR_LO                                                                   0x00e1\n#define regSDMA0_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_PAGE_IB_CNTL                                                                           0x00e2\n#define regSDMA0_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_IB_RPTR                                                                           0x00e3\n#define regSDMA0_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_IB_OFFSET                                                                         0x00e4\n#define regSDMA0_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_PAGE_IB_BASE_LO                                                                        0x00e5\n#define regSDMA0_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_PAGE_IB_BASE_HI                                                                        0x00e6\n#define regSDMA0_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_PAGE_IB_SIZE                                                                           0x00e7\n#define regSDMA0_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_SKIP_CNTL                                                                         0x00e8\n#define regSDMA0_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_PAGE_CONTEXT_STATUS                                                                    0x00e9\n#define regSDMA0_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_PAGE_DOORBELL                                                                          0x00ea\n#define regSDMA0_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_PAGE_STATUS                                                                            0x0100\n#define regSDMA0_PAGE_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_PAGE_DOORBELL_LOG                                                                      0x0101\n#define regSDMA0_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_PAGE_WATERMARK                                                                         0x0102\n#define regSDMA0_PAGE_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_PAGE_DOORBELL_OFFSET                                                                   0x0103\n#define regSDMA0_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_PAGE_CSA_ADDR_LO                                                                       0x0104\n#define regSDMA0_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_PAGE_CSA_ADDR_HI                                                                       0x0105\n#define regSDMA0_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_PAGE_IB_SUB_REMAIN                                                                     0x0107\n#define regSDMA0_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_PAGE_PREEMPT                                                                           0x0108\n#define regSDMA0_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_PAGE_DUMMY_REG                                                                         0x0109\n#define regSDMA0_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x010a\n#define regSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x010b\n#define regSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_PAGE_RB_AQL_CNTL                                                                       0x010c\n#define regSDMA0_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_PAGE_MINOR_PTR_UPDATE                                                                  0x010d\n#define regSDMA0_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_PAGE_MIDCMD_DATA0                                                                      0x0118\n#define regSDMA0_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA1                                                                      0x0119\n#define regSDMA0_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA2                                                                      0x011a\n#define regSDMA0_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA3                                                                      0x011b\n#define regSDMA0_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA4                                                                      0x011c\n#define regSDMA0_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA5                                                                      0x011d\n#define regSDMA0_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA6                                                                      0x011e\n#define regSDMA0_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA7                                                                      0x011f\n#define regSDMA0_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA8                                                                      0x0120\n#define regSDMA0_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA9                                                                      0x0121\n#define regSDMA0_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_PAGE_MIDCMD_DATA10                                                                     0x0122\n#define regSDMA0_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_PAGE_MIDCMD_CNTL                                                                       0x0123\n#define regSDMA0_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC0_RB_CNTL                                                                           0x0130\n#define regSDMA0_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_RB_BASE                                                                           0x0131\n#define regSDMA0_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_RB_BASE_HI                                                                        0x0132\n#define regSDMA0_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC0_RB_RPTR                                                                           0x0133\n#define regSDMA0_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_RB_RPTR_HI                                                                        0x0134\n#define regSDMA0_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC0_RB_WPTR                                                                           0x0135\n#define regSDMA0_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_RB_WPTR_HI                                                                        0x0136\n#define regSDMA0_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0137\n#define regSDMA0_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC0_RB_RPTR_ADDR_HI                                                                   0x0138\n#define regSDMA0_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC0_RB_RPTR_ADDR_LO                                                                   0x0139\n#define regSDMA0_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC0_IB_CNTL                                                                           0x013a\n#define regSDMA0_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_IB_RPTR                                                                           0x013b\n#define regSDMA0_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_IB_OFFSET                                                                         0x013c\n#define regSDMA0_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC0_IB_BASE_LO                                                                        0x013d\n#define regSDMA0_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC0_IB_BASE_HI                                                                        0x013e\n#define regSDMA0_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC0_IB_SIZE                                                                           0x013f\n#define regSDMA0_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_SKIP_CNTL                                                                         0x0140\n#define regSDMA0_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC0_CONTEXT_STATUS                                                                    0x0141\n#define regSDMA0_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC0_DOORBELL                                                                          0x0142\n#define regSDMA0_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC0_STATUS                                                                            0x0158\n#define regSDMA0_RLC0_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC0_DOORBELL_LOG                                                                      0x0159\n#define regSDMA0_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC0_WATERMARK                                                                         0x015a\n#define regSDMA0_RLC0_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC0_DOORBELL_OFFSET                                                                   0x015b\n#define regSDMA0_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC0_CSA_ADDR_LO                                                                       0x015c\n#define regSDMA0_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC0_CSA_ADDR_HI                                                                       0x015d\n#define regSDMA0_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC0_IB_SUB_REMAIN                                                                     0x015f\n#define regSDMA0_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC0_PREEMPT                                                                           0x0160\n#define regSDMA0_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC0_DUMMY_REG                                                                         0x0161\n#define regSDMA0_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0162\n#define regSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0163\n#define regSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC0_RB_AQL_CNTL                                                                       0x0164\n#define regSDMA0_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC0_MINOR_PTR_UPDATE                                                                  0x0165\n#define regSDMA0_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC0_MIDCMD_DATA0                                                                      0x0170\n#define regSDMA0_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA1                                                                      0x0171\n#define regSDMA0_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA2                                                                      0x0172\n#define regSDMA0_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA3                                                                      0x0173\n#define regSDMA0_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA4                                                                      0x0174\n#define regSDMA0_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA5                                                                      0x0175\n#define regSDMA0_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA6                                                                      0x0176\n#define regSDMA0_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA7                                                                      0x0177\n#define regSDMA0_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA8                                                                      0x0178\n#define regSDMA0_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA9                                                                      0x0179\n#define regSDMA0_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC0_MIDCMD_DATA10                                                                     0x017a\n#define regSDMA0_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC0_MIDCMD_CNTL                                                                       0x017b\n#define regSDMA0_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC1_RB_CNTL                                                                           0x0188\n#define regSDMA0_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_RB_BASE                                                                           0x0189\n#define regSDMA0_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_RB_BASE_HI                                                                        0x018a\n#define regSDMA0_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC1_RB_RPTR                                                                           0x018b\n#define regSDMA0_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_RB_RPTR_HI                                                                        0x018c\n#define regSDMA0_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC1_RB_WPTR                                                                           0x018d\n#define regSDMA0_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_RB_WPTR_HI                                                                        0x018e\n#define regSDMA0_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC1_RB_WPTR_POLL_CNTL                                                                 0x018f\n#define regSDMA0_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC1_RB_RPTR_ADDR_HI                                                                   0x0190\n#define regSDMA0_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC1_RB_RPTR_ADDR_LO                                                                   0x0191\n#define regSDMA0_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC1_IB_CNTL                                                                           0x0192\n#define regSDMA0_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_IB_RPTR                                                                           0x0193\n#define regSDMA0_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_IB_OFFSET                                                                         0x0194\n#define regSDMA0_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC1_IB_BASE_LO                                                                        0x0195\n#define regSDMA0_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC1_IB_BASE_HI                                                                        0x0196\n#define regSDMA0_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC1_IB_SIZE                                                                           0x0197\n#define regSDMA0_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_SKIP_CNTL                                                                         0x0198\n#define regSDMA0_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC1_CONTEXT_STATUS                                                                    0x0199\n#define regSDMA0_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC1_DOORBELL                                                                          0x019a\n#define regSDMA0_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC1_STATUS                                                                            0x01b0\n#define regSDMA0_RLC1_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC1_DOORBELL_LOG                                                                      0x01b1\n#define regSDMA0_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC1_WATERMARK                                                                         0x01b2\n#define regSDMA0_RLC1_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC1_DOORBELL_OFFSET                                                                   0x01b3\n#define regSDMA0_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC1_CSA_ADDR_LO                                                                       0x01b4\n#define regSDMA0_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC1_CSA_ADDR_HI                                                                       0x01b5\n#define regSDMA0_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC1_IB_SUB_REMAIN                                                                     0x01b7\n#define regSDMA0_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC1_PREEMPT                                                                           0x01b8\n#define regSDMA0_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC1_DUMMY_REG                                                                         0x01b9\n#define regSDMA0_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x01ba\n#define regSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x01bb\n#define regSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC1_RB_AQL_CNTL                                                                       0x01bc\n#define regSDMA0_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC1_MINOR_PTR_UPDATE                                                                  0x01bd\n#define regSDMA0_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC1_MIDCMD_DATA0                                                                      0x01c8\n#define regSDMA0_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA1                                                                      0x01c9\n#define regSDMA0_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA2                                                                      0x01ca\n#define regSDMA0_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA3                                                                      0x01cb\n#define regSDMA0_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA4                                                                      0x01cc\n#define regSDMA0_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA5                                                                      0x01cd\n#define regSDMA0_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA6                                                                      0x01ce\n#define regSDMA0_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA7                                                                      0x01cf\n#define regSDMA0_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA8                                                                      0x01d0\n#define regSDMA0_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA9                                                                      0x01d1\n#define regSDMA0_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC1_MIDCMD_DATA10                                                                     0x01d2\n#define regSDMA0_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC1_MIDCMD_CNTL                                                                       0x01d3\n#define regSDMA0_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC2_RB_CNTL                                                                           0x01e0\n#define regSDMA0_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_RB_BASE                                                                           0x01e1\n#define regSDMA0_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_RB_BASE_HI                                                                        0x01e2\n#define regSDMA0_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC2_RB_RPTR                                                                           0x01e3\n#define regSDMA0_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_RB_RPTR_HI                                                                        0x01e4\n#define regSDMA0_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC2_RB_WPTR                                                                           0x01e5\n#define regSDMA0_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_RB_WPTR_HI                                                                        0x01e6\n#define regSDMA0_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC2_RB_WPTR_POLL_CNTL                                                                 0x01e7\n#define regSDMA0_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC2_RB_RPTR_ADDR_HI                                                                   0x01e8\n#define regSDMA0_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC2_RB_RPTR_ADDR_LO                                                                   0x01e9\n#define regSDMA0_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC2_IB_CNTL                                                                           0x01ea\n#define regSDMA0_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_IB_RPTR                                                                           0x01eb\n#define regSDMA0_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_IB_OFFSET                                                                         0x01ec\n#define regSDMA0_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC2_IB_BASE_LO                                                                        0x01ed\n#define regSDMA0_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC2_IB_BASE_HI                                                                        0x01ee\n#define regSDMA0_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC2_IB_SIZE                                                                           0x01ef\n#define regSDMA0_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_SKIP_CNTL                                                                         0x01f0\n#define regSDMA0_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC2_CONTEXT_STATUS                                                                    0x01f1\n#define regSDMA0_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC2_DOORBELL                                                                          0x01f2\n#define regSDMA0_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC2_STATUS                                                                            0x0208\n#define regSDMA0_RLC2_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC2_DOORBELL_LOG                                                                      0x0209\n#define regSDMA0_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC2_WATERMARK                                                                         0x020a\n#define regSDMA0_RLC2_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC2_DOORBELL_OFFSET                                                                   0x020b\n#define regSDMA0_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC2_CSA_ADDR_LO                                                                       0x020c\n#define regSDMA0_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC2_CSA_ADDR_HI                                                                       0x020d\n#define regSDMA0_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC2_IB_SUB_REMAIN                                                                     0x020f\n#define regSDMA0_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC2_PREEMPT                                                                           0x0210\n#define regSDMA0_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC2_DUMMY_REG                                                                         0x0211\n#define regSDMA0_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0212\n#define regSDMA0_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0213\n#define regSDMA0_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC2_RB_AQL_CNTL                                                                       0x0214\n#define regSDMA0_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC2_MINOR_PTR_UPDATE                                                                  0x0215\n#define regSDMA0_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC2_MIDCMD_DATA0                                                                      0x0220\n#define regSDMA0_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA1                                                                      0x0221\n#define regSDMA0_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA2                                                                      0x0222\n#define regSDMA0_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA3                                                                      0x0223\n#define regSDMA0_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA4                                                                      0x0224\n#define regSDMA0_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA5                                                                      0x0225\n#define regSDMA0_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA6                                                                      0x0226\n#define regSDMA0_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA7                                                                      0x0227\n#define regSDMA0_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA8                                                                      0x0228\n#define regSDMA0_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA9                                                                      0x0229\n#define regSDMA0_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC2_MIDCMD_DATA10                                                                     0x022a\n#define regSDMA0_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC2_MIDCMD_CNTL                                                                       0x022b\n#define regSDMA0_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC3_RB_CNTL                                                                           0x0238\n#define regSDMA0_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_RB_BASE                                                                           0x0239\n#define regSDMA0_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_RB_BASE_HI                                                                        0x023a\n#define regSDMA0_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC3_RB_RPTR                                                                           0x023b\n#define regSDMA0_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_RB_RPTR_HI                                                                        0x023c\n#define regSDMA0_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC3_RB_WPTR                                                                           0x023d\n#define regSDMA0_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_RB_WPTR_HI                                                                        0x023e\n#define regSDMA0_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC3_RB_WPTR_POLL_CNTL                                                                 0x023f\n#define regSDMA0_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC3_RB_RPTR_ADDR_HI                                                                   0x0240\n#define regSDMA0_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC3_RB_RPTR_ADDR_LO                                                                   0x0241\n#define regSDMA0_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC3_IB_CNTL                                                                           0x0242\n#define regSDMA0_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_IB_RPTR                                                                           0x0243\n#define regSDMA0_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_IB_OFFSET                                                                         0x0244\n#define regSDMA0_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC3_IB_BASE_LO                                                                        0x0245\n#define regSDMA0_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC3_IB_BASE_HI                                                                        0x0246\n#define regSDMA0_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC3_IB_SIZE                                                                           0x0247\n#define regSDMA0_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_SKIP_CNTL                                                                         0x0248\n#define regSDMA0_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC3_CONTEXT_STATUS                                                                    0x0249\n#define regSDMA0_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC3_DOORBELL                                                                          0x024a\n#define regSDMA0_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC3_STATUS                                                                            0x0260\n#define regSDMA0_RLC3_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC3_DOORBELL_LOG                                                                      0x0261\n#define regSDMA0_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC3_WATERMARK                                                                         0x0262\n#define regSDMA0_RLC3_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC3_DOORBELL_OFFSET                                                                   0x0263\n#define regSDMA0_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC3_CSA_ADDR_LO                                                                       0x0264\n#define regSDMA0_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC3_CSA_ADDR_HI                                                                       0x0265\n#define regSDMA0_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC3_IB_SUB_REMAIN                                                                     0x0267\n#define regSDMA0_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC3_PREEMPT                                                                           0x0268\n#define regSDMA0_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC3_DUMMY_REG                                                                         0x0269\n#define regSDMA0_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x026a\n#define regSDMA0_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x026b\n#define regSDMA0_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC3_RB_AQL_CNTL                                                                       0x026c\n#define regSDMA0_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC3_MINOR_PTR_UPDATE                                                                  0x026d\n#define regSDMA0_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC3_MIDCMD_DATA0                                                                      0x0278\n#define regSDMA0_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA1                                                                      0x0279\n#define regSDMA0_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA2                                                                      0x027a\n#define regSDMA0_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA3                                                                      0x027b\n#define regSDMA0_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA4                                                                      0x027c\n#define regSDMA0_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA5                                                                      0x027d\n#define regSDMA0_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA6                                                                      0x027e\n#define regSDMA0_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA7                                                                      0x027f\n#define regSDMA0_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA8                                                                      0x0280\n#define regSDMA0_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA9                                                                      0x0281\n#define regSDMA0_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC3_MIDCMD_DATA10                                                                     0x0282\n#define regSDMA0_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC3_MIDCMD_CNTL                                                                       0x0283\n#define regSDMA0_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC4_RB_CNTL                                                                           0x0290\n#define regSDMA0_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_RB_BASE                                                                           0x0291\n#define regSDMA0_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_RB_BASE_HI                                                                        0x0292\n#define regSDMA0_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC4_RB_RPTR                                                                           0x0293\n#define regSDMA0_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_RB_RPTR_HI                                                                        0x0294\n#define regSDMA0_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC4_RB_WPTR                                                                           0x0295\n#define regSDMA0_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_RB_WPTR_HI                                                                        0x0296\n#define regSDMA0_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC4_RB_WPTR_POLL_CNTL                                                                 0x0297\n#define regSDMA0_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC4_RB_RPTR_ADDR_HI                                                                   0x0298\n#define regSDMA0_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC4_RB_RPTR_ADDR_LO                                                                   0x0299\n#define regSDMA0_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC4_IB_CNTL                                                                           0x029a\n#define regSDMA0_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_IB_RPTR                                                                           0x029b\n#define regSDMA0_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_IB_OFFSET                                                                         0x029c\n#define regSDMA0_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC4_IB_BASE_LO                                                                        0x029d\n#define regSDMA0_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC4_IB_BASE_HI                                                                        0x029e\n#define regSDMA0_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC4_IB_SIZE                                                                           0x029f\n#define regSDMA0_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_SKIP_CNTL                                                                         0x02a0\n#define regSDMA0_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC4_CONTEXT_STATUS                                                                    0x02a1\n#define regSDMA0_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC4_DOORBELL                                                                          0x02a2\n#define regSDMA0_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC4_STATUS                                                                            0x02b8\n#define regSDMA0_RLC4_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC4_DOORBELL_LOG                                                                      0x02b9\n#define regSDMA0_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC4_WATERMARK                                                                         0x02ba\n#define regSDMA0_RLC4_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC4_DOORBELL_OFFSET                                                                   0x02bb\n#define regSDMA0_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC4_CSA_ADDR_LO                                                                       0x02bc\n#define regSDMA0_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC4_CSA_ADDR_HI                                                                       0x02bd\n#define regSDMA0_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC4_IB_SUB_REMAIN                                                                     0x02bf\n#define regSDMA0_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC4_PREEMPT                                                                           0x02c0\n#define regSDMA0_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC4_DUMMY_REG                                                                         0x02c1\n#define regSDMA0_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x02c2\n#define regSDMA0_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x02c3\n#define regSDMA0_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC4_RB_AQL_CNTL                                                                       0x02c4\n#define regSDMA0_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC4_MINOR_PTR_UPDATE                                                                  0x02c5\n#define regSDMA0_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC4_MIDCMD_DATA0                                                                      0x02d0\n#define regSDMA0_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA1                                                                      0x02d1\n#define regSDMA0_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA2                                                                      0x02d2\n#define regSDMA0_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA3                                                                      0x02d3\n#define regSDMA0_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA4                                                                      0x02d4\n#define regSDMA0_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA5                                                                      0x02d5\n#define regSDMA0_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA6                                                                      0x02d6\n#define regSDMA0_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA7                                                                      0x02d7\n#define regSDMA0_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA8                                                                      0x02d8\n#define regSDMA0_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA9                                                                      0x02d9\n#define regSDMA0_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC4_MIDCMD_DATA10                                                                     0x02da\n#define regSDMA0_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC4_MIDCMD_CNTL                                                                       0x02db\n#define regSDMA0_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC5_RB_CNTL                                                                           0x02e8\n#define regSDMA0_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_RB_BASE                                                                           0x02e9\n#define regSDMA0_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_RB_BASE_HI                                                                        0x02ea\n#define regSDMA0_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC5_RB_RPTR                                                                           0x02eb\n#define regSDMA0_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_RB_RPTR_HI                                                                        0x02ec\n#define regSDMA0_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC5_RB_WPTR                                                                           0x02ed\n#define regSDMA0_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_RB_WPTR_HI                                                                        0x02ee\n#define regSDMA0_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC5_RB_WPTR_POLL_CNTL                                                                 0x02ef\n#define regSDMA0_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC5_RB_RPTR_ADDR_HI                                                                   0x02f0\n#define regSDMA0_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC5_RB_RPTR_ADDR_LO                                                                   0x02f1\n#define regSDMA0_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC5_IB_CNTL                                                                           0x02f2\n#define regSDMA0_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_IB_RPTR                                                                           0x02f3\n#define regSDMA0_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_IB_OFFSET                                                                         0x02f4\n#define regSDMA0_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC5_IB_BASE_LO                                                                        0x02f5\n#define regSDMA0_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC5_IB_BASE_HI                                                                        0x02f6\n#define regSDMA0_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC5_IB_SIZE                                                                           0x02f7\n#define regSDMA0_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_SKIP_CNTL                                                                         0x02f8\n#define regSDMA0_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC5_CONTEXT_STATUS                                                                    0x02f9\n#define regSDMA0_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC5_DOORBELL                                                                          0x02fa\n#define regSDMA0_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC5_STATUS                                                                            0x0310\n#define regSDMA0_RLC5_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC5_DOORBELL_LOG                                                                      0x0311\n#define regSDMA0_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC5_WATERMARK                                                                         0x0312\n#define regSDMA0_RLC5_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC5_DOORBELL_OFFSET                                                                   0x0313\n#define regSDMA0_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC5_CSA_ADDR_LO                                                                       0x0314\n#define regSDMA0_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC5_CSA_ADDR_HI                                                                       0x0315\n#define regSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC5_IB_SUB_REMAIN                                                                     0x0317\n#define regSDMA0_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC5_PREEMPT                                                                           0x0318\n#define regSDMA0_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC5_DUMMY_REG                                                                         0x0319\n#define regSDMA0_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x031a\n#define regSDMA0_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x031b\n#define regSDMA0_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC5_RB_AQL_CNTL                                                                       0x031c\n#define regSDMA0_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC5_MINOR_PTR_UPDATE                                                                  0x031d\n#define regSDMA0_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC5_MIDCMD_DATA0                                                                      0x0328\n#define regSDMA0_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA1                                                                      0x0329\n#define regSDMA0_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA2                                                                      0x032a\n#define regSDMA0_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA3                                                                      0x032b\n#define regSDMA0_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA4                                                                      0x032c\n#define regSDMA0_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA5                                                                      0x032d\n#define regSDMA0_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA6                                                                      0x032e\n#define regSDMA0_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA7                                                                      0x032f\n#define regSDMA0_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA8                                                                      0x0330\n#define regSDMA0_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA9                                                                      0x0331\n#define regSDMA0_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC5_MIDCMD_DATA10                                                                     0x0332\n#define regSDMA0_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC5_MIDCMD_CNTL                                                                       0x0333\n#define regSDMA0_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC6_RB_CNTL                                                                           0x0340\n#define regSDMA0_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_RB_BASE                                                                           0x0341\n#define regSDMA0_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_RB_BASE_HI                                                                        0x0342\n#define regSDMA0_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC6_RB_RPTR                                                                           0x0343\n#define regSDMA0_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_RB_RPTR_HI                                                                        0x0344\n#define regSDMA0_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC6_RB_WPTR                                                                           0x0345\n#define regSDMA0_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_RB_WPTR_HI                                                                        0x0346\n#define regSDMA0_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0347\n#define regSDMA0_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC6_RB_RPTR_ADDR_HI                                                                   0x0348\n#define regSDMA0_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC6_RB_RPTR_ADDR_LO                                                                   0x0349\n#define regSDMA0_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC6_IB_CNTL                                                                           0x034a\n#define regSDMA0_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_IB_RPTR                                                                           0x034b\n#define regSDMA0_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_IB_OFFSET                                                                         0x034c\n#define regSDMA0_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC6_IB_BASE_LO                                                                        0x034d\n#define regSDMA0_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC6_IB_BASE_HI                                                                        0x034e\n#define regSDMA0_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC6_IB_SIZE                                                                           0x034f\n#define regSDMA0_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_SKIP_CNTL                                                                         0x0350\n#define regSDMA0_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC6_CONTEXT_STATUS                                                                    0x0351\n#define regSDMA0_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC6_DOORBELL                                                                          0x0352\n#define regSDMA0_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC6_STATUS                                                                            0x0368\n#define regSDMA0_RLC6_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC6_DOORBELL_LOG                                                                      0x0369\n#define regSDMA0_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC6_WATERMARK                                                                         0x036a\n#define regSDMA0_RLC6_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC6_DOORBELL_OFFSET                                                                   0x036b\n#define regSDMA0_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC6_CSA_ADDR_LO                                                                       0x036c\n#define regSDMA0_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC6_CSA_ADDR_HI                                                                       0x036d\n#define regSDMA0_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC6_IB_SUB_REMAIN                                                                     0x036f\n#define regSDMA0_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC6_PREEMPT                                                                           0x0370\n#define regSDMA0_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC6_DUMMY_REG                                                                         0x0371\n#define regSDMA0_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x0372\n#define regSDMA0_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x0373\n#define regSDMA0_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC6_RB_AQL_CNTL                                                                       0x0374\n#define regSDMA0_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC6_MINOR_PTR_UPDATE                                                                  0x0375\n#define regSDMA0_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC6_MIDCMD_DATA0                                                                      0x0380\n#define regSDMA0_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA1                                                                      0x0381\n#define regSDMA0_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA2                                                                      0x0382\n#define regSDMA0_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA3                                                                      0x0383\n#define regSDMA0_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA4                                                                      0x0384\n#define regSDMA0_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA5                                                                      0x0385\n#define regSDMA0_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA6                                                                      0x0386\n#define regSDMA0_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA7                                                                      0x0387\n#define regSDMA0_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA8                                                                      0x0388\n#define regSDMA0_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA9                                                                      0x0389\n#define regSDMA0_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC6_MIDCMD_DATA10                                                                     0x038a\n#define regSDMA0_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC6_MIDCMD_CNTL                                                                       0x038b\n#define regSDMA0_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC7_RB_CNTL                                                                           0x0398\n#define regSDMA0_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_RB_BASE                                                                           0x0399\n#define regSDMA0_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_RB_BASE_HI                                                                        0x039a\n#define regSDMA0_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC7_RB_RPTR                                                                           0x039b\n#define regSDMA0_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_RB_RPTR_HI                                                                        0x039c\n#define regSDMA0_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC7_RB_WPTR                                                                           0x039d\n#define regSDMA0_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_RB_WPTR_HI                                                                        0x039e\n#define regSDMA0_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC7_RB_WPTR_POLL_CNTL                                                                 0x039f\n#define regSDMA0_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA0_RLC7_RB_RPTR_ADDR_HI                                                                   0x03a0\n#define regSDMA0_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA0_RLC7_RB_RPTR_ADDR_LO                                                                   0x03a1\n#define regSDMA0_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA0_RLC7_IB_CNTL                                                                           0x03a2\n#define regSDMA0_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_IB_RPTR                                                                           0x03a3\n#define regSDMA0_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_IB_OFFSET                                                                         0x03a4\n#define regSDMA0_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA0_RLC7_IB_BASE_LO                                                                        0x03a5\n#define regSDMA0_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA0_RLC7_IB_BASE_HI                                                                        0x03a6\n#define regSDMA0_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA0_RLC7_IB_SIZE                                                                           0x03a7\n#define regSDMA0_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_SKIP_CNTL                                                                         0x03a8\n#define regSDMA0_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_RLC7_CONTEXT_STATUS                                                                    0x03a9\n#define regSDMA0_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA0_RLC7_DOORBELL                                                                          0x03aa\n#define regSDMA0_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA0_RLC7_STATUS                                                                            0x03c0\n#define regSDMA0_RLC7_STATUS_BASE_IDX                                                                   0\n#define regSDMA0_RLC7_DOORBELL_LOG                                                                      0x03c1\n#define regSDMA0_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA0_RLC7_WATERMARK                                                                         0x03c2\n#define regSDMA0_RLC7_WATERMARK_BASE_IDX                                                                0\n#define regSDMA0_RLC7_DOORBELL_OFFSET                                                                   0x03c3\n#define regSDMA0_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA0_RLC7_CSA_ADDR_LO                                                                       0x03c4\n#define regSDMA0_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_RLC7_CSA_ADDR_HI                                                                       0x03c5\n#define regSDMA0_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_RLC7_IB_SUB_REMAIN                                                                     0x03c7\n#define regSDMA0_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA0_RLC7_PREEMPT                                                                           0x03c8\n#define regSDMA0_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA0_RLC7_DUMMY_REG                                                                         0x03c9\n#define regSDMA0_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA0_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x03ca\n#define regSDMA0_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA0_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x03cb\n#define regSDMA0_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA0_RLC7_RB_AQL_CNTL                                                                       0x03cc\n#define regSDMA0_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA0_RLC7_MINOR_PTR_UPDATE                                                                  0x03cd\n#define regSDMA0_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA0_RLC7_MIDCMD_DATA0                                                                      0x03d8\n#define regSDMA0_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA1                                                                      0x03d9\n#define regSDMA0_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA2                                                                      0x03da\n#define regSDMA0_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA3                                                                      0x03db\n#define regSDMA0_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA4                                                                      0x03dc\n#define regSDMA0_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA5                                                                      0x03dd\n#define regSDMA0_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA6                                                                      0x03de\n#define regSDMA0_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA7                                                                      0x03df\n#define regSDMA0_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA8                                                                      0x03e0\n#define regSDMA0_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA9                                                                      0x03e1\n#define regSDMA0_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA0_RLC7_MIDCMD_DATA10                                                                     0x03e2\n#define regSDMA0_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA0_RLC7_MIDCMD_CNTL                                                                       0x03e3\n#define regSDMA0_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define regSDMA1_UCODE_ADDR                                                                             0x0600\n#define regSDMA1_UCODE_ADDR_BASE_IDX                                                                    0\n#define regSDMA1_UCODE_DATA                                                                             0x0601\n#define regSDMA1_UCODE_DATA_BASE_IDX                                                                    0\n#define regSDMA1_VF_ENABLE                                                                              0x060a\n#define regSDMA1_VF_ENABLE_BASE_IDX                                                                     0\n#define regSDMA1_CONTEXT_GROUP_BOUNDARY                                                                 0x0619\n#define regSDMA1_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define regSDMA1_POWER_CNTL                                                                             0x061a\n#define regSDMA1_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA1_CLK_CTRL                                                                               0x061b\n#define regSDMA1_CLK_CTRL_BASE_IDX                                                                      0\n#define regSDMA1_CNTL                                                                                   0x061c\n#define regSDMA1_CNTL_BASE_IDX                                                                          0\n#define regSDMA1_CHICKEN_BITS                                                                           0x061d\n#define regSDMA1_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA1_GB_ADDR_CONFIG                                                                         0x061e\n#define regSDMA1_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA1_GB_ADDR_CONFIG_READ                                                                    0x061f\n#define regSDMA1_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA1_RB_RPTR_FETCH_HI                                                                       0x0620\n#define regSDMA1_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0621\n#define regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA1_RB_RPTR_FETCH                                                                          0x0622\n#define regSDMA1_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA1_IB_OFFSET_FETCH                                                                        0x0623\n#define regSDMA1_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA1_PROGRAM                                                                                0x0624\n#define regSDMA1_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA1_STATUS_REG                                                                             0x0625\n#define regSDMA1_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA1_STATUS1_REG                                                                            0x0626\n#define regSDMA1_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA1_RD_BURST_CNTL                                                                          0x0627\n#define regSDMA1_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define regSDMA1_HBM_PAGE_CONFIG                                                                        0x0628\n#define regSDMA1_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA1_UCODE_CHECKSUM                                                                         0x0629\n#define regSDMA1_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA1_F32_CNTL                                                                               0x062a\n#define regSDMA1_F32_CNTL_BASE_IDX                                                                      0\n#define regSDMA1_FREEZE                                                                                 0x062b\n#define regSDMA1_FREEZE_BASE_IDX                                                                        0\n#define regSDMA1_PHASE0_QUANTUM                                                                         0x062c\n#define regSDMA1_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define regSDMA1_PHASE1_QUANTUM                                                                         0x062d\n#define regSDMA1_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define regCC_SDMA1_EDC_CONFIG                                                                          0x0632\n#define regCC_SDMA1_EDC_CONFIG_BASE_IDX                                                                 0\n#define regSDMA1_BA_THRESHOLD                                                                           0x0633\n#define regSDMA1_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA1_ID                                                                                     0x0634\n#define regSDMA1_ID_BASE_IDX                                                                            0\n#define regSDMA1_VERSION                                                                                0x0635\n#define regSDMA1_VERSION_BASE_IDX                                                                       0\n#define regSDMA1_EDC_COUNTER                                                                            0x0636\n#define regSDMA1_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA1_EDC_COUNTER2                                                                           0x0637\n#define regSDMA1_EDC_COUNTER2_BASE_IDX                                                                  0\n#define regSDMA1_STATUS2_REG                                                                            0x0638\n#define regSDMA1_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA1_ATOMIC_CNTL                                                                            0x0639\n#define regSDMA1_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA1_ATOMIC_PREOP_LO                                                                        0x063a\n#define regSDMA1_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA1_ATOMIC_PREOP_HI                                                                        0x063b\n#define regSDMA1_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_CNTL                                                                             0x063c\n#define regSDMA1_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_WATERMK                                                                          0x063d\n#define regSDMA1_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA1_UTCL1_RD_STATUS                                                                        0x063e\n#define regSDMA1_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_WR_STATUS                                                                        0x063f\n#define regSDMA1_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_INV0                                                                             0x0640\n#define regSDMA1_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_INV1                                                                             0x0641\n#define regSDMA1_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_INV2                                                                             0x0642\n#define regSDMA1_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_RD_XNACK0                                                                        0x0643\n#define regSDMA1_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_RD_XNACK1                                                                        0x0644\n#define regSDMA1_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_WR_XNACK0                                                                        0x0645\n#define regSDMA1_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_WR_XNACK1                                                                        0x0646\n#define regSDMA1_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_TIMEOUT                                                                          0x0647\n#define regSDMA1_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA1_UTCL1_PAGE                                                                             0x0648\n#define regSDMA1_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA1_POWER_CNTL_IDLE                                                                        0x0649\n#define regSDMA1_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define regSDMA1_RELAX_ORDERING_LUT                                                                     0x064a\n#define regSDMA1_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA1_CHICKEN_BITS_2                                                                         0x064b\n#define regSDMA1_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA1_STATUS3_REG                                                                            0x064c\n#define regSDMA1_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA1_PHYSICAL_ADDR_LO                                                                       0x064d\n#define regSDMA1_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_PHYSICAL_ADDR_HI                                                                       0x064e\n#define regSDMA1_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_PHASE2_QUANTUM                                                                         0x064f\n#define regSDMA1_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define regSDMA1_ERROR_LOG                                                                              0x0650\n#define regSDMA1_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA1_PUB_DUMMY_REG0                                                                         0x0651\n#define regSDMA1_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA1_PUB_DUMMY_REG1                                                                         0x0652\n#define regSDMA1_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA1_PUB_DUMMY_REG2                                                                         0x0653\n#define regSDMA1_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA1_PUB_DUMMY_REG3                                                                         0x0654\n#define regSDMA1_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA1_F32_COUNTER                                                                            0x0655\n#define regSDMA1_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA1_PERFCNT_PERFCOUNTER0_CFG                                                               0x0657\n#define regSDMA1_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      0\n#define regSDMA1_PERFCNT_PERFCOUNTER1_CFG                                                               0x0658\n#define regSDMA1_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      0\n#define regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x0659\n#define regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 0\n#define regSDMA1_PERFCNT_MISC_CNTL                                                                      0x065a\n#define regSDMA1_PERFCNT_MISC_CNTL_BASE_IDX                                                             0\n#define regSDMA1_PERFCNT_PERFCOUNTER_LO                                                                 0x065b\n#define regSDMA1_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        0\n#define regSDMA1_PERFCNT_PERFCOUNTER_HI                                                                 0x065c\n#define regSDMA1_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        0\n#define regSDMA1_CRD_CNTL                                                                               0x065d\n#define regSDMA1_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA1_ULV_CNTL                                                                               0x065f\n#define regSDMA1_ULV_CNTL_BASE_IDX                                                                      0\n#define regSDMA1_EA_DBIT_ADDR_DATA                                                                      0x0660\n#define regSDMA1_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA1_EA_DBIT_ADDR_INDEX                                                                     0x0661\n#define regSDMA1_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA1_STATUS4_REG                                                                            0x0663\n#define regSDMA1_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA1_SCRATCH_RAM_DATA                                                                       0x0664\n#define regSDMA1_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA1_SCRATCH_RAM_ADDR                                                                       0x0665\n#define regSDMA1_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA1_CE_CTRL                                                                                0x0666\n#define regSDMA1_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA1_RAS_STATUS                                                                             0x0667\n#define regSDMA1_RAS_STATUS_BASE_IDX                                                                    0\n#define regSDMA1_CLK_STATUS                                                                             0x0668\n#define regSDMA1_CLK_STATUS_BASE_IDX                                                                    0\n#define regSDMA1_GFX_RB_CNTL                                                                            0x0680\n#define regSDMA1_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA1_GFX_RB_BASE                                                                            0x0681\n#define regSDMA1_GFX_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA1_GFX_RB_BASE_HI                                                                         0x0682\n#define regSDMA1_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA1_GFX_RB_RPTR                                                                            0x0683\n#define regSDMA1_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA1_GFX_RB_RPTR_HI                                                                         0x0684\n#define regSDMA1_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA1_GFX_RB_WPTR                                                                            0x0685\n#define regSDMA1_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA1_GFX_RB_WPTR_HI                                                                         0x0686\n#define regSDMA1_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA1_GFX_RB_WPTR_POLL_CNTL                                                                  0x0687\n#define regSDMA1_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA1_GFX_RB_RPTR_ADDR_HI                                                                    0x0688\n#define regSDMA1_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA1_GFX_RB_RPTR_ADDR_LO                                                                    0x0689\n#define regSDMA1_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA1_GFX_IB_CNTL                                                                            0x068a\n#define regSDMA1_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA1_GFX_IB_RPTR                                                                            0x068b\n#define regSDMA1_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA1_GFX_IB_OFFSET                                                                          0x068c\n#define regSDMA1_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA1_GFX_IB_BASE_LO                                                                         0x068d\n#define regSDMA1_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA1_GFX_IB_BASE_HI                                                                         0x068e\n#define regSDMA1_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA1_GFX_IB_SIZE                                                                            0x068f\n#define regSDMA1_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA1_GFX_SKIP_CNTL                                                                          0x0690\n#define regSDMA1_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA1_GFX_CONTEXT_STATUS                                                                     0x0691\n#define regSDMA1_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA1_GFX_DOORBELL                                                                           0x0692\n#define regSDMA1_GFX_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA1_GFX_CONTEXT_CNTL                                                                       0x0693\n#define regSDMA1_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define regSDMA1_GFX_STATUS                                                                             0x06a8\n#define regSDMA1_GFX_STATUS_BASE_IDX                                                                    0\n#define regSDMA1_GFX_DOORBELL_LOG                                                                       0x06a9\n#define regSDMA1_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA1_GFX_WATERMARK                                                                          0x06aa\n#define regSDMA1_GFX_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA1_GFX_DOORBELL_OFFSET                                                                    0x06ab\n#define regSDMA1_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA1_GFX_CSA_ADDR_LO                                                                        0x06ac\n#define regSDMA1_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA1_GFX_CSA_ADDR_HI                                                                        0x06ad\n#define regSDMA1_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA1_GFX_IB_SUB_REMAIN                                                                      0x06af\n#define regSDMA1_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA1_GFX_PREEMPT                                                                            0x06b0\n#define regSDMA1_GFX_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA1_GFX_DUMMY_REG                                                                          0x06b1\n#define regSDMA1_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA1_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x06b2\n#define regSDMA1_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA1_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x06b3\n#define regSDMA1_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA1_GFX_RB_AQL_CNTL                                                                        0x06b4\n#define regSDMA1_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA1_GFX_MINOR_PTR_UPDATE                                                                   0x06b5\n#define regSDMA1_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA1_GFX_MIDCMD_DATA0                                                                       0x06c0\n#define regSDMA1_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA1                                                                       0x06c1\n#define regSDMA1_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA2                                                                       0x06c2\n#define regSDMA1_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA3                                                                       0x06c3\n#define regSDMA1_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA4                                                                       0x06c4\n#define regSDMA1_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA5                                                                       0x06c5\n#define regSDMA1_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA6                                                                       0x06c6\n#define regSDMA1_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA7                                                                       0x06c7\n#define regSDMA1_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA8                                                                       0x06c8\n#define regSDMA1_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA9                                                                       0x06c9\n#define regSDMA1_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA1_GFX_MIDCMD_DATA10                                                                      0x06ca\n#define regSDMA1_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA1_GFX_MIDCMD_CNTL                                                                        0x06cb\n#define regSDMA1_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA1_PAGE_RB_CNTL                                                                           0x06d8\n#define regSDMA1_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_RB_BASE                                                                           0x06d9\n#define regSDMA1_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_RB_BASE_HI                                                                        0x06da\n#define regSDMA1_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_PAGE_RB_RPTR                                                                           0x06db\n#define regSDMA1_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_RB_RPTR_HI                                                                        0x06dc\n#define regSDMA1_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_PAGE_RB_WPTR                                                                           0x06dd\n#define regSDMA1_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_RB_WPTR_HI                                                                        0x06de\n#define regSDMA1_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_PAGE_RB_WPTR_POLL_CNTL                                                                 0x06df\n#define regSDMA1_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_PAGE_RB_RPTR_ADDR_HI                                                                   0x06e0\n#define regSDMA1_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_PAGE_RB_RPTR_ADDR_LO                                                                   0x06e1\n#define regSDMA1_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_PAGE_IB_CNTL                                                                           0x06e2\n#define regSDMA1_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_IB_RPTR                                                                           0x06e3\n#define regSDMA1_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_IB_OFFSET                                                                         0x06e4\n#define regSDMA1_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_PAGE_IB_BASE_LO                                                                        0x06e5\n#define regSDMA1_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_PAGE_IB_BASE_HI                                                                        0x06e6\n#define regSDMA1_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_PAGE_IB_SIZE                                                                           0x06e7\n#define regSDMA1_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_SKIP_CNTL                                                                         0x06e8\n#define regSDMA1_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_PAGE_CONTEXT_STATUS                                                                    0x06e9\n#define regSDMA1_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_PAGE_DOORBELL                                                                          0x06ea\n#define regSDMA1_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_PAGE_STATUS                                                                            0x0700\n#define regSDMA1_PAGE_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_PAGE_DOORBELL_LOG                                                                      0x0701\n#define regSDMA1_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_PAGE_WATERMARK                                                                         0x0702\n#define regSDMA1_PAGE_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_PAGE_DOORBELL_OFFSET                                                                   0x0703\n#define regSDMA1_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_PAGE_CSA_ADDR_LO                                                                       0x0704\n#define regSDMA1_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_PAGE_CSA_ADDR_HI                                                                       0x0705\n#define regSDMA1_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_PAGE_IB_SUB_REMAIN                                                                     0x0707\n#define regSDMA1_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_PAGE_PREEMPT                                                                           0x0708\n#define regSDMA1_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_PAGE_DUMMY_REG                                                                         0x0709\n#define regSDMA1_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x070a\n#define regSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x070b\n#define regSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_PAGE_RB_AQL_CNTL                                                                       0x070c\n#define regSDMA1_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_PAGE_MINOR_PTR_UPDATE                                                                  0x070d\n#define regSDMA1_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_PAGE_MIDCMD_DATA0                                                                      0x0718\n#define regSDMA1_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA1                                                                      0x0719\n#define regSDMA1_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA2                                                                      0x071a\n#define regSDMA1_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA3                                                                      0x071b\n#define regSDMA1_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA4                                                                      0x071c\n#define regSDMA1_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA5                                                                      0x071d\n#define regSDMA1_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA6                                                                      0x071e\n#define regSDMA1_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA7                                                                      0x071f\n#define regSDMA1_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA8                                                                      0x0720\n#define regSDMA1_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA9                                                                      0x0721\n#define regSDMA1_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_PAGE_MIDCMD_DATA10                                                                     0x0722\n#define regSDMA1_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_PAGE_MIDCMD_CNTL                                                                       0x0723\n#define regSDMA1_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC0_RB_CNTL                                                                           0x0730\n#define regSDMA1_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_RB_BASE                                                                           0x0731\n#define regSDMA1_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_RB_BASE_HI                                                                        0x0732\n#define regSDMA1_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC0_RB_RPTR                                                                           0x0733\n#define regSDMA1_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_RB_RPTR_HI                                                                        0x0734\n#define regSDMA1_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC0_RB_WPTR                                                                           0x0735\n#define regSDMA1_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_RB_WPTR_HI                                                                        0x0736\n#define regSDMA1_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0737\n#define regSDMA1_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC0_RB_RPTR_ADDR_HI                                                                   0x0738\n#define regSDMA1_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC0_RB_RPTR_ADDR_LO                                                                   0x0739\n#define regSDMA1_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC0_IB_CNTL                                                                           0x073a\n#define regSDMA1_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_IB_RPTR                                                                           0x073b\n#define regSDMA1_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_IB_OFFSET                                                                         0x073c\n#define regSDMA1_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC0_IB_BASE_LO                                                                        0x073d\n#define regSDMA1_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC0_IB_BASE_HI                                                                        0x073e\n#define regSDMA1_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC0_IB_SIZE                                                                           0x073f\n#define regSDMA1_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_SKIP_CNTL                                                                         0x0740\n#define regSDMA1_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC0_CONTEXT_STATUS                                                                    0x0741\n#define regSDMA1_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC0_DOORBELL                                                                          0x0742\n#define regSDMA1_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC0_STATUS                                                                            0x0758\n#define regSDMA1_RLC0_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC0_DOORBELL_LOG                                                                      0x0759\n#define regSDMA1_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC0_WATERMARK                                                                         0x075a\n#define regSDMA1_RLC0_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC0_DOORBELL_OFFSET                                                                   0x075b\n#define regSDMA1_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC0_CSA_ADDR_LO                                                                       0x075c\n#define regSDMA1_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC0_CSA_ADDR_HI                                                                       0x075d\n#define regSDMA1_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC0_IB_SUB_REMAIN                                                                     0x075f\n#define regSDMA1_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC0_PREEMPT                                                                           0x0760\n#define regSDMA1_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC0_DUMMY_REG                                                                         0x0761\n#define regSDMA1_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0762\n#define regSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0763\n#define regSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC0_RB_AQL_CNTL                                                                       0x0764\n#define regSDMA1_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC0_MINOR_PTR_UPDATE                                                                  0x0765\n#define regSDMA1_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC0_MIDCMD_DATA0                                                                      0x0770\n#define regSDMA1_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA1                                                                      0x0771\n#define regSDMA1_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA2                                                                      0x0772\n#define regSDMA1_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA3                                                                      0x0773\n#define regSDMA1_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA4                                                                      0x0774\n#define regSDMA1_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA5                                                                      0x0775\n#define regSDMA1_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA6                                                                      0x0776\n#define regSDMA1_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA7                                                                      0x0777\n#define regSDMA1_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA8                                                                      0x0778\n#define regSDMA1_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA9                                                                      0x0779\n#define regSDMA1_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC0_MIDCMD_DATA10                                                                     0x077a\n#define regSDMA1_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC0_MIDCMD_CNTL                                                                       0x077b\n#define regSDMA1_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC1_RB_CNTL                                                                           0x0788\n#define regSDMA1_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_RB_BASE                                                                           0x0789\n#define regSDMA1_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_RB_BASE_HI                                                                        0x078a\n#define regSDMA1_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC1_RB_RPTR                                                                           0x078b\n#define regSDMA1_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_RB_RPTR_HI                                                                        0x078c\n#define regSDMA1_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC1_RB_WPTR                                                                           0x078d\n#define regSDMA1_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_RB_WPTR_HI                                                                        0x078e\n#define regSDMA1_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC1_RB_WPTR_POLL_CNTL                                                                 0x078f\n#define regSDMA1_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC1_RB_RPTR_ADDR_HI                                                                   0x0790\n#define regSDMA1_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC1_RB_RPTR_ADDR_LO                                                                   0x0791\n#define regSDMA1_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC1_IB_CNTL                                                                           0x0792\n#define regSDMA1_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_IB_RPTR                                                                           0x0793\n#define regSDMA1_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_IB_OFFSET                                                                         0x0794\n#define regSDMA1_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC1_IB_BASE_LO                                                                        0x0795\n#define regSDMA1_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC1_IB_BASE_HI                                                                        0x0796\n#define regSDMA1_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC1_IB_SIZE                                                                           0x0797\n#define regSDMA1_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_SKIP_CNTL                                                                         0x0798\n#define regSDMA1_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC1_CONTEXT_STATUS                                                                    0x0799\n#define regSDMA1_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC1_DOORBELL                                                                          0x079a\n#define regSDMA1_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC1_STATUS                                                                            0x07b0\n#define regSDMA1_RLC1_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC1_DOORBELL_LOG                                                                      0x07b1\n#define regSDMA1_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC1_WATERMARK                                                                         0x07b2\n#define regSDMA1_RLC1_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC1_DOORBELL_OFFSET                                                                   0x07b3\n#define regSDMA1_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC1_CSA_ADDR_LO                                                                       0x07b4\n#define regSDMA1_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC1_CSA_ADDR_HI                                                                       0x07b5\n#define regSDMA1_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC1_IB_SUB_REMAIN                                                                     0x07b7\n#define regSDMA1_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC1_PREEMPT                                                                           0x07b8\n#define regSDMA1_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC1_DUMMY_REG                                                                         0x07b9\n#define regSDMA1_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x07ba\n#define regSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x07bb\n#define regSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC1_RB_AQL_CNTL                                                                       0x07bc\n#define regSDMA1_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC1_MINOR_PTR_UPDATE                                                                  0x07bd\n#define regSDMA1_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC1_MIDCMD_DATA0                                                                      0x07c8\n#define regSDMA1_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA1                                                                      0x07c9\n#define regSDMA1_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA2                                                                      0x07ca\n#define regSDMA1_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA3                                                                      0x07cb\n#define regSDMA1_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA4                                                                      0x07cc\n#define regSDMA1_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA5                                                                      0x07cd\n#define regSDMA1_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA6                                                                      0x07ce\n#define regSDMA1_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA7                                                                      0x07cf\n#define regSDMA1_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA8                                                                      0x07d0\n#define regSDMA1_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA9                                                                      0x07d1\n#define regSDMA1_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC1_MIDCMD_DATA10                                                                     0x07d2\n#define regSDMA1_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC1_MIDCMD_CNTL                                                                       0x07d3\n#define regSDMA1_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC2_RB_CNTL                                                                           0x07e0\n#define regSDMA1_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_RB_BASE                                                                           0x07e1\n#define regSDMA1_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_RB_BASE_HI                                                                        0x07e2\n#define regSDMA1_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC2_RB_RPTR                                                                           0x07e3\n#define regSDMA1_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_RB_RPTR_HI                                                                        0x07e4\n#define regSDMA1_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC2_RB_WPTR                                                                           0x07e5\n#define regSDMA1_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_RB_WPTR_HI                                                                        0x07e6\n#define regSDMA1_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC2_RB_WPTR_POLL_CNTL                                                                 0x07e7\n#define regSDMA1_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC2_RB_RPTR_ADDR_HI                                                                   0x07e8\n#define regSDMA1_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC2_RB_RPTR_ADDR_LO                                                                   0x07e9\n#define regSDMA1_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC2_IB_CNTL                                                                           0x07ea\n#define regSDMA1_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_IB_RPTR                                                                           0x07eb\n#define regSDMA1_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_IB_OFFSET                                                                         0x07ec\n#define regSDMA1_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC2_IB_BASE_LO                                                                        0x07ed\n#define regSDMA1_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC2_IB_BASE_HI                                                                        0x07ee\n#define regSDMA1_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC2_IB_SIZE                                                                           0x07ef\n#define regSDMA1_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_SKIP_CNTL                                                                         0x07f0\n#define regSDMA1_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC2_CONTEXT_STATUS                                                                    0x07f1\n#define regSDMA1_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC2_DOORBELL                                                                          0x07f2\n#define regSDMA1_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC2_STATUS                                                                            0x0808\n#define regSDMA1_RLC2_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC2_DOORBELL_LOG                                                                      0x0809\n#define regSDMA1_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC2_WATERMARK                                                                         0x080a\n#define regSDMA1_RLC2_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC2_DOORBELL_OFFSET                                                                   0x080b\n#define regSDMA1_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC2_CSA_ADDR_LO                                                                       0x080c\n#define regSDMA1_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC2_CSA_ADDR_HI                                                                       0x080d\n#define regSDMA1_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC2_IB_SUB_REMAIN                                                                     0x080f\n#define regSDMA1_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC2_PREEMPT                                                                           0x0810\n#define regSDMA1_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC2_DUMMY_REG                                                                         0x0811\n#define regSDMA1_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0812\n#define regSDMA1_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0813\n#define regSDMA1_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC2_RB_AQL_CNTL                                                                       0x0814\n#define regSDMA1_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC2_MINOR_PTR_UPDATE                                                                  0x0815\n#define regSDMA1_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC2_MIDCMD_DATA0                                                                      0x0820\n#define regSDMA1_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA1                                                                      0x0821\n#define regSDMA1_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA2                                                                      0x0822\n#define regSDMA1_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA3                                                                      0x0823\n#define regSDMA1_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA4                                                                      0x0824\n#define regSDMA1_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA5                                                                      0x0825\n#define regSDMA1_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA6                                                                      0x0826\n#define regSDMA1_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA7                                                                      0x0827\n#define regSDMA1_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA8                                                                      0x0828\n#define regSDMA1_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA9                                                                      0x0829\n#define regSDMA1_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC2_MIDCMD_DATA10                                                                     0x082a\n#define regSDMA1_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC2_MIDCMD_CNTL                                                                       0x082b\n#define regSDMA1_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC3_RB_CNTL                                                                           0x0838\n#define regSDMA1_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_RB_BASE                                                                           0x0839\n#define regSDMA1_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_RB_BASE_HI                                                                        0x083a\n#define regSDMA1_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC3_RB_RPTR                                                                           0x083b\n#define regSDMA1_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_RB_RPTR_HI                                                                        0x083c\n#define regSDMA1_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC3_RB_WPTR                                                                           0x083d\n#define regSDMA1_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_RB_WPTR_HI                                                                        0x083e\n#define regSDMA1_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC3_RB_WPTR_POLL_CNTL                                                                 0x083f\n#define regSDMA1_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC3_RB_RPTR_ADDR_HI                                                                   0x0840\n#define regSDMA1_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC3_RB_RPTR_ADDR_LO                                                                   0x0841\n#define regSDMA1_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC3_IB_CNTL                                                                           0x0842\n#define regSDMA1_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_IB_RPTR                                                                           0x0843\n#define regSDMA1_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_IB_OFFSET                                                                         0x0844\n#define regSDMA1_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC3_IB_BASE_LO                                                                        0x0845\n#define regSDMA1_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC3_IB_BASE_HI                                                                        0x0846\n#define regSDMA1_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC3_IB_SIZE                                                                           0x0847\n#define regSDMA1_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_SKIP_CNTL                                                                         0x0848\n#define regSDMA1_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC3_CONTEXT_STATUS                                                                    0x0849\n#define regSDMA1_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC3_DOORBELL                                                                          0x084a\n#define regSDMA1_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC3_STATUS                                                                            0x0860\n#define regSDMA1_RLC3_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC3_DOORBELL_LOG                                                                      0x0861\n#define regSDMA1_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC3_WATERMARK                                                                         0x0862\n#define regSDMA1_RLC3_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC3_DOORBELL_OFFSET                                                                   0x0863\n#define regSDMA1_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC3_CSA_ADDR_LO                                                                       0x0864\n#define regSDMA1_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC3_CSA_ADDR_HI                                                                       0x0865\n#define regSDMA1_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC3_IB_SUB_REMAIN                                                                     0x0867\n#define regSDMA1_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC3_PREEMPT                                                                           0x0868\n#define regSDMA1_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC3_DUMMY_REG                                                                         0x0869\n#define regSDMA1_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x086a\n#define regSDMA1_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x086b\n#define regSDMA1_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC3_RB_AQL_CNTL                                                                       0x086c\n#define regSDMA1_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC3_MINOR_PTR_UPDATE                                                                  0x086d\n#define regSDMA1_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC3_MIDCMD_DATA0                                                                      0x0878\n#define regSDMA1_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA1                                                                      0x0879\n#define regSDMA1_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA2                                                                      0x087a\n#define regSDMA1_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA3                                                                      0x087b\n#define regSDMA1_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA4                                                                      0x087c\n#define regSDMA1_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA5                                                                      0x087d\n#define regSDMA1_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA6                                                                      0x087e\n#define regSDMA1_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA7                                                                      0x087f\n#define regSDMA1_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA8                                                                      0x0880\n#define regSDMA1_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA9                                                                      0x0881\n#define regSDMA1_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC3_MIDCMD_DATA10                                                                     0x0882\n#define regSDMA1_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC3_MIDCMD_CNTL                                                                       0x0883\n#define regSDMA1_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC4_RB_CNTL                                                                           0x0890\n#define regSDMA1_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_RB_BASE                                                                           0x0891\n#define regSDMA1_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_RB_BASE_HI                                                                        0x0892\n#define regSDMA1_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC4_RB_RPTR                                                                           0x0893\n#define regSDMA1_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_RB_RPTR_HI                                                                        0x0894\n#define regSDMA1_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC4_RB_WPTR                                                                           0x0895\n#define regSDMA1_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_RB_WPTR_HI                                                                        0x0896\n#define regSDMA1_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC4_RB_WPTR_POLL_CNTL                                                                 0x0897\n#define regSDMA1_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC4_RB_RPTR_ADDR_HI                                                                   0x0898\n#define regSDMA1_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC4_RB_RPTR_ADDR_LO                                                                   0x0899\n#define regSDMA1_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC4_IB_CNTL                                                                           0x089a\n#define regSDMA1_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_IB_RPTR                                                                           0x089b\n#define regSDMA1_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_IB_OFFSET                                                                         0x089c\n#define regSDMA1_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC4_IB_BASE_LO                                                                        0x089d\n#define regSDMA1_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC4_IB_BASE_HI                                                                        0x089e\n#define regSDMA1_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC4_IB_SIZE                                                                           0x089f\n#define regSDMA1_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_SKIP_CNTL                                                                         0x08a0\n#define regSDMA1_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC4_CONTEXT_STATUS                                                                    0x08a1\n#define regSDMA1_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC4_DOORBELL                                                                          0x08a2\n#define regSDMA1_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC4_STATUS                                                                            0x08b8\n#define regSDMA1_RLC4_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC4_DOORBELL_LOG                                                                      0x08b9\n#define regSDMA1_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC4_WATERMARK                                                                         0x08ba\n#define regSDMA1_RLC4_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC4_DOORBELL_OFFSET                                                                   0x08bb\n#define regSDMA1_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC4_CSA_ADDR_LO                                                                       0x08bc\n#define regSDMA1_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC4_CSA_ADDR_HI                                                                       0x08bd\n#define regSDMA1_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC4_IB_SUB_REMAIN                                                                     0x08bf\n#define regSDMA1_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC4_PREEMPT                                                                           0x08c0\n#define regSDMA1_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC4_DUMMY_REG                                                                         0x08c1\n#define regSDMA1_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x08c2\n#define regSDMA1_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x08c3\n#define regSDMA1_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC4_RB_AQL_CNTL                                                                       0x08c4\n#define regSDMA1_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC4_MINOR_PTR_UPDATE                                                                  0x08c5\n#define regSDMA1_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC4_MIDCMD_DATA0                                                                      0x08d0\n#define regSDMA1_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA1                                                                      0x08d1\n#define regSDMA1_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA2                                                                      0x08d2\n#define regSDMA1_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA3                                                                      0x08d3\n#define regSDMA1_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA4                                                                      0x08d4\n#define regSDMA1_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA5                                                                      0x08d5\n#define regSDMA1_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA6                                                                      0x08d6\n#define regSDMA1_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA7                                                                      0x08d7\n#define regSDMA1_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA8                                                                      0x08d8\n#define regSDMA1_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA9                                                                      0x08d9\n#define regSDMA1_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC4_MIDCMD_DATA10                                                                     0x08da\n#define regSDMA1_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC4_MIDCMD_CNTL                                                                       0x08db\n#define regSDMA1_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC5_RB_CNTL                                                                           0x08e8\n#define regSDMA1_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_RB_BASE                                                                           0x08e9\n#define regSDMA1_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_RB_BASE_HI                                                                        0x08ea\n#define regSDMA1_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC5_RB_RPTR                                                                           0x08eb\n#define regSDMA1_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_RB_RPTR_HI                                                                        0x08ec\n#define regSDMA1_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC5_RB_WPTR                                                                           0x08ed\n#define regSDMA1_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_RB_WPTR_HI                                                                        0x08ee\n#define regSDMA1_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC5_RB_WPTR_POLL_CNTL                                                                 0x08ef\n#define regSDMA1_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC5_RB_RPTR_ADDR_HI                                                                   0x08f0\n#define regSDMA1_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC5_RB_RPTR_ADDR_LO                                                                   0x08f1\n#define regSDMA1_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC5_IB_CNTL                                                                           0x08f2\n#define regSDMA1_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_IB_RPTR                                                                           0x08f3\n#define regSDMA1_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_IB_OFFSET                                                                         0x08f4\n#define regSDMA1_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC5_IB_BASE_LO                                                                        0x08f5\n#define regSDMA1_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC5_IB_BASE_HI                                                                        0x08f6\n#define regSDMA1_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC5_IB_SIZE                                                                           0x08f7\n#define regSDMA1_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_SKIP_CNTL                                                                         0x08f8\n#define regSDMA1_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC5_CONTEXT_STATUS                                                                    0x08f9\n#define regSDMA1_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC5_DOORBELL                                                                          0x08fa\n#define regSDMA1_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC5_STATUS                                                                            0x0910\n#define regSDMA1_RLC5_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC5_DOORBELL_LOG                                                                      0x0911\n#define regSDMA1_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC5_WATERMARK                                                                         0x0912\n#define regSDMA1_RLC5_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC5_DOORBELL_OFFSET                                                                   0x0913\n#define regSDMA1_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC5_CSA_ADDR_LO                                                                       0x0914\n#define regSDMA1_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC5_CSA_ADDR_HI                                                                       0x0915\n#define regSDMA1_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC5_IB_SUB_REMAIN                                                                     0x0917\n#define regSDMA1_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC5_PREEMPT                                                                           0x0918\n#define regSDMA1_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC5_DUMMY_REG                                                                         0x0919\n#define regSDMA1_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x091a\n#define regSDMA1_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x091b\n#define regSDMA1_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC5_RB_AQL_CNTL                                                                       0x091c\n#define regSDMA1_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC5_MINOR_PTR_UPDATE                                                                  0x091d\n#define regSDMA1_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC5_MIDCMD_DATA0                                                                      0x0928\n#define regSDMA1_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA1                                                                      0x0929\n#define regSDMA1_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA2                                                                      0x092a\n#define regSDMA1_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA3                                                                      0x092b\n#define regSDMA1_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA4                                                                      0x092c\n#define regSDMA1_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA5                                                                      0x092d\n#define regSDMA1_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA6                                                                      0x092e\n#define regSDMA1_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA7                                                                      0x092f\n#define regSDMA1_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA8                                                                      0x0930\n#define regSDMA1_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA9                                                                      0x0931\n#define regSDMA1_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC5_MIDCMD_DATA10                                                                     0x0932\n#define regSDMA1_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC5_MIDCMD_CNTL                                                                       0x0933\n#define regSDMA1_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC6_RB_CNTL                                                                           0x0940\n#define regSDMA1_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_RB_BASE                                                                           0x0941\n#define regSDMA1_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_RB_BASE_HI                                                                        0x0942\n#define regSDMA1_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC6_RB_RPTR                                                                           0x0943\n#define regSDMA1_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_RB_RPTR_HI                                                                        0x0944\n#define regSDMA1_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC6_RB_WPTR                                                                           0x0945\n#define regSDMA1_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_RB_WPTR_HI                                                                        0x0946\n#define regSDMA1_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0947\n#define regSDMA1_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC6_RB_RPTR_ADDR_HI                                                                   0x0948\n#define regSDMA1_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC6_RB_RPTR_ADDR_LO                                                                   0x0949\n#define regSDMA1_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC6_IB_CNTL                                                                           0x094a\n#define regSDMA1_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_IB_RPTR                                                                           0x094b\n#define regSDMA1_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_IB_OFFSET                                                                         0x094c\n#define regSDMA1_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC6_IB_BASE_LO                                                                        0x094d\n#define regSDMA1_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC6_IB_BASE_HI                                                                        0x094e\n#define regSDMA1_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC6_IB_SIZE                                                                           0x094f\n#define regSDMA1_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_SKIP_CNTL                                                                         0x0950\n#define regSDMA1_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC6_CONTEXT_STATUS                                                                    0x0951\n#define regSDMA1_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC6_DOORBELL                                                                          0x0952\n#define regSDMA1_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC6_STATUS                                                                            0x0968\n#define regSDMA1_RLC6_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC6_DOORBELL_LOG                                                                      0x0969\n#define regSDMA1_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC6_WATERMARK                                                                         0x096a\n#define regSDMA1_RLC6_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC6_DOORBELL_OFFSET                                                                   0x096b\n#define regSDMA1_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC6_CSA_ADDR_LO                                                                       0x096c\n#define regSDMA1_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC6_CSA_ADDR_HI                                                                       0x096d\n#define regSDMA1_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC6_IB_SUB_REMAIN                                                                     0x096f\n#define regSDMA1_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC6_PREEMPT                                                                           0x0970\n#define regSDMA1_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC6_DUMMY_REG                                                                         0x0971\n#define regSDMA1_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x0972\n#define regSDMA1_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x0973\n#define regSDMA1_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC6_RB_AQL_CNTL                                                                       0x0974\n#define regSDMA1_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC6_MINOR_PTR_UPDATE                                                                  0x0975\n#define regSDMA1_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC6_MIDCMD_DATA0                                                                      0x0980\n#define regSDMA1_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA1                                                                      0x0981\n#define regSDMA1_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA2                                                                      0x0982\n#define regSDMA1_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA3                                                                      0x0983\n#define regSDMA1_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA4                                                                      0x0984\n#define regSDMA1_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA5                                                                      0x0985\n#define regSDMA1_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA6                                                                      0x0986\n#define regSDMA1_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA7                                                                      0x0987\n#define regSDMA1_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA8                                                                      0x0988\n#define regSDMA1_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA9                                                                      0x0989\n#define regSDMA1_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC6_MIDCMD_DATA10                                                                     0x098a\n#define regSDMA1_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC6_MIDCMD_CNTL                                                                       0x098b\n#define regSDMA1_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC7_RB_CNTL                                                                           0x0998\n#define regSDMA1_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_RB_BASE                                                                           0x0999\n#define regSDMA1_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_RB_BASE_HI                                                                        0x099a\n#define regSDMA1_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC7_RB_RPTR                                                                           0x099b\n#define regSDMA1_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_RB_RPTR_HI                                                                        0x099c\n#define regSDMA1_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC7_RB_WPTR                                                                           0x099d\n#define regSDMA1_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_RB_WPTR_HI                                                                        0x099e\n#define regSDMA1_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC7_RB_WPTR_POLL_CNTL                                                                 0x099f\n#define regSDMA1_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA1_RLC7_RB_RPTR_ADDR_HI                                                                   0x09a0\n#define regSDMA1_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA1_RLC7_RB_RPTR_ADDR_LO                                                                   0x09a1\n#define regSDMA1_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA1_RLC7_IB_CNTL                                                                           0x09a2\n#define regSDMA1_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_IB_RPTR                                                                           0x09a3\n#define regSDMA1_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_IB_OFFSET                                                                         0x09a4\n#define regSDMA1_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA1_RLC7_IB_BASE_LO                                                                        0x09a5\n#define regSDMA1_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA1_RLC7_IB_BASE_HI                                                                        0x09a6\n#define regSDMA1_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA1_RLC7_IB_SIZE                                                                           0x09a7\n#define regSDMA1_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_SKIP_CNTL                                                                         0x09a8\n#define regSDMA1_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_RLC7_CONTEXT_STATUS                                                                    0x09a9\n#define regSDMA1_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA1_RLC7_DOORBELL                                                                          0x09aa\n#define regSDMA1_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA1_RLC7_STATUS                                                                            0x09c0\n#define regSDMA1_RLC7_STATUS_BASE_IDX                                                                   0\n#define regSDMA1_RLC7_DOORBELL_LOG                                                                      0x09c1\n#define regSDMA1_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA1_RLC7_WATERMARK                                                                         0x09c2\n#define regSDMA1_RLC7_WATERMARK_BASE_IDX                                                                0\n#define regSDMA1_RLC7_DOORBELL_OFFSET                                                                   0x09c3\n#define regSDMA1_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA1_RLC7_CSA_ADDR_LO                                                                       0x09c4\n#define regSDMA1_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_RLC7_CSA_ADDR_HI                                                                       0x09c5\n#define regSDMA1_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_RLC7_IB_SUB_REMAIN                                                                     0x09c7\n#define regSDMA1_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA1_RLC7_PREEMPT                                                                           0x09c8\n#define regSDMA1_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA1_RLC7_DUMMY_REG                                                                         0x09c9\n#define regSDMA1_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA1_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x09ca\n#define regSDMA1_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA1_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x09cb\n#define regSDMA1_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA1_RLC7_RB_AQL_CNTL                                                                       0x09cc\n#define regSDMA1_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA1_RLC7_MINOR_PTR_UPDATE                                                                  0x09cd\n#define regSDMA1_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA1_RLC7_MIDCMD_DATA0                                                                      0x09d8\n#define regSDMA1_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA1                                                                      0x09d9\n#define regSDMA1_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA2                                                                      0x09da\n#define regSDMA1_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA3                                                                      0x09db\n#define regSDMA1_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA4                                                                      0x09dc\n#define regSDMA1_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA5                                                                      0x09dd\n#define regSDMA1_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA6                                                                      0x09de\n#define regSDMA1_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA7                                                                      0x09df\n#define regSDMA1_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA8                                                                      0x09e0\n#define regSDMA1_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA9                                                                      0x09e1\n#define regSDMA1_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA1_RLC7_MIDCMD_DATA10                                                                     0x09e2\n#define regSDMA1_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA1_RLC7_MIDCMD_CNTL                                                                       0x09e3\n#define regSDMA1_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define regSDMA2_UCODE_ADDR                                                                             0x1cda0\n#define regSDMA2_UCODE_ADDR_BASE_IDX                                                                    0\n#define regSDMA2_UCODE_DATA                                                                             0x1cda1\n#define regSDMA2_UCODE_DATA_BASE_IDX                                                                    0\n#define regSDMA2_VF_ENABLE                                                                              0x1cdaa\n#define regSDMA2_VF_ENABLE_BASE_IDX                                                                     0\n#define regSDMA2_CONTEXT_GROUP_BOUNDARY                                                                 0x1cdb9\n#define regSDMA2_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define regSDMA2_POWER_CNTL                                                                             0x1cdba\n#define regSDMA2_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA2_CLK_CTRL                                                                               0x1cdbb\n#define regSDMA2_CLK_CTRL_BASE_IDX                                                                      0\n#define regSDMA2_CNTL                                                                                   0x1cdbc\n#define regSDMA2_CNTL_BASE_IDX                                                                          0\n#define regSDMA2_CHICKEN_BITS                                                                           0x1cdbd\n#define regSDMA2_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA2_GB_ADDR_CONFIG                                                                         0x1cdbe\n#define regSDMA2_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA2_GB_ADDR_CONFIG_READ                                                                    0x1cdbf\n#define regSDMA2_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA2_RB_RPTR_FETCH_HI                                                                       0x1cdc0\n#define regSDMA2_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA2_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x1cdc1\n#define regSDMA2_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA2_RB_RPTR_FETCH                                                                          0x1cdc2\n#define regSDMA2_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA2_IB_OFFSET_FETCH                                                                        0x1cdc3\n#define regSDMA2_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA2_PROGRAM                                                                                0x1cdc4\n#define regSDMA2_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA2_STATUS_REG                                                                             0x1cdc5\n#define regSDMA2_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA2_STATUS1_REG                                                                            0x1cdc6\n#define regSDMA2_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA2_RD_BURST_CNTL                                                                          0x1cdc7\n#define regSDMA2_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define regSDMA2_HBM_PAGE_CONFIG                                                                        0x1cdc8\n#define regSDMA2_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA2_UCODE_CHECKSUM                                                                         0x1cdc9\n#define regSDMA2_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA2_F32_CNTL                                                                               0x1cdca\n#define regSDMA2_F32_CNTL_BASE_IDX                                                                      0\n#define regSDMA2_FREEZE                                                                                 0x1cdcb\n#define regSDMA2_FREEZE_BASE_IDX                                                                        0\n#define regSDMA2_PHASE0_QUANTUM                                                                         0x1cdcc\n#define regSDMA2_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define regSDMA2_PHASE1_QUANTUM                                                                         0x1cdcd\n#define regSDMA2_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define regCC_SDMA2_EDC_CONFIG                                                                          0x1cdd2\n#define regCC_SDMA2_EDC_CONFIG_BASE_IDX                                                                 0\n#define regSDMA2_BA_THRESHOLD                                                                           0x1cdd3\n#define regSDMA2_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA2_ID                                                                                     0x1cdd4\n#define regSDMA2_ID_BASE_IDX                                                                            0\n#define regSDMA2_VERSION                                                                                0x1cdd5\n#define regSDMA2_VERSION_BASE_IDX                                                                       0\n#define regSDMA2_EDC_COUNTER                                                                            0x1cdd6\n#define regSDMA2_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA2_EDC_COUNTER2                                                                           0x1cdd7\n#define regSDMA2_EDC_COUNTER2_BASE_IDX                                                                  0\n#define regSDMA2_STATUS2_REG                                                                            0x1cdd8\n#define regSDMA2_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA2_ATOMIC_CNTL                                                                            0x1cdd9\n#define regSDMA2_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA2_ATOMIC_PREOP_LO                                                                        0x1cdda\n#define regSDMA2_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA2_ATOMIC_PREOP_HI                                                                        0x1cddb\n#define regSDMA2_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_CNTL                                                                             0x1cddc\n#define regSDMA2_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA2_UTCL1_WATERMK                                                                          0x1cddd\n#define regSDMA2_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA2_UTCL1_RD_STATUS                                                                        0x1cdde\n#define regSDMA2_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_WR_STATUS                                                                        0x1cddf\n#define regSDMA2_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_INV0                                                                             0x1cde0\n#define regSDMA2_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA2_UTCL1_INV1                                                                             0x1cde1\n#define regSDMA2_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA2_UTCL1_INV2                                                                             0x1cde2\n#define regSDMA2_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA2_UTCL1_RD_XNACK0                                                                        0x1cde3\n#define regSDMA2_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_RD_XNACK1                                                                        0x1cde4\n#define regSDMA2_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_WR_XNACK0                                                                        0x1cde5\n#define regSDMA2_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_WR_XNACK1                                                                        0x1cde6\n#define regSDMA2_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA2_UTCL1_TIMEOUT                                                                          0x1cde7\n#define regSDMA2_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA2_UTCL1_PAGE                                                                             0x1cde8\n#define regSDMA2_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA2_POWER_CNTL_IDLE                                                                        0x1cde9\n#define regSDMA2_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define regSDMA2_RELAX_ORDERING_LUT                                                                     0x1cdea\n#define regSDMA2_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA2_CHICKEN_BITS_2                                                                         0x1cdeb\n#define regSDMA2_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA2_STATUS3_REG                                                                            0x1cdec\n#define regSDMA2_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA2_PHYSICAL_ADDR_LO                                                                       0x1cded\n#define regSDMA2_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_PHYSICAL_ADDR_HI                                                                       0x1cdee\n#define regSDMA2_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_PHASE2_QUANTUM                                                                         0x1cdef\n#define regSDMA2_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define regSDMA2_ERROR_LOG                                                                              0x1cdf0\n#define regSDMA2_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA2_PUB_DUMMY_REG0                                                                         0x1cdf1\n#define regSDMA2_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA2_PUB_DUMMY_REG1                                                                         0x1cdf2\n#define regSDMA2_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA2_PUB_DUMMY_REG2                                                                         0x1cdf3\n#define regSDMA2_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA2_PUB_DUMMY_REG3                                                                         0x1cdf4\n#define regSDMA2_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA2_F32_COUNTER                                                                            0x1cdf5\n#define regSDMA2_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA2_PERFCNT_PERFCOUNTER0_CFG                                                               0x1cdf7\n#define regSDMA2_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      0\n#define regSDMA2_PERFCNT_PERFCOUNTER1_CFG                                                               0x1cdf8\n#define regSDMA2_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      0\n#define regSDMA2_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x1cdf9\n#define regSDMA2_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 0\n#define regSDMA2_PERFCNT_MISC_CNTL                                                                      0x1cdfa\n#define regSDMA2_PERFCNT_MISC_CNTL_BASE_IDX                                                             0\n#define regSDMA2_PERFCNT_PERFCOUNTER_LO                                                                 0x1cdfb\n#define regSDMA2_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        0\n#define regSDMA2_PERFCNT_PERFCOUNTER_HI                                                                 0x1cdfc\n#define regSDMA2_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        0\n#define regSDMA2_CRD_CNTL                                                                               0x1cdfd\n#define regSDMA2_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA2_ULV_CNTL                                                                               0x1cdff\n#define regSDMA2_ULV_CNTL_BASE_IDX                                                                      0\n#define regSDMA2_EA_DBIT_ADDR_DATA                                                                      0x1ce00\n#define regSDMA2_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA2_EA_DBIT_ADDR_INDEX                                                                     0x1ce01\n#define regSDMA2_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA2_STATUS4_REG                                                                            0x1ce03\n#define regSDMA2_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA2_SCRATCH_RAM_DATA                                                                       0x1ce04\n#define regSDMA2_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA2_SCRATCH_RAM_ADDR                                                                       0x1ce05\n#define regSDMA2_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA2_CE_CTRL                                                                                0x1ce06\n#define regSDMA2_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA2_RAS_STATUS                                                                             0x1ce07\n#define regSDMA2_RAS_STATUS_BASE_IDX                                                                    0\n#define regSDMA2_CLK_STATUS                                                                             0x1ce08\n#define regSDMA2_CLK_STATUS_BASE_IDX                                                                    0\n#define regSDMA2_GFX_RB_CNTL                                                                            0x1ce20\n#define regSDMA2_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA2_GFX_RB_BASE                                                                            0x1ce21\n#define regSDMA2_GFX_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA2_GFX_RB_BASE_HI                                                                         0x1ce22\n#define regSDMA2_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA2_GFX_RB_RPTR                                                                            0x1ce23\n#define regSDMA2_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA2_GFX_RB_RPTR_HI                                                                         0x1ce24\n#define regSDMA2_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA2_GFX_RB_WPTR                                                                            0x1ce25\n#define regSDMA2_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA2_GFX_RB_WPTR_HI                                                                         0x1ce26\n#define regSDMA2_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA2_GFX_RB_WPTR_POLL_CNTL                                                                  0x1ce27\n#define regSDMA2_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA2_GFX_RB_RPTR_ADDR_HI                                                                    0x1ce28\n#define regSDMA2_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA2_GFX_RB_RPTR_ADDR_LO                                                                    0x1ce29\n#define regSDMA2_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA2_GFX_IB_CNTL                                                                            0x1ce2a\n#define regSDMA2_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA2_GFX_IB_RPTR                                                                            0x1ce2b\n#define regSDMA2_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA2_GFX_IB_OFFSET                                                                          0x1ce2c\n#define regSDMA2_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA2_GFX_IB_BASE_LO                                                                         0x1ce2d\n#define regSDMA2_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA2_GFX_IB_BASE_HI                                                                         0x1ce2e\n#define regSDMA2_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA2_GFX_IB_SIZE                                                                            0x1ce2f\n#define regSDMA2_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA2_GFX_SKIP_CNTL                                                                          0x1ce30\n#define regSDMA2_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA2_GFX_CONTEXT_STATUS                                                                     0x1ce31\n#define regSDMA2_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA2_GFX_DOORBELL                                                                           0x1ce32\n#define regSDMA2_GFX_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA2_GFX_CONTEXT_CNTL                                                                       0x1ce33\n#define regSDMA2_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define regSDMA2_GFX_STATUS                                                                             0x1ce48\n#define regSDMA2_GFX_STATUS_BASE_IDX                                                                    0\n#define regSDMA2_GFX_DOORBELL_LOG                                                                       0x1ce49\n#define regSDMA2_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA2_GFX_WATERMARK                                                                          0x1ce4a\n#define regSDMA2_GFX_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA2_GFX_DOORBELL_OFFSET                                                                    0x1ce4b\n#define regSDMA2_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA2_GFX_CSA_ADDR_LO                                                                        0x1ce4c\n#define regSDMA2_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA2_GFX_CSA_ADDR_HI                                                                        0x1ce4d\n#define regSDMA2_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA2_GFX_IB_SUB_REMAIN                                                                      0x1ce4f\n#define regSDMA2_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA2_GFX_PREEMPT                                                                            0x1ce50\n#define regSDMA2_GFX_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA2_GFX_DUMMY_REG                                                                          0x1ce51\n#define regSDMA2_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA2_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x1ce52\n#define regSDMA2_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA2_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x1ce53\n#define regSDMA2_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA2_GFX_RB_AQL_CNTL                                                                        0x1ce54\n#define regSDMA2_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA2_GFX_MINOR_PTR_UPDATE                                                                   0x1ce55\n#define regSDMA2_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA2_GFX_MIDCMD_DATA0                                                                       0x1ce60\n#define regSDMA2_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA1                                                                       0x1ce61\n#define regSDMA2_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA2                                                                       0x1ce62\n#define regSDMA2_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA3                                                                       0x1ce63\n#define regSDMA2_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA4                                                                       0x1ce64\n#define regSDMA2_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA5                                                                       0x1ce65\n#define regSDMA2_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA6                                                                       0x1ce66\n#define regSDMA2_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA7                                                                       0x1ce67\n#define regSDMA2_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA8                                                                       0x1ce68\n#define regSDMA2_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA9                                                                       0x1ce69\n#define regSDMA2_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA2_GFX_MIDCMD_DATA10                                                                      0x1ce6a\n#define regSDMA2_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA2_GFX_MIDCMD_CNTL                                                                        0x1ce6b\n#define regSDMA2_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA2_PAGE_RB_CNTL                                                                           0x1ce78\n#define regSDMA2_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_RB_BASE                                                                           0x1ce79\n#define regSDMA2_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_RB_BASE_HI                                                                        0x1ce7a\n#define regSDMA2_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_PAGE_RB_RPTR                                                                           0x1ce7b\n#define regSDMA2_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_RB_RPTR_HI                                                                        0x1ce7c\n#define regSDMA2_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_PAGE_RB_WPTR                                                                           0x1ce7d\n#define regSDMA2_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_RB_WPTR_HI                                                                        0x1ce7e\n#define regSDMA2_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_PAGE_RB_WPTR_POLL_CNTL                                                                 0x1ce7f\n#define regSDMA2_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_PAGE_RB_RPTR_ADDR_HI                                                                   0x1ce80\n#define regSDMA2_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_PAGE_RB_RPTR_ADDR_LO                                                                   0x1ce81\n#define regSDMA2_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_PAGE_IB_CNTL                                                                           0x1ce82\n#define regSDMA2_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_IB_RPTR                                                                           0x1ce83\n#define regSDMA2_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_IB_OFFSET                                                                         0x1ce84\n#define regSDMA2_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_PAGE_IB_BASE_LO                                                                        0x1ce85\n#define regSDMA2_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_PAGE_IB_BASE_HI                                                                        0x1ce86\n#define regSDMA2_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_PAGE_IB_SIZE                                                                           0x1ce87\n#define regSDMA2_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_SKIP_CNTL                                                                         0x1ce88\n#define regSDMA2_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_PAGE_CONTEXT_STATUS                                                                    0x1ce89\n#define regSDMA2_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_PAGE_DOORBELL                                                                          0x1ce8a\n#define regSDMA2_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_PAGE_STATUS                                                                            0x1cea0\n#define regSDMA2_PAGE_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_PAGE_DOORBELL_LOG                                                                      0x1cea1\n#define regSDMA2_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_PAGE_WATERMARK                                                                         0x1cea2\n#define regSDMA2_PAGE_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_PAGE_DOORBELL_OFFSET                                                                   0x1cea3\n#define regSDMA2_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_PAGE_CSA_ADDR_LO                                                                       0x1cea4\n#define regSDMA2_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_PAGE_CSA_ADDR_HI                                                                       0x1cea5\n#define regSDMA2_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_PAGE_IB_SUB_REMAIN                                                                     0x1cea7\n#define regSDMA2_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_PAGE_PREEMPT                                                                           0x1cea8\n#define regSDMA2_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_PAGE_DUMMY_REG                                                                         0x1cea9\n#define regSDMA2_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x1ceaa\n#define regSDMA2_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x1ceab\n#define regSDMA2_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_PAGE_RB_AQL_CNTL                                                                       0x1ceac\n#define regSDMA2_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_PAGE_MINOR_PTR_UPDATE                                                                  0x1cead\n#define regSDMA2_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_PAGE_MIDCMD_DATA0                                                                      0x1ceb8\n#define regSDMA2_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA1                                                                      0x1ceb9\n#define regSDMA2_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA2                                                                      0x1ceba\n#define regSDMA2_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA3                                                                      0x1cebb\n#define regSDMA2_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA4                                                                      0x1cebc\n#define regSDMA2_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA5                                                                      0x1cebd\n#define regSDMA2_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA6                                                                      0x1cebe\n#define regSDMA2_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA7                                                                      0x1cebf\n#define regSDMA2_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA8                                                                      0x1cec0\n#define regSDMA2_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA9                                                                      0x1cec1\n#define regSDMA2_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_PAGE_MIDCMD_DATA10                                                                     0x1cec2\n#define regSDMA2_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_PAGE_MIDCMD_CNTL                                                                       0x1cec3\n#define regSDMA2_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC0_RB_CNTL                                                                           0x1ced0\n#define regSDMA2_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_RB_BASE                                                                           0x1ced1\n#define regSDMA2_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_RB_BASE_HI                                                                        0x1ced2\n#define regSDMA2_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC0_RB_RPTR                                                                           0x1ced3\n#define regSDMA2_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_RB_RPTR_HI                                                                        0x1ced4\n#define regSDMA2_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC0_RB_WPTR                                                                           0x1ced5\n#define regSDMA2_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_RB_WPTR_HI                                                                        0x1ced6\n#define regSDMA2_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC0_RB_WPTR_POLL_CNTL                                                                 0x1ced7\n#define regSDMA2_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC0_RB_RPTR_ADDR_HI                                                                   0x1ced8\n#define regSDMA2_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC0_RB_RPTR_ADDR_LO                                                                   0x1ced9\n#define regSDMA2_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC0_IB_CNTL                                                                           0x1ceda\n#define regSDMA2_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_IB_RPTR                                                                           0x1cedb\n#define regSDMA2_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_IB_OFFSET                                                                         0x1cedc\n#define regSDMA2_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC0_IB_BASE_LO                                                                        0x1cedd\n#define regSDMA2_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC0_IB_BASE_HI                                                                        0x1cede\n#define regSDMA2_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC0_IB_SIZE                                                                           0x1cedf\n#define regSDMA2_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_SKIP_CNTL                                                                         0x1cee0\n#define regSDMA2_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC0_CONTEXT_STATUS                                                                    0x1cee1\n#define regSDMA2_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC0_DOORBELL                                                                          0x1cee2\n#define regSDMA2_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC0_STATUS                                                                            0x1cef8\n#define regSDMA2_RLC0_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC0_DOORBELL_LOG                                                                      0x1cef9\n#define regSDMA2_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC0_WATERMARK                                                                         0x1cefa\n#define regSDMA2_RLC0_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC0_DOORBELL_OFFSET                                                                   0x1cefb\n#define regSDMA2_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC0_CSA_ADDR_LO                                                                       0x1cefc\n#define regSDMA2_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC0_CSA_ADDR_HI                                                                       0x1cefd\n#define regSDMA2_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC0_IB_SUB_REMAIN                                                                     0x1ceff\n#define regSDMA2_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC0_PREEMPT                                                                           0x1cf00\n#define regSDMA2_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC0_DUMMY_REG                                                                         0x1cf01\n#define regSDMA2_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x1cf02\n#define regSDMA2_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x1cf03\n#define regSDMA2_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC0_RB_AQL_CNTL                                                                       0x1cf04\n#define regSDMA2_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC0_MINOR_PTR_UPDATE                                                                  0x1cf05\n#define regSDMA2_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC0_MIDCMD_DATA0                                                                      0x1cf10\n#define regSDMA2_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA1                                                                      0x1cf11\n#define regSDMA2_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA2                                                                      0x1cf12\n#define regSDMA2_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA3                                                                      0x1cf13\n#define regSDMA2_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA4                                                                      0x1cf14\n#define regSDMA2_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA5                                                                      0x1cf15\n#define regSDMA2_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA6                                                                      0x1cf16\n#define regSDMA2_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA7                                                                      0x1cf17\n#define regSDMA2_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA8                                                                      0x1cf18\n#define regSDMA2_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA9                                                                      0x1cf19\n#define regSDMA2_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC0_MIDCMD_DATA10                                                                     0x1cf1a\n#define regSDMA2_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC0_MIDCMD_CNTL                                                                       0x1cf1b\n#define regSDMA2_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC1_RB_CNTL                                                                           0x1cf28\n#define regSDMA2_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_RB_BASE                                                                           0x1cf29\n#define regSDMA2_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_RB_BASE_HI                                                                        0x1cf2a\n#define regSDMA2_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC1_RB_RPTR                                                                           0x1cf2b\n#define regSDMA2_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_RB_RPTR_HI                                                                        0x1cf2c\n#define regSDMA2_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC1_RB_WPTR                                                                           0x1cf2d\n#define regSDMA2_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_RB_WPTR_HI                                                                        0x1cf2e\n#define regSDMA2_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC1_RB_WPTR_POLL_CNTL                                                                 0x1cf2f\n#define regSDMA2_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC1_RB_RPTR_ADDR_HI                                                                   0x1cf30\n#define regSDMA2_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC1_RB_RPTR_ADDR_LO                                                                   0x1cf31\n#define regSDMA2_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC1_IB_CNTL                                                                           0x1cf32\n#define regSDMA2_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_IB_RPTR                                                                           0x1cf33\n#define regSDMA2_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_IB_OFFSET                                                                         0x1cf34\n#define regSDMA2_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC1_IB_BASE_LO                                                                        0x1cf35\n#define regSDMA2_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC1_IB_BASE_HI                                                                        0x1cf36\n#define regSDMA2_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC1_IB_SIZE                                                                           0x1cf37\n#define regSDMA2_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_SKIP_CNTL                                                                         0x1cf38\n#define regSDMA2_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC1_CONTEXT_STATUS                                                                    0x1cf39\n#define regSDMA2_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC1_DOORBELL                                                                          0x1cf3a\n#define regSDMA2_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC1_STATUS                                                                            0x1cf50\n#define regSDMA2_RLC1_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC1_DOORBELL_LOG                                                                      0x1cf51\n#define regSDMA2_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC1_WATERMARK                                                                         0x1cf52\n#define regSDMA2_RLC1_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC1_DOORBELL_OFFSET                                                                   0x1cf53\n#define regSDMA2_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC1_CSA_ADDR_LO                                                                       0x1cf54\n#define regSDMA2_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC1_CSA_ADDR_HI                                                                       0x1cf55\n#define regSDMA2_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC1_IB_SUB_REMAIN                                                                     0x1cf57\n#define regSDMA2_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC1_PREEMPT                                                                           0x1cf58\n#define regSDMA2_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC1_DUMMY_REG                                                                         0x1cf59\n#define regSDMA2_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x1cf5a\n#define regSDMA2_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x1cf5b\n#define regSDMA2_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC1_RB_AQL_CNTL                                                                       0x1cf5c\n#define regSDMA2_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC1_MINOR_PTR_UPDATE                                                                  0x1cf5d\n#define regSDMA2_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC1_MIDCMD_DATA0                                                                      0x1cf68\n#define regSDMA2_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA1                                                                      0x1cf69\n#define regSDMA2_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA2                                                                      0x1cf6a\n#define regSDMA2_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA3                                                                      0x1cf6b\n#define regSDMA2_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA4                                                                      0x1cf6c\n#define regSDMA2_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA5                                                                      0x1cf6d\n#define regSDMA2_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA6                                                                      0x1cf6e\n#define regSDMA2_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA7                                                                      0x1cf6f\n#define regSDMA2_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA8                                                                      0x1cf70\n#define regSDMA2_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA9                                                                      0x1cf71\n#define regSDMA2_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC1_MIDCMD_DATA10                                                                     0x1cf72\n#define regSDMA2_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC1_MIDCMD_CNTL                                                                       0x1cf73\n#define regSDMA2_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC2_RB_CNTL                                                                           0x1cf80\n#define regSDMA2_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_RB_BASE                                                                           0x1cf81\n#define regSDMA2_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_RB_BASE_HI                                                                        0x1cf82\n#define regSDMA2_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC2_RB_RPTR                                                                           0x1cf83\n#define regSDMA2_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_RB_RPTR_HI                                                                        0x1cf84\n#define regSDMA2_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC2_RB_WPTR                                                                           0x1cf85\n#define regSDMA2_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_RB_WPTR_HI                                                                        0x1cf86\n#define regSDMA2_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC2_RB_WPTR_POLL_CNTL                                                                 0x1cf87\n#define regSDMA2_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC2_RB_RPTR_ADDR_HI                                                                   0x1cf88\n#define regSDMA2_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC2_RB_RPTR_ADDR_LO                                                                   0x1cf89\n#define regSDMA2_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC2_IB_CNTL                                                                           0x1cf8a\n#define regSDMA2_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_IB_RPTR                                                                           0x1cf8b\n#define regSDMA2_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_IB_OFFSET                                                                         0x1cf8c\n#define regSDMA2_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC2_IB_BASE_LO                                                                        0x1cf8d\n#define regSDMA2_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC2_IB_BASE_HI                                                                        0x1cf8e\n#define regSDMA2_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC2_IB_SIZE                                                                           0x1cf8f\n#define regSDMA2_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_SKIP_CNTL                                                                         0x1cf90\n#define regSDMA2_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC2_CONTEXT_STATUS                                                                    0x1cf91\n#define regSDMA2_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC2_DOORBELL                                                                          0x1cf92\n#define regSDMA2_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC2_STATUS                                                                            0x1cfa8\n#define regSDMA2_RLC2_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC2_DOORBELL_LOG                                                                      0x1cfa9\n#define regSDMA2_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC2_WATERMARK                                                                         0x1cfaa\n#define regSDMA2_RLC2_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC2_DOORBELL_OFFSET                                                                   0x1cfab\n#define regSDMA2_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC2_CSA_ADDR_LO                                                                       0x1cfac\n#define regSDMA2_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC2_CSA_ADDR_HI                                                                       0x1cfad\n#define regSDMA2_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC2_IB_SUB_REMAIN                                                                     0x1cfaf\n#define regSDMA2_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC2_PREEMPT                                                                           0x1cfb0\n#define regSDMA2_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC2_DUMMY_REG                                                                         0x1cfb1\n#define regSDMA2_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x1cfb2\n#define regSDMA2_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x1cfb3\n#define regSDMA2_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC2_RB_AQL_CNTL                                                                       0x1cfb4\n#define regSDMA2_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC2_MINOR_PTR_UPDATE                                                                  0x1cfb5\n#define regSDMA2_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC2_MIDCMD_DATA0                                                                      0x1cfc0\n#define regSDMA2_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA1                                                                      0x1cfc1\n#define regSDMA2_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA2                                                                      0x1cfc2\n#define regSDMA2_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA3                                                                      0x1cfc3\n#define regSDMA2_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA4                                                                      0x1cfc4\n#define regSDMA2_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA5                                                                      0x1cfc5\n#define regSDMA2_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA6                                                                      0x1cfc6\n#define regSDMA2_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA7                                                                      0x1cfc7\n#define regSDMA2_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA8                                                                      0x1cfc8\n#define regSDMA2_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA9                                                                      0x1cfc9\n#define regSDMA2_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC2_MIDCMD_DATA10                                                                     0x1cfca\n#define regSDMA2_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC2_MIDCMD_CNTL                                                                       0x1cfcb\n#define regSDMA2_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC3_RB_CNTL                                                                           0x1cfd8\n#define regSDMA2_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_RB_BASE                                                                           0x1cfd9\n#define regSDMA2_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_RB_BASE_HI                                                                        0x1cfda\n#define regSDMA2_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC3_RB_RPTR                                                                           0x1cfdb\n#define regSDMA2_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_RB_RPTR_HI                                                                        0x1cfdc\n#define regSDMA2_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC3_RB_WPTR                                                                           0x1cfdd\n#define regSDMA2_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_RB_WPTR_HI                                                                        0x1cfde\n#define regSDMA2_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC3_RB_WPTR_POLL_CNTL                                                                 0x1cfdf\n#define regSDMA2_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC3_RB_RPTR_ADDR_HI                                                                   0x1cfe0\n#define regSDMA2_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC3_RB_RPTR_ADDR_LO                                                                   0x1cfe1\n#define regSDMA2_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC3_IB_CNTL                                                                           0x1cfe2\n#define regSDMA2_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_IB_RPTR                                                                           0x1cfe3\n#define regSDMA2_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_IB_OFFSET                                                                         0x1cfe4\n#define regSDMA2_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC3_IB_BASE_LO                                                                        0x1cfe5\n#define regSDMA2_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC3_IB_BASE_HI                                                                        0x1cfe6\n#define regSDMA2_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC3_IB_SIZE                                                                           0x1cfe7\n#define regSDMA2_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_SKIP_CNTL                                                                         0x1cfe8\n#define regSDMA2_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC3_CONTEXT_STATUS                                                                    0x1cfe9\n#define regSDMA2_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC3_DOORBELL                                                                          0x1cfea\n#define regSDMA2_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC3_STATUS                                                                            0x1d000\n#define regSDMA2_RLC3_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC3_DOORBELL_LOG                                                                      0x1d001\n#define regSDMA2_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC3_WATERMARK                                                                         0x1d002\n#define regSDMA2_RLC3_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC3_DOORBELL_OFFSET                                                                   0x1d003\n#define regSDMA2_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC3_CSA_ADDR_LO                                                                       0x1d004\n#define regSDMA2_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC3_CSA_ADDR_HI                                                                       0x1d005\n#define regSDMA2_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC3_IB_SUB_REMAIN                                                                     0x1d007\n#define regSDMA2_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC3_PREEMPT                                                                           0x1d008\n#define regSDMA2_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC3_DUMMY_REG                                                                         0x1d009\n#define regSDMA2_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x1d00a\n#define regSDMA2_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x1d00b\n#define regSDMA2_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC3_RB_AQL_CNTL                                                                       0x1d00c\n#define regSDMA2_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC3_MINOR_PTR_UPDATE                                                                  0x1d00d\n#define regSDMA2_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC3_MIDCMD_DATA0                                                                      0x1d018\n#define regSDMA2_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA1                                                                      0x1d019\n#define regSDMA2_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA2                                                                      0x1d01a\n#define regSDMA2_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA3                                                                      0x1d01b\n#define regSDMA2_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA4                                                                      0x1d01c\n#define regSDMA2_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA5                                                                      0x1d01d\n#define regSDMA2_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA6                                                                      0x1d01e\n#define regSDMA2_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA7                                                                      0x1d01f\n#define regSDMA2_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA8                                                                      0x1d020\n#define regSDMA2_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA9                                                                      0x1d021\n#define regSDMA2_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC3_MIDCMD_DATA10                                                                     0x1d022\n#define regSDMA2_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC3_MIDCMD_CNTL                                                                       0x1d023\n#define regSDMA2_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC4_RB_CNTL                                                                           0x1d030\n#define regSDMA2_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_RB_BASE                                                                           0x1d031\n#define regSDMA2_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_RB_BASE_HI                                                                        0x1d032\n#define regSDMA2_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC4_RB_RPTR                                                                           0x1d033\n#define regSDMA2_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_RB_RPTR_HI                                                                        0x1d034\n#define regSDMA2_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC4_RB_WPTR                                                                           0x1d035\n#define regSDMA2_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_RB_WPTR_HI                                                                        0x1d036\n#define regSDMA2_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC4_RB_WPTR_POLL_CNTL                                                                 0x1d037\n#define regSDMA2_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC4_RB_RPTR_ADDR_HI                                                                   0x1d038\n#define regSDMA2_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC4_RB_RPTR_ADDR_LO                                                                   0x1d039\n#define regSDMA2_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC4_IB_CNTL                                                                           0x1d03a\n#define regSDMA2_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_IB_RPTR                                                                           0x1d03b\n#define regSDMA2_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_IB_OFFSET                                                                         0x1d03c\n#define regSDMA2_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC4_IB_BASE_LO                                                                        0x1d03d\n#define regSDMA2_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC4_IB_BASE_HI                                                                        0x1d03e\n#define regSDMA2_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC4_IB_SIZE                                                                           0x1d03f\n#define regSDMA2_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_SKIP_CNTL                                                                         0x1d040\n#define regSDMA2_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC4_CONTEXT_STATUS                                                                    0x1d041\n#define regSDMA2_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC4_DOORBELL                                                                          0x1d042\n#define regSDMA2_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC4_STATUS                                                                            0x1d058\n#define regSDMA2_RLC4_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC4_DOORBELL_LOG                                                                      0x1d059\n#define regSDMA2_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC4_WATERMARK                                                                         0x1d05a\n#define regSDMA2_RLC4_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC4_DOORBELL_OFFSET                                                                   0x1d05b\n#define regSDMA2_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC4_CSA_ADDR_LO                                                                       0x1d05c\n#define regSDMA2_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC4_CSA_ADDR_HI                                                                       0x1d05d\n#define regSDMA2_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC4_IB_SUB_REMAIN                                                                     0x1d05f\n#define regSDMA2_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC4_PREEMPT                                                                           0x1d060\n#define regSDMA2_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC4_DUMMY_REG                                                                         0x1d061\n#define regSDMA2_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x1d062\n#define regSDMA2_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x1d063\n#define regSDMA2_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC4_RB_AQL_CNTL                                                                       0x1d064\n#define regSDMA2_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC4_MINOR_PTR_UPDATE                                                                  0x1d065\n#define regSDMA2_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC4_MIDCMD_DATA0                                                                      0x1d070\n#define regSDMA2_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA1                                                                      0x1d071\n#define regSDMA2_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA2                                                                      0x1d072\n#define regSDMA2_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA3                                                                      0x1d073\n#define regSDMA2_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA4                                                                      0x1d074\n#define regSDMA2_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA5                                                                      0x1d075\n#define regSDMA2_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA6                                                                      0x1d076\n#define regSDMA2_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA7                                                                      0x1d077\n#define regSDMA2_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA8                                                                      0x1d078\n#define regSDMA2_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA9                                                                      0x1d079\n#define regSDMA2_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC4_MIDCMD_DATA10                                                                     0x1d07a\n#define regSDMA2_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC4_MIDCMD_CNTL                                                                       0x1d07b\n#define regSDMA2_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC5_RB_CNTL                                                                           0x1d088\n#define regSDMA2_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_RB_BASE                                                                           0x1d089\n#define regSDMA2_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_RB_BASE_HI                                                                        0x1d08a\n#define regSDMA2_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC5_RB_RPTR                                                                           0x1d08b\n#define regSDMA2_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_RB_RPTR_HI                                                                        0x1d08c\n#define regSDMA2_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC5_RB_WPTR                                                                           0x1d08d\n#define regSDMA2_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_RB_WPTR_HI                                                                        0x1d08e\n#define regSDMA2_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC5_RB_WPTR_POLL_CNTL                                                                 0x1d08f\n#define regSDMA2_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC5_RB_RPTR_ADDR_HI                                                                   0x1d090\n#define regSDMA2_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC5_RB_RPTR_ADDR_LO                                                                   0x1d091\n#define regSDMA2_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC5_IB_CNTL                                                                           0x1d092\n#define regSDMA2_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_IB_RPTR                                                                           0x1d093\n#define regSDMA2_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_IB_OFFSET                                                                         0x1d094\n#define regSDMA2_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC5_IB_BASE_LO                                                                        0x1d095\n#define regSDMA2_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC5_IB_BASE_HI                                                                        0x1d096\n#define regSDMA2_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC5_IB_SIZE                                                                           0x1d097\n#define regSDMA2_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_SKIP_CNTL                                                                         0x1d098\n#define regSDMA2_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC5_CONTEXT_STATUS                                                                    0x1d099\n#define regSDMA2_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC5_DOORBELL                                                                          0x1d09a\n#define regSDMA2_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC5_STATUS                                                                            0x1d0b0\n#define regSDMA2_RLC5_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC5_DOORBELL_LOG                                                                      0x1d0b1\n#define regSDMA2_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC5_WATERMARK                                                                         0x1d0b2\n#define regSDMA2_RLC5_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC5_DOORBELL_OFFSET                                                                   0x1d0b3\n#define regSDMA2_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC5_CSA_ADDR_LO                                                                       0x1d0b4\n#define regSDMA2_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC5_CSA_ADDR_HI                                                                       0x1d0b5\n#define regSDMA2_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC5_IB_SUB_REMAIN                                                                     0x1d0b7\n#define regSDMA2_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC5_PREEMPT                                                                           0x1d0b8\n#define regSDMA2_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC5_DUMMY_REG                                                                         0x1d0b9\n#define regSDMA2_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x1d0ba\n#define regSDMA2_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x1d0bb\n#define regSDMA2_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC5_RB_AQL_CNTL                                                                       0x1d0bc\n#define regSDMA2_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC5_MINOR_PTR_UPDATE                                                                  0x1d0bd\n#define regSDMA2_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC5_MIDCMD_DATA0                                                                      0x1d0c8\n#define regSDMA2_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA1                                                                      0x1d0c9\n#define regSDMA2_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA2                                                                      0x1d0ca\n#define regSDMA2_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA3                                                                      0x1d0cb\n#define regSDMA2_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA4                                                                      0x1d0cc\n#define regSDMA2_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA5                                                                      0x1d0cd\n#define regSDMA2_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA6                                                                      0x1d0ce\n#define regSDMA2_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA7                                                                      0x1d0cf\n#define regSDMA2_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA8                                                                      0x1d0d0\n#define regSDMA2_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA9                                                                      0x1d0d1\n#define regSDMA2_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC5_MIDCMD_DATA10                                                                     0x1d0d2\n#define regSDMA2_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC5_MIDCMD_CNTL                                                                       0x1d0d3\n#define regSDMA2_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC6_RB_CNTL                                                                           0x1d0e0\n#define regSDMA2_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_RB_BASE                                                                           0x1d0e1\n#define regSDMA2_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_RB_BASE_HI                                                                        0x1d0e2\n#define regSDMA2_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC6_RB_RPTR                                                                           0x1d0e3\n#define regSDMA2_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_RB_RPTR_HI                                                                        0x1d0e4\n#define regSDMA2_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC6_RB_WPTR                                                                           0x1d0e5\n#define regSDMA2_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_RB_WPTR_HI                                                                        0x1d0e6\n#define regSDMA2_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC6_RB_WPTR_POLL_CNTL                                                                 0x1d0e7\n#define regSDMA2_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC6_RB_RPTR_ADDR_HI                                                                   0x1d0e8\n#define regSDMA2_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC6_RB_RPTR_ADDR_LO                                                                   0x1d0e9\n#define regSDMA2_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC6_IB_CNTL                                                                           0x1d0ea\n#define regSDMA2_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_IB_RPTR                                                                           0x1d0eb\n#define regSDMA2_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_IB_OFFSET                                                                         0x1d0ec\n#define regSDMA2_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC6_IB_BASE_LO                                                                        0x1d0ed\n#define regSDMA2_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC6_IB_BASE_HI                                                                        0x1d0ee\n#define regSDMA2_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC6_IB_SIZE                                                                           0x1d0ef\n#define regSDMA2_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_SKIP_CNTL                                                                         0x1d0f0\n#define regSDMA2_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC6_CONTEXT_STATUS                                                                    0x1d0f1\n#define regSDMA2_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC6_DOORBELL                                                                          0x1d0f2\n#define regSDMA2_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC6_STATUS                                                                            0x1d108\n#define regSDMA2_RLC6_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC6_DOORBELL_LOG                                                                      0x1d109\n#define regSDMA2_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC6_WATERMARK                                                                         0x1d10a\n#define regSDMA2_RLC6_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC6_DOORBELL_OFFSET                                                                   0x1d10b\n#define regSDMA2_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC6_CSA_ADDR_LO                                                                       0x1d10c\n#define regSDMA2_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC6_CSA_ADDR_HI                                                                       0x1d10d\n#define regSDMA2_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC6_IB_SUB_REMAIN                                                                     0x1d10f\n#define regSDMA2_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC6_PREEMPT                                                                           0x1d110\n#define regSDMA2_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC6_DUMMY_REG                                                                         0x1d111\n#define regSDMA2_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x1d112\n#define regSDMA2_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x1d113\n#define regSDMA2_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC6_RB_AQL_CNTL                                                                       0x1d114\n#define regSDMA2_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC6_MINOR_PTR_UPDATE                                                                  0x1d115\n#define regSDMA2_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC6_MIDCMD_DATA0                                                                      0x1d120\n#define regSDMA2_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA1                                                                      0x1d121\n#define regSDMA2_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA2                                                                      0x1d122\n#define regSDMA2_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA3                                                                      0x1d123\n#define regSDMA2_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA4                                                                      0x1d124\n#define regSDMA2_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA5                                                                      0x1d125\n#define regSDMA2_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA6                                                                      0x1d126\n#define regSDMA2_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA7                                                                      0x1d127\n#define regSDMA2_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA8                                                                      0x1d128\n#define regSDMA2_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA9                                                                      0x1d129\n#define regSDMA2_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC6_MIDCMD_DATA10                                                                     0x1d12a\n#define regSDMA2_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC6_MIDCMD_CNTL                                                                       0x1d12b\n#define regSDMA2_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC7_RB_CNTL                                                                           0x1d138\n#define regSDMA2_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_RB_BASE                                                                           0x1d139\n#define regSDMA2_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_RB_BASE_HI                                                                        0x1d13a\n#define regSDMA2_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC7_RB_RPTR                                                                           0x1d13b\n#define regSDMA2_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_RB_RPTR_HI                                                                        0x1d13c\n#define regSDMA2_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC7_RB_WPTR                                                                           0x1d13d\n#define regSDMA2_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_RB_WPTR_HI                                                                        0x1d13e\n#define regSDMA2_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC7_RB_WPTR_POLL_CNTL                                                                 0x1d13f\n#define regSDMA2_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA2_RLC7_RB_RPTR_ADDR_HI                                                                   0x1d140\n#define regSDMA2_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA2_RLC7_RB_RPTR_ADDR_LO                                                                   0x1d141\n#define regSDMA2_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA2_RLC7_IB_CNTL                                                                           0x1d142\n#define regSDMA2_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_IB_RPTR                                                                           0x1d143\n#define regSDMA2_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_IB_OFFSET                                                                         0x1d144\n#define regSDMA2_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA2_RLC7_IB_BASE_LO                                                                        0x1d145\n#define regSDMA2_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA2_RLC7_IB_BASE_HI                                                                        0x1d146\n#define regSDMA2_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA2_RLC7_IB_SIZE                                                                           0x1d147\n#define regSDMA2_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_SKIP_CNTL                                                                         0x1d148\n#define regSDMA2_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA2_RLC7_CONTEXT_STATUS                                                                    0x1d149\n#define regSDMA2_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA2_RLC7_DOORBELL                                                                          0x1d14a\n#define regSDMA2_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA2_RLC7_STATUS                                                                            0x1d160\n#define regSDMA2_RLC7_STATUS_BASE_IDX                                                                   0\n#define regSDMA2_RLC7_DOORBELL_LOG                                                                      0x1d161\n#define regSDMA2_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA2_RLC7_WATERMARK                                                                         0x1d162\n#define regSDMA2_RLC7_WATERMARK_BASE_IDX                                                                0\n#define regSDMA2_RLC7_DOORBELL_OFFSET                                                                   0x1d163\n#define regSDMA2_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA2_RLC7_CSA_ADDR_LO                                                                       0x1d164\n#define regSDMA2_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA2_RLC7_CSA_ADDR_HI                                                                       0x1d165\n#define regSDMA2_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA2_RLC7_IB_SUB_REMAIN                                                                     0x1d167\n#define regSDMA2_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA2_RLC7_PREEMPT                                                                           0x1d168\n#define regSDMA2_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA2_RLC7_DUMMY_REG                                                                         0x1d169\n#define regSDMA2_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA2_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x1d16a\n#define regSDMA2_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA2_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x1d16b\n#define regSDMA2_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA2_RLC7_RB_AQL_CNTL                                                                       0x1d16c\n#define regSDMA2_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA2_RLC7_MINOR_PTR_UPDATE                                                                  0x1d16d\n#define regSDMA2_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA2_RLC7_MIDCMD_DATA0                                                                      0x1d178\n#define regSDMA2_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA1                                                                      0x1d179\n#define regSDMA2_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA2                                                                      0x1d17a\n#define regSDMA2_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA3                                                                      0x1d17b\n#define regSDMA2_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA4                                                                      0x1d17c\n#define regSDMA2_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA5                                                                      0x1d17d\n#define regSDMA2_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA6                                                                      0x1d17e\n#define regSDMA2_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA7                                                                      0x1d17f\n#define regSDMA2_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA8                                                                      0x1d180\n#define regSDMA2_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA9                                                                      0x1d181\n#define regSDMA2_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA2_RLC7_MIDCMD_DATA10                                                                     0x1d182\n#define regSDMA2_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA2_RLC7_MIDCMD_CNTL                                                                       0x1d183\n#define regSDMA2_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define regSDMA3_UCODE_ADDR                                                                             0x1d1a0\n#define regSDMA3_UCODE_ADDR_BASE_IDX                                                                    0\n#define regSDMA3_UCODE_DATA                                                                             0x1d1a1\n#define regSDMA3_UCODE_DATA_BASE_IDX                                                                    0\n#define regSDMA3_VF_ENABLE                                                                              0x1d1aa\n#define regSDMA3_VF_ENABLE_BASE_IDX                                                                     0\n#define regSDMA3_CONTEXT_GROUP_BOUNDARY                                                                 0x1d1b9\n#define regSDMA3_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define regSDMA3_POWER_CNTL                                                                             0x1d1ba\n#define regSDMA3_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA3_CLK_CTRL                                                                               0x1d1bb\n#define regSDMA3_CLK_CTRL_BASE_IDX                                                                      0\n#define regSDMA3_CNTL                                                                                   0x1d1bc\n#define regSDMA3_CNTL_BASE_IDX                                                                          0\n#define regSDMA3_CHICKEN_BITS                                                                           0x1d1bd\n#define regSDMA3_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA3_GB_ADDR_CONFIG                                                                         0x1d1be\n#define regSDMA3_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA3_GB_ADDR_CONFIG_READ                                                                    0x1d1bf\n#define regSDMA3_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA3_RB_RPTR_FETCH_HI                                                                       0x1d1c0\n#define regSDMA3_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA3_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x1d1c1\n#define regSDMA3_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA3_RB_RPTR_FETCH                                                                          0x1d1c2\n#define regSDMA3_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA3_IB_OFFSET_FETCH                                                                        0x1d1c3\n#define regSDMA3_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA3_PROGRAM                                                                                0x1d1c4\n#define regSDMA3_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA3_STATUS_REG                                                                             0x1d1c5\n#define regSDMA3_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA3_STATUS1_REG                                                                            0x1d1c6\n#define regSDMA3_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA3_RD_BURST_CNTL                                                                          0x1d1c7\n#define regSDMA3_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define regSDMA3_HBM_PAGE_CONFIG                                                                        0x1d1c8\n#define regSDMA3_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA3_UCODE_CHECKSUM                                                                         0x1d1c9\n#define regSDMA3_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA3_F32_CNTL                                                                               0x1d1ca\n#define regSDMA3_F32_CNTL_BASE_IDX                                                                      0\n#define regSDMA3_FREEZE                                                                                 0x1d1cb\n#define regSDMA3_FREEZE_BASE_IDX                                                                        0\n#define regSDMA3_PHASE0_QUANTUM                                                                         0x1d1cc\n#define regSDMA3_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define regSDMA3_PHASE1_QUANTUM                                                                         0x1d1cd\n#define regSDMA3_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define regCC_SDMA3_EDC_CONFIG                                                                          0x1d1d2\n#define regCC_SDMA3_EDC_CONFIG_BASE_IDX                                                                 0\n#define regSDMA3_BA_THRESHOLD                                                                           0x1d1d3\n#define regSDMA3_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA3_ID                                                                                     0x1d1d4\n#define regSDMA3_ID_BASE_IDX                                                                            0\n#define regSDMA3_VERSION                                                                                0x1d1d5\n#define regSDMA3_VERSION_BASE_IDX                                                                       0\n#define regSDMA3_EDC_COUNTER                                                                            0x1d1d6\n#define regSDMA3_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA3_EDC_COUNTER2                                                                           0x1d1d7\n#define regSDMA3_EDC_COUNTER2_BASE_IDX                                                                  0\n#define regSDMA3_STATUS2_REG                                                                            0x1d1d8\n#define regSDMA3_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA3_ATOMIC_CNTL                                                                            0x1d1d9\n#define regSDMA3_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA3_ATOMIC_PREOP_LO                                                                        0x1d1da\n#define regSDMA3_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA3_ATOMIC_PREOP_HI                                                                        0x1d1db\n#define regSDMA3_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_CNTL                                                                             0x1d1dc\n#define regSDMA3_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA3_UTCL1_WATERMK                                                                          0x1d1dd\n#define regSDMA3_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA3_UTCL1_RD_STATUS                                                                        0x1d1de\n#define regSDMA3_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_WR_STATUS                                                                        0x1d1df\n#define regSDMA3_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_INV0                                                                             0x1d1e0\n#define regSDMA3_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA3_UTCL1_INV1                                                                             0x1d1e1\n#define regSDMA3_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA3_UTCL1_INV2                                                                             0x1d1e2\n#define regSDMA3_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA3_UTCL1_RD_XNACK0                                                                        0x1d1e3\n#define regSDMA3_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_RD_XNACK1                                                                        0x1d1e4\n#define regSDMA3_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_WR_XNACK0                                                                        0x1d1e5\n#define regSDMA3_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_WR_XNACK1                                                                        0x1d1e6\n#define regSDMA3_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA3_UTCL1_TIMEOUT                                                                          0x1d1e7\n#define regSDMA3_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA3_UTCL1_PAGE                                                                             0x1d1e8\n#define regSDMA3_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA3_POWER_CNTL_IDLE                                                                        0x1d1e9\n#define regSDMA3_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define regSDMA3_RELAX_ORDERING_LUT                                                                     0x1d1ea\n#define regSDMA3_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA3_CHICKEN_BITS_2                                                                         0x1d1eb\n#define regSDMA3_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA3_STATUS3_REG                                                                            0x1d1ec\n#define regSDMA3_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA3_PHYSICAL_ADDR_LO                                                                       0x1d1ed\n#define regSDMA3_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_PHYSICAL_ADDR_HI                                                                       0x1d1ee\n#define regSDMA3_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_PHASE2_QUANTUM                                                                         0x1d1ef\n#define regSDMA3_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define regSDMA3_ERROR_LOG                                                                              0x1d1f0\n#define regSDMA3_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA3_PUB_DUMMY_REG0                                                                         0x1d1f1\n#define regSDMA3_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA3_PUB_DUMMY_REG1                                                                         0x1d1f2\n#define regSDMA3_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA3_PUB_DUMMY_REG2                                                                         0x1d1f3\n#define regSDMA3_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA3_PUB_DUMMY_REG3                                                                         0x1d1f4\n#define regSDMA3_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA3_F32_COUNTER                                                                            0x1d1f5\n#define regSDMA3_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA3_PERFCNT_PERFCOUNTER0_CFG                                                               0x1d1f7\n#define regSDMA3_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      0\n#define regSDMA3_PERFCNT_PERFCOUNTER1_CFG                                                               0x1d1f8\n#define regSDMA3_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      0\n#define regSDMA3_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x1d1f9\n#define regSDMA3_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 0\n#define regSDMA3_PERFCNT_MISC_CNTL                                                                      0x1d1fa\n#define regSDMA3_PERFCNT_MISC_CNTL_BASE_IDX                                                             0\n#define regSDMA3_PERFCNT_PERFCOUNTER_LO                                                                 0x1d1fb\n#define regSDMA3_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        0\n#define regSDMA3_PERFCNT_PERFCOUNTER_HI                                                                 0x1d1fc\n#define regSDMA3_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        0\n#define regSDMA3_CRD_CNTL                                                                               0x1d1fd\n#define regSDMA3_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA3_ULV_CNTL                                                                               0x1d1ff\n#define regSDMA3_ULV_CNTL_BASE_IDX                                                                      0\n#define regSDMA3_EA_DBIT_ADDR_DATA                                                                      0x1d200\n#define regSDMA3_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA3_EA_DBIT_ADDR_INDEX                                                                     0x1d201\n#define regSDMA3_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA3_STATUS4_REG                                                                            0x1d203\n#define regSDMA3_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA3_SCRATCH_RAM_DATA                                                                       0x1d204\n#define regSDMA3_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA3_SCRATCH_RAM_ADDR                                                                       0x1d205\n#define regSDMA3_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA3_CE_CTRL                                                                                0x1d206\n#define regSDMA3_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA3_RAS_STATUS                                                                             0x1d207\n#define regSDMA3_RAS_STATUS_BASE_IDX                                                                    0\n#define regSDMA3_CLK_STATUS                                                                             0x1d208\n#define regSDMA3_CLK_STATUS_BASE_IDX                                                                    0\n#define regSDMA3_GFX_RB_CNTL                                                                            0x1d220\n#define regSDMA3_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA3_GFX_RB_BASE                                                                            0x1d221\n#define regSDMA3_GFX_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA3_GFX_RB_BASE_HI                                                                         0x1d222\n#define regSDMA3_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA3_GFX_RB_RPTR                                                                            0x1d223\n#define regSDMA3_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA3_GFX_RB_RPTR_HI                                                                         0x1d224\n#define regSDMA3_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA3_GFX_RB_WPTR                                                                            0x1d225\n#define regSDMA3_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA3_GFX_RB_WPTR_HI                                                                         0x1d226\n#define regSDMA3_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA3_GFX_RB_WPTR_POLL_CNTL                                                                  0x1d227\n#define regSDMA3_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA3_GFX_RB_RPTR_ADDR_HI                                                                    0x1d228\n#define regSDMA3_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA3_GFX_RB_RPTR_ADDR_LO                                                                    0x1d229\n#define regSDMA3_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA3_GFX_IB_CNTL                                                                            0x1d22a\n#define regSDMA3_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA3_GFX_IB_RPTR                                                                            0x1d22b\n#define regSDMA3_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA3_GFX_IB_OFFSET                                                                          0x1d22c\n#define regSDMA3_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA3_GFX_IB_BASE_LO                                                                         0x1d22d\n#define regSDMA3_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA3_GFX_IB_BASE_HI                                                                         0x1d22e\n#define regSDMA3_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA3_GFX_IB_SIZE                                                                            0x1d22f\n#define regSDMA3_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA3_GFX_SKIP_CNTL                                                                          0x1d230\n#define regSDMA3_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA3_GFX_CONTEXT_STATUS                                                                     0x1d231\n#define regSDMA3_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA3_GFX_DOORBELL                                                                           0x1d232\n#define regSDMA3_GFX_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA3_GFX_CONTEXT_CNTL                                                                       0x1d233\n#define regSDMA3_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define regSDMA3_GFX_STATUS                                                                             0x1d248\n#define regSDMA3_GFX_STATUS_BASE_IDX                                                                    0\n#define regSDMA3_GFX_DOORBELL_LOG                                                                       0x1d249\n#define regSDMA3_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA3_GFX_WATERMARK                                                                          0x1d24a\n#define regSDMA3_GFX_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA3_GFX_DOORBELL_OFFSET                                                                    0x1d24b\n#define regSDMA3_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA3_GFX_CSA_ADDR_LO                                                                        0x1d24c\n#define regSDMA3_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA3_GFX_CSA_ADDR_HI                                                                        0x1d24d\n#define regSDMA3_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA3_GFX_IB_SUB_REMAIN                                                                      0x1d24f\n#define regSDMA3_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA3_GFX_PREEMPT                                                                            0x1d250\n#define regSDMA3_GFX_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA3_GFX_DUMMY_REG                                                                          0x1d251\n#define regSDMA3_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA3_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x1d252\n#define regSDMA3_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA3_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x1d253\n#define regSDMA3_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA3_GFX_RB_AQL_CNTL                                                                        0x1d254\n#define regSDMA3_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA3_GFX_MINOR_PTR_UPDATE                                                                   0x1d255\n#define regSDMA3_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA3_GFX_MIDCMD_DATA0                                                                       0x1d260\n#define regSDMA3_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA1                                                                       0x1d261\n#define regSDMA3_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA2                                                                       0x1d262\n#define regSDMA3_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA3                                                                       0x1d263\n#define regSDMA3_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA4                                                                       0x1d264\n#define regSDMA3_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA5                                                                       0x1d265\n#define regSDMA3_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA6                                                                       0x1d266\n#define regSDMA3_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA7                                                                       0x1d267\n#define regSDMA3_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA8                                                                       0x1d268\n#define regSDMA3_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA9                                                                       0x1d269\n#define regSDMA3_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA3_GFX_MIDCMD_DATA10                                                                      0x1d26a\n#define regSDMA3_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA3_GFX_MIDCMD_CNTL                                                                        0x1d26b\n#define regSDMA3_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA3_PAGE_RB_CNTL                                                                           0x1d278\n#define regSDMA3_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_RB_BASE                                                                           0x1d279\n#define regSDMA3_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_RB_BASE_HI                                                                        0x1d27a\n#define regSDMA3_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_PAGE_RB_RPTR                                                                           0x1d27b\n#define regSDMA3_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_RB_RPTR_HI                                                                        0x1d27c\n#define regSDMA3_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_PAGE_RB_WPTR                                                                           0x1d27d\n#define regSDMA3_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_RB_WPTR_HI                                                                        0x1d27e\n#define regSDMA3_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_PAGE_RB_WPTR_POLL_CNTL                                                                 0x1d27f\n#define regSDMA3_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_PAGE_RB_RPTR_ADDR_HI                                                                   0x1d280\n#define regSDMA3_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_PAGE_RB_RPTR_ADDR_LO                                                                   0x1d281\n#define regSDMA3_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_PAGE_IB_CNTL                                                                           0x1d282\n#define regSDMA3_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_IB_RPTR                                                                           0x1d283\n#define regSDMA3_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_IB_OFFSET                                                                         0x1d284\n#define regSDMA3_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_PAGE_IB_BASE_LO                                                                        0x1d285\n#define regSDMA3_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_PAGE_IB_BASE_HI                                                                        0x1d286\n#define regSDMA3_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_PAGE_IB_SIZE                                                                           0x1d287\n#define regSDMA3_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_SKIP_CNTL                                                                         0x1d288\n#define regSDMA3_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_PAGE_CONTEXT_STATUS                                                                    0x1d289\n#define regSDMA3_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_PAGE_DOORBELL                                                                          0x1d28a\n#define regSDMA3_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_PAGE_STATUS                                                                            0x1d2a0\n#define regSDMA3_PAGE_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_PAGE_DOORBELL_LOG                                                                      0x1d2a1\n#define regSDMA3_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_PAGE_WATERMARK                                                                         0x1d2a2\n#define regSDMA3_PAGE_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_PAGE_DOORBELL_OFFSET                                                                   0x1d2a3\n#define regSDMA3_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_PAGE_CSA_ADDR_LO                                                                       0x1d2a4\n#define regSDMA3_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_PAGE_CSA_ADDR_HI                                                                       0x1d2a5\n#define regSDMA3_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_PAGE_IB_SUB_REMAIN                                                                     0x1d2a7\n#define regSDMA3_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_PAGE_PREEMPT                                                                           0x1d2a8\n#define regSDMA3_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_PAGE_DUMMY_REG                                                                         0x1d2a9\n#define regSDMA3_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x1d2aa\n#define regSDMA3_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x1d2ab\n#define regSDMA3_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_PAGE_RB_AQL_CNTL                                                                       0x1d2ac\n#define regSDMA3_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_PAGE_MINOR_PTR_UPDATE                                                                  0x1d2ad\n#define regSDMA3_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_PAGE_MIDCMD_DATA0                                                                      0x1d2b8\n#define regSDMA3_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA1                                                                      0x1d2b9\n#define regSDMA3_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA2                                                                      0x1d2ba\n#define regSDMA3_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA3                                                                      0x1d2bb\n#define regSDMA3_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA4                                                                      0x1d2bc\n#define regSDMA3_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA5                                                                      0x1d2bd\n#define regSDMA3_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA6                                                                      0x1d2be\n#define regSDMA3_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA7                                                                      0x1d2bf\n#define regSDMA3_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA8                                                                      0x1d2c0\n#define regSDMA3_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA9                                                                      0x1d2c1\n#define regSDMA3_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_PAGE_MIDCMD_DATA10                                                                     0x1d2c2\n#define regSDMA3_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_PAGE_MIDCMD_CNTL                                                                       0x1d2c3\n#define regSDMA3_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC0_RB_CNTL                                                                           0x1d2d0\n#define regSDMA3_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_RB_BASE                                                                           0x1d2d1\n#define regSDMA3_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_RB_BASE_HI                                                                        0x1d2d2\n#define regSDMA3_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC0_RB_RPTR                                                                           0x1d2d3\n#define regSDMA3_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_RB_RPTR_HI                                                                        0x1d2d4\n#define regSDMA3_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC0_RB_WPTR                                                                           0x1d2d5\n#define regSDMA3_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_RB_WPTR_HI                                                                        0x1d2d6\n#define regSDMA3_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC0_RB_WPTR_POLL_CNTL                                                                 0x1d2d7\n#define regSDMA3_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC0_RB_RPTR_ADDR_HI                                                                   0x1d2d8\n#define regSDMA3_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC0_RB_RPTR_ADDR_LO                                                                   0x1d2d9\n#define regSDMA3_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC0_IB_CNTL                                                                           0x1d2da\n#define regSDMA3_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_IB_RPTR                                                                           0x1d2db\n#define regSDMA3_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_IB_OFFSET                                                                         0x1d2dc\n#define regSDMA3_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC0_IB_BASE_LO                                                                        0x1d2dd\n#define regSDMA3_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC0_IB_BASE_HI                                                                        0x1d2de\n#define regSDMA3_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC0_IB_SIZE                                                                           0x1d2df\n#define regSDMA3_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_SKIP_CNTL                                                                         0x1d2e0\n#define regSDMA3_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC0_CONTEXT_STATUS                                                                    0x1d2e1\n#define regSDMA3_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC0_DOORBELL                                                                          0x1d2e2\n#define regSDMA3_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC0_STATUS                                                                            0x1d2f8\n#define regSDMA3_RLC0_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC0_DOORBELL_LOG                                                                      0x1d2f9\n#define regSDMA3_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC0_WATERMARK                                                                         0x1d2fa\n#define regSDMA3_RLC0_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC0_DOORBELL_OFFSET                                                                   0x1d2fb\n#define regSDMA3_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC0_CSA_ADDR_LO                                                                       0x1d2fc\n#define regSDMA3_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC0_CSA_ADDR_HI                                                                       0x1d2fd\n#define regSDMA3_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC0_IB_SUB_REMAIN                                                                     0x1d2ff\n#define regSDMA3_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC0_PREEMPT                                                                           0x1d300\n#define regSDMA3_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC0_DUMMY_REG                                                                         0x1d301\n#define regSDMA3_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x1d302\n#define regSDMA3_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x1d303\n#define regSDMA3_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC0_RB_AQL_CNTL                                                                       0x1d304\n#define regSDMA3_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC0_MINOR_PTR_UPDATE                                                                  0x1d305\n#define regSDMA3_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC0_MIDCMD_DATA0                                                                      0x1d310\n#define regSDMA3_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA1                                                                      0x1d311\n#define regSDMA3_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA2                                                                      0x1d312\n#define regSDMA3_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA3                                                                      0x1d313\n#define regSDMA3_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA4                                                                      0x1d314\n#define regSDMA3_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA5                                                                      0x1d315\n#define regSDMA3_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA6                                                                      0x1d316\n#define regSDMA3_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA7                                                                      0x1d317\n#define regSDMA3_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA8                                                                      0x1d318\n#define regSDMA3_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA9                                                                      0x1d319\n#define regSDMA3_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC0_MIDCMD_DATA10                                                                     0x1d31a\n#define regSDMA3_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC0_MIDCMD_CNTL                                                                       0x1d31b\n#define regSDMA3_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC1_RB_CNTL                                                                           0x1d328\n#define regSDMA3_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_RB_BASE                                                                           0x1d329\n#define regSDMA3_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_RB_BASE_HI                                                                        0x1d32a\n#define regSDMA3_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC1_RB_RPTR                                                                           0x1d32b\n#define regSDMA3_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_RB_RPTR_HI                                                                        0x1d32c\n#define regSDMA3_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC1_RB_WPTR                                                                           0x1d32d\n#define regSDMA3_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_RB_WPTR_HI                                                                        0x1d32e\n#define regSDMA3_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC1_RB_WPTR_POLL_CNTL                                                                 0x1d32f\n#define regSDMA3_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC1_RB_RPTR_ADDR_HI                                                                   0x1d330\n#define regSDMA3_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC1_RB_RPTR_ADDR_LO                                                                   0x1d331\n#define regSDMA3_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC1_IB_CNTL                                                                           0x1d332\n#define regSDMA3_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_IB_RPTR                                                                           0x1d333\n#define regSDMA3_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_IB_OFFSET                                                                         0x1d334\n#define regSDMA3_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC1_IB_BASE_LO                                                                        0x1d335\n#define regSDMA3_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC1_IB_BASE_HI                                                                        0x1d336\n#define regSDMA3_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC1_IB_SIZE                                                                           0x1d337\n#define regSDMA3_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_SKIP_CNTL                                                                         0x1d338\n#define regSDMA3_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC1_CONTEXT_STATUS                                                                    0x1d339\n#define regSDMA3_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC1_DOORBELL                                                                          0x1d33a\n#define regSDMA3_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC1_STATUS                                                                            0x1d350\n#define regSDMA3_RLC1_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC1_DOORBELL_LOG                                                                      0x1d351\n#define regSDMA3_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC1_WATERMARK                                                                         0x1d352\n#define regSDMA3_RLC1_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC1_DOORBELL_OFFSET                                                                   0x1d353\n#define regSDMA3_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC1_CSA_ADDR_LO                                                                       0x1d354\n#define regSDMA3_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC1_CSA_ADDR_HI                                                                       0x1d355\n#define regSDMA3_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC1_IB_SUB_REMAIN                                                                     0x1d357\n#define regSDMA3_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC1_PREEMPT                                                                           0x1d358\n#define regSDMA3_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC1_DUMMY_REG                                                                         0x1d359\n#define regSDMA3_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x1d35a\n#define regSDMA3_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x1d35b\n#define regSDMA3_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC1_RB_AQL_CNTL                                                                       0x1d35c\n#define regSDMA3_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC1_MINOR_PTR_UPDATE                                                                  0x1d35d\n#define regSDMA3_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC1_MIDCMD_DATA0                                                                      0x1d368\n#define regSDMA3_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA1                                                                      0x1d369\n#define regSDMA3_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA2                                                                      0x1d36a\n#define regSDMA3_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA3                                                                      0x1d36b\n#define regSDMA3_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA4                                                                      0x1d36c\n#define regSDMA3_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA5                                                                      0x1d36d\n#define regSDMA3_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA6                                                                      0x1d36e\n#define regSDMA3_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA7                                                                      0x1d36f\n#define regSDMA3_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA8                                                                      0x1d370\n#define regSDMA3_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA9                                                                      0x1d371\n#define regSDMA3_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC1_MIDCMD_DATA10                                                                     0x1d372\n#define regSDMA3_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC1_MIDCMD_CNTL                                                                       0x1d373\n#define regSDMA3_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC2_RB_CNTL                                                                           0x1d380\n#define regSDMA3_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_RB_BASE                                                                           0x1d381\n#define regSDMA3_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_RB_BASE_HI                                                                        0x1d382\n#define regSDMA3_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC2_RB_RPTR                                                                           0x1d383\n#define regSDMA3_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_RB_RPTR_HI                                                                        0x1d384\n#define regSDMA3_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC2_RB_WPTR                                                                           0x1d385\n#define regSDMA3_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_RB_WPTR_HI                                                                        0x1d386\n#define regSDMA3_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC2_RB_WPTR_POLL_CNTL                                                                 0x1d387\n#define regSDMA3_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC2_RB_RPTR_ADDR_HI                                                                   0x1d388\n#define regSDMA3_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC2_RB_RPTR_ADDR_LO                                                                   0x1d389\n#define regSDMA3_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC2_IB_CNTL                                                                           0x1d38a\n#define regSDMA3_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_IB_RPTR                                                                           0x1d38b\n#define regSDMA3_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_IB_OFFSET                                                                         0x1d38c\n#define regSDMA3_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC2_IB_BASE_LO                                                                        0x1d38d\n#define regSDMA3_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC2_IB_BASE_HI                                                                        0x1d38e\n#define regSDMA3_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC2_IB_SIZE                                                                           0x1d38f\n#define regSDMA3_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_SKIP_CNTL                                                                         0x1d390\n#define regSDMA3_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC2_CONTEXT_STATUS                                                                    0x1d391\n#define regSDMA3_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC2_DOORBELL                                                                          0x1d392\n#define regSDMA3_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC2_STATUS                                                                            0x1d3a8\n#define regSDMA3_RLC2_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC2_DOORBELL_LOG                                                                      0x1d3a9\n#define regSDMA3_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC2_WATERMARK                                                                         0x1d3aa\n#define regSDMA3_RLC2_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC2_DOORBELL_OFFSET                                                                   0x1d3ab\n#define regSDMA3_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC2_CSA_ADDR_LO                                                                       0x1d3ac\n#define regSDMA3_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC2_CSA_ADDR_HI                                                                       0x1d3ad\n#define regSDMA3_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC2_IB_SUB_REMAIN                                                                     0x1d3af\n#define regSDMA3_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC2_PREEMPT                                                                           0x1d3b0\n#define regSDMA3_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC2_DUMMY_REG                                                                         0x1d3b1\n#define regSDMA3_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x1d3b2\n#define regSDMA3_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x1d3b3\n#define regSDMA3_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC2_RB_AQL_CNTL                                                                       0x1d3b4\n#define regSDMA3_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC2_MINOR_PTR_UPDATE                                                                  0x1d3b5\n#define regSDMA3_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC2_MIDCMD_DATA0                                                                      0x1d3c0\n#define regSDMA3_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA1                                                                      0x1d3c1\n#define regSDMA3_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA2                                                                      0x1d3c2\n#define regSDMA3_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA3                                                                      0x1d3c3\n#define regSDMA3_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA4                                                                      0x1d3c4\n#define regSDMA3_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA5                                                                      0x1d3c5\n#define regSDMA3_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA6                                                                      0x1d3c6\n#define regSDMA3_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA7                                                                      0x1d3c7\n#define regSDMA3_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA8                                                                      0x1d3c8\n#define regSDMA3_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA9                                                                      0x1d3c9\n#define regSDMA3_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC2_MIDCMD_DATA10                                                                     0x1d3ca\n#define regSDMA3_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC2_MIDCMD_CNTL                                                                       0x1d3cb\n#define regSDMA3_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC3_RB_CNTL                                                                           0x1d3d8\n#define regSDMA3_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_RB_BASE                                                                           0x1d3d9\n#define regSDMA3_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_RB_BASE_HI                                                                        0x1d3da\n#define regSDMA3_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC3_RB_RPTR                                                                           0x1d3db\n#define regSDMA3_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_RB_RPTR_HI                                                                        0x1d3dc\n#define regSDMA3_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC3_RB_WPTR                                                                           0x1d3dd\n#define regSDMA3_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_RB_WPTR_HI                                                                        0x1d3de\n#define regSDMA3_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC3_RB_WPTR_POLL_CNTL                                                                 0x1d3df\n#define regSDMA3_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC3_RB_RPTR_ADDR_HI                                                                   0x1d3e0\n#define regSDMA3_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC3_RB_RPTR_ADDR_LO                                                                   0x1d3e1\n#define regSDMA3_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC3_IB_CNTL                                                                           0x1d3e2\n#define regSDMA3_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_IB_RPTR                                                                           0x1d3e3\n#define regSDMA3_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_IB_OFFSET                                                                         0x1d3e4\n#define regSDMA3_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC3_IB_BASE_LO                                                                        0x1d3e5\n#define regSDMA3_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC3_IB_BASE_HI                                                                        0x1d3e6\n#define regSDMA3_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC3_IB_SIZE                                                                           0x1d3e7\n#define regSDMA3_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_SKIP_CNTL                                                                         0x1d3e8\n#define regSDMA3_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC3_CONTEXT_STATUS                                                                    0x1d3e9\n#define regSDMA3_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC3_DOORBELL                                                                          0x1d3ea\n#define regSDMA3_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC3_STATUS                                                                            0x1d400\n#define regSDMA3_RLC3_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC3_DOORBELL_LOG                                                                      0x1d401\n#define regSDMA3_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC3_WATERMARK                                                                         0x1d402\n#define regSDMA3_RLC3_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC3_DOORBELL_OFFSET                                                                   0x1d403\n#define regSDMA3_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC3_CSA_ADDR_LO                                                                       0x1d404\n#define regSDMA3_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC3_CSA_ADDR_HI                                                                       0x1d405\n#define regSDMA3_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC3_IB_SUB_REMAIN                                                                     0x1d407\n#define regSDMA3_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC3_PREEMPT                                                                           0x1d408\n#define regSDMA3_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC3_DUMMY_REG                                                                         0x1d409\n#define regSDMA3_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x1d40a\n#define regSDMA3_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x1d40b\n#define regSDMA3_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC3_RB_AQL_CNTL                                                                       0x1d40c\n#define regSDMA3_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC3_MINOR_PTR_UPDATE                                                                  0x1d40d\n#define regSDMA3_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC3_MIDCMD_DATA0                                                                      0x1d418\n#define regSDMA3_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA1                                                                      0x1d419\n#define regSDMA3_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA2                                                                      0x1d41a\n#define regSDMA3_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA3                                                                      0x1d41b\n#define regSDMA3_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA4                                                                      0x1d41c\n#define regSDMA3_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA5                                                                      0x1d41d\n#define regSDMA3_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA6                                                                      0x1d41e\n#define regSDMA3_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA7                                                                      0x1d41f\n#define regSDMA3_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA8                                                                      0x1d420\n#define regSDMA3_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA9                                                                      0x1d421\n#define regSDMA3_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC3_MIDCMD_DATA10                                                                     0x1d422\n#define regSDMA3_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC3_MIDCMD_CNTL                                                                       0x1d423\n#define regSDMA3_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC4_RB_CNTL                                                                           0x1d430\n#define regSDMA3_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_RB_BASE                                                                           0x1d431\n#define regSDMA3_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_RB_BASE_HI                                                                        0x1d432\n#define regSDMA3_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC4_RB_RPTR                                                                           0x1d433\n#define regSDMA3_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_RB_RPTR_HI                                                                        0x1d434\n#define regSDMA3_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC4_RB_WPTR                                                                           0x1d435\n#define regSDMA3_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_RB_WPTR_HI                                                                        0x1d436\n#define regSDMA3_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC4_RB_WPTR_POLL_CNTL                                                                 0x1d437\n#define regSDMA3_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC4_RB_RPTR_ADDR_HI                                                                   0x1d438\n#define regSDMA3_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC4_RB_RPTR_ADDR_LO                                                                   0x1d439\n#define regSDMA3_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC4_IB_CNTL                                                                           0x1d43a\n#define regSDMA3_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_IB_RPTR                                                                           0x1d43b\n#define regSDMA3_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_IB_OFFSET                                                                         0x1d43c\n#define regSDMA3_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC4_IB_BASE_LO                                                                        0x1d43d\n#define regSDMA3_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC4_IB_BASE_HI                                                                        0x1d43e\n#define regSDMA3_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC4_IB_SIZE                                                                           0x1d43f\n#define regSDMA3_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_SKIP_CNTL                                                                         0x1d440\n#define regSDMA3_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC4_CONTEXT_STATUS                                                                    0x1d441\n#define regSDMA3_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC4_DOORBELL                                                                          0x1d442\n#define regSDMA3_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC4_STATUS                                                                            0x1d458\n#define regSDMA3_RLC4_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC4_DOORBELL_LOG                                                                      0x1d459\n#define regSDMA3_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC4_WATERMARK                                                                         0x1d45a\n#define regSDMA3_RLC4_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC4_DOORBELL_OFFSET                                                                   0x1d45b\n#define regSDMA3_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC4_CSA_ADDR_LO                                                                       0x1d45c\n#define regSDMA3_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC4_CSA_ADDR_HI                                                                       0x1d45d\n#define regSDMA3_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC4_IB_SUB_REMAIN                                                                     0x1d45f\n#define regSDMA3_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC4_PREEMPT                                                                           0x1d460\n#define regSDMA3_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC4_DUMMY_REG                                                                         0x1d461\n#define regSDMA3_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x1d462\n#define regSDMA3_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x1d463\n#define regSDMA3_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC4_RB_AQL_CNTL                                                                       0x1d464\n#define regSDMA3_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC4_MINOR_PTR_UPDATE                                                                  0x1d465\n#define regSDMA3_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC4_MIDCMD_DATA0                                                                      0x1d470\n#define regSDMA3_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA1                                                                      0x1d471\n#define regSDMA3_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA2                                                                      0x1d472\n#define regSDMA3_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA3                                                                      0x1d473\n#define regSDMA3_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA4                                                                      0x1d474\n#define regSDMA3_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA5                                                                      0x1d475\n#define regSDMA3_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA6                                                                      0x1d476\n#define regSDMA3_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA7                                                                      0x1d477\n#define regSDMA3_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA8                                                                      0x1d478\n#define regSDMA3_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA9                                                                      0x1d479\n#define regSDMA3_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC4_MIDCMD_DATA10                                                                     0x1d47a\n#define regSDMA3_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC4_MIDCMD_CNTL                                                                       0x1d47b\n#define regSDMA3_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC5_RB_CNTL                                                                           0x1d488\n#define regSDMA3_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_RB_BASE                                                                           0x1d489\n#define regSDMA3_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_RB_BASE_HI                                                                        0x1d48a\n#define regSDMA3_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC5_RB_RPTR                                                                           0x1d48b\n#define regSDMA3_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_RB_RPTR_HI                                                                        0x1d48c\n#define regSDMA3_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC5_RB_WPTR                                                                           0x1d48d\n#define regSDMA3_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_RB_WPTR_HI                                                                        0x1d48e\n#define regSDMA3_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC5_RB_WPTR_POLL_CNTL                                                                 0x1d48f\n#define regSDMA3_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC5_RB_RPTR_ADDR_HI                                                                   0x1d490\n#define regSDMA3_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC5_RB_RPTR_ADDR_LO                                                                   0x1d491\n#define regSDMA3_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC5_IB_CNTL                                                                           0x1d492\n#define regSDMA3_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_IB_RPTR                                                                           0x1d493\n#define regSDMA3_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_IB_OFFSET                                                                         0x1d494\n#define regSDMA3_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC5_IB_BASE_LO                                                                        0x1d495\n#define regSDMA3_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC5_IB_BASE_HI                                                                        0x1d496\n#define regSDMA3_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC5_IB_SIZE                                                                           0x1d497\n#define regSDMA3_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_SKIP_CNTL                                                                         0x1d498\n#define regSDMA3_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC5_CONTEXT_STATUS                                                                    0x1d499\n#define regSDMA3_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC5_DOORBELL                                                                          0x1d49a\n#define regSDMA3_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC5_STATUS                                                                            0x1d4b0\n#define regSDMA3_RLC5_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC5_DOORBELL_LOG                                                                      0x1d4b1\n#define regSDMA3_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC5_WATERMARK                                                                         0x1d4b2\n#define regSDMA3_RLC5_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC5_DOORBELL_OFFSET                                                                   0x1d4b3\n#define regSDMA3_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC5_CSA_ADDR_LO                                                                       0x1d4b4\n#define regSDMA3_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC5_CSA_ADDR_HI                                                                       0x1d4b5\n#define regSDMA3_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC5_IB_SUB_REMAIN                                                                     0x1d4b7\n#define regSDMA3_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC5_PREEMPT                                                                           0x1d4b8\n#define regSDMA3_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC5_DUMMY_REG                                                                         0x1d4b9\n#define regSDMA3_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x1d4ba\n#define regSDMA3_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x1d4bb\n#define regSDMA3_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC5_RB_AQL_CNTL                                                                       0x1d4bc\n#define regSDMA3_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC5_MINOR_PTR_UPDATE                                                                  0x1d4bd\n#define regSDMA3_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC5_MIDCMD_DATA0                                                                      0x1d4c8\n#define regSDMA3_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA1                                                                      0x1d4c9\n#define regSDMA3_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA2                                                                      0x1d4ca\n#define regSDMA3_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA3                                                                      0x1d4cb\n#define regSDMA3_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA4                                                                      0x1d4cc\n#define regSDMA3_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA5                                                                      0x1d4cd\n#define regSDMA3_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA6                                                                      0x1d4ce\n#define regSDMA3_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA7                                                                      0x1d4cf\n#define regSDMA3_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA8                                                                      0x1d4d0\n#define regSDMA3_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA9                                                                      0x1d4d1\n#define regSDMA3_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC5_MIDCMD_DATA10                                                                     0x1d4d2\n#define regSDMA3_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC5_MIDCMD_CNTL                                                                       0x1d4d3\n#define regSDMA3_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC6_RB_CNTL                                                                           0x1d4e0\n#define regSDMA3_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_RB_BASE                                                                           0x1d4e1\n#define regSDMA3_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_RB_BASE_HI                                                                        0x1d4e2\n#define regSDMA3_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC6_RB_RPTR                                                                           0x1d4e3\n#define regSDMA3_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_RB_RPTR_HI                                                                        0x1d4e4\n#define regSDMA3_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC6_RB_WPTR                                                                           0x1d4e5\n#define regSDMA3_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_RB_WPTR_HI                                                                        0x1d4e6\n#define regSDMA3_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC6_RB_WPTR_POLL_CNTL                                                                 0x1d4e7\n#define regSDMA3_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC6_RB_RPTR_ADDR_HI                                                                   0x1d4e8\n#define regSDMA3_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC6_RB_RPTR_ADDR_LO                                                                   0x1d4e9\n#define regSDMA3_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC6_IB_CNTL                                                                           0x1d4ea\n#define regSDMA3_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_IB_RPTR                                                                           0x1d4eb\n#define regSDMA3_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_IB_OFFSET                                                                         0x1d4ec\n#define regSDMA3_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC6_IB_BASE_LO                                                                        0x1d4ed\n#define regSDMA3_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC6_IB_BASE_HI                                                                        0x1d4ee\n#define regSDMA3_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC6_IB_SIZE                                                                           0x1d4ef\n#define regSDMA3_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_SKIP_CNTL                                                                         0x1d4f0\n#define regSDMA3_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC6_CONTEXT_STATUS                                                                    0x1d4f1\n#define regSDMA3_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC6_DOORBELL                                                                          0x1d4f2\n#define regSDMA3_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC6_STATUS                                                                            0x1d508\n#define regSDMA3_RLC6_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC6_DOORBELL_LOG                                                                      0x1d509\n#define regSDMA3_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC6_WATERMARK                                                                         0x1d50a\n#define regSDMA3_RLC6_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC6_DOORBELL_OFFSET                                                                   0x1d50b\n#define regSDMA3_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC6_CSA_ADDR_LO                                                                       0x1d50c\n#define regSDMA3_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC6_CSA_ADDR_HI                                                                       0x1d50d\n#define regSDMA3_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC6_IB_SUB_REMAIN                                                                     0x1d50f\n#define regSDMA3_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC6_PREEMPT                                                                           0x1d510\n#define regSDMA3_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC6_DUMMY_REG                                                                         0x1d511\n#define regSDMA3_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x1d512\n#define regSDMA3_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x1d513\n#define regSDMA3_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC6_RB_AQL_CNTL                                                                       0x1d514\n#define regSDMA3_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC6_MINOR_PTR_UPDATE                                                                  0x1d515\n#define regSDMA3_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC6_MIDCMD_DATA0                                                                      0x1d520\n#define regSDMA3_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA1                                                                      0x1d521\n#define regSDMA3_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA2                                                                      0x1d522\n#define regSDMA3_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA3                                                                      0x1d523\n#define regSDMA3_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA4                                                                      0x1d524\n#define regSDMA3_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA5                                                                      0x1d525\n#define regSDMA3_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA6                                                                      0x1d526\n#define regSDMA3_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA7                                                                      0x1d527\n#define regSDMA3_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA8                                                                      0x1d528\n#define regSDMA3_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA9                                                                      0x1d529\n#define regSDMA3_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC6_MIDCMD_DATA10                                                                     0x1d52a\n#define regSDMA3_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC6_MIDCMD_CNTL                                                                       0x1d52b\n#define regSDMA3_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC7_RB_CNTL                                                                           0x1d538\n#define regSDMA3_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_RB_BASE                                                                           0x1d539\n#define regSDMA3_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_RB_BASE_HI                                                                        0x1d53a\n#define regSDMA3_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC7_RB_RPTR                                                                           0x1d53b\n#define regSDMA3_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_RB_RPTR_HI                                                                        0x1d53c\n#define regSDMA3_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC7_RB_WPTR                                                                           0x1d53d\n#define regSDMA3_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_RB_WPTR_HI                                                                        0x1d53e\n#define regSDMA3_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC7_RB_WPTR_POLL_CNTL                                                                 0x1d53f\n#define regSDMA3_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA3_RLC7_RB_RPTR_ADDR_HI                                                                   0x1d540\n#define regSDMA3_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA3_RLC7_RB_RPTR_ADDR_LO                                                                   0x1d541\n#define regSDMA3_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA3_RLC7_IB_CNTL                                                                           0x1d542\n#define regSDMA3_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_IB_RPTR                                                                           0x1d543\n#define regSDMA3_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_IB_OFFSET                                                                         0x1d544\n#define regSDMA3_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA3_RLC7_IB_BASE_LO                                                                        0x1d545\n#define regSDMA3_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA3_RLC7_IB_BASE_HI                                                                        0x1d546\n#define regSDMA3_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA3_RLC7_IB_SIZE                                                                           0x1d547\n#define regSDMA3_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_SKIP_CNTL                                                                         0x1d548\n#define regSDMA3_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA3_RLC7_CONTEXT_STATUS                                                                    0x1d549\n#define regSDMA3_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA3_RLC7_DOORBELL                                                                          0x1d54a\n#define regSDMA3_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA3_RLC7_STATUS                                                                            0x1d560\n#define regSDMA3_RLC7_STATUS_BASE_IDX                                                                   0\n#define regSDMA3_RLC7_DOORBELL_LOG                                                                      0x1d561\n#define regSDMA3_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA3_RLC7_WATERMARK                                                                         0x1d562\n#define regSDMA3_RLC7_WATERMARK_BASE_IDX                                                                0\n#define regSDMA3_RLC7_DOORBELL_OFFSET                                                                   0x1d563\n#define regSDMA3_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA3_RLC7_CSA_ADDR_LO                                                                       0x1d564\n#define regSDMA3_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA3_RLC7_CSA_ADDR_HI                                                                       0x1d565\n#define regSDMA3_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA3_RLC7_IB_SUB_REMAIN                                                                     0x1d567\n#define regSDMA3_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA3_RLC7_PREEMPT                                                                           0x1d568\n#define regSDMA3_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA3_RLC7_DUMMY_REG                                                                         0x1d569\n#define regSDMA3_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA3_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x1d56a\n#define regSDMA3_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA3_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x1d56b\n#define regSDMA3_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA3_RLC7_RB_AQL_CNTL                                                                       0x1d56c\n#define regSDMA3_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA3_RLC7_MINOR_PTR_UPDATE                                                                  0x1d56d\n#define regSDMA3_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA3_RLC7_MIDCMD_DATA0                                                                      0x1d578\n#define regSDMA3_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA1                                                                      0x1d579\n#define regSDMA3_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA2                                                                      0x1d57a\n#define regSDMA3_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA3                                                                      0x1d57b\n#define regSDMA3_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA4                                                                      0x1d57c\n#define regSDMA3_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA5                                                                      0x1d57d\n#define regSDMA3_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA6                                                                      0x1d57e\n#define regSDMA3_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA7                                                                      0x1d57f\n#define regSDMA3_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA8                                                                      0x1d580\n#define regSDMA3_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA9                                                                      0x1d581\n#define regSDMA3_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA3_RLC7_MIDCMD_DATA10                                                                     0x1d582\n#define regSDMA3_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA3_RLC7_MIDCMD_CNTL                                                                       0x1d583\n#define regSDMA3_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define regSDMA4_UCODE_ADDR                                                                             0x1d5a0\n#define regSDMA4_UCODE_ADDR_BASE_IDX                                                                    0\n#define regSDMA4_UCODE_DATA                                                                             0x1d5a1\n#define regSDMA4_UCODE_DATA_BASE_IDX                                                                    0\n#define regSDMA4_VF_ENABLE                                                                              0x1d5aa\n#define regSDMA4_VF_ENABLE_BASE_IDX                                                                     0\n#define regSDMA4_CONTEXT_GROUP_BOUNDARY                                                                 0x1d5b9\n#define regSDMA4_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define regSDMA4_POWER_CNTL                                                                             0x1d5ba\n#define regSDMA4_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA4_CLK_CTRL                                                                               0x1d5bb\n#define regSDMA4_CLK_CTRL_BASE_IDX                                                                      0\n#define regSDMA4_CNTL                                                                                   0x1d5bc\n#define regSDMA4_CNTL_BASE_IDX                                                                          0\n#define regSDMA4_CHICKEN_BITS                                                                           0x1d5bd\n#define regSDMA4_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA4_GB_ADDR_CONFIG                                                                         0x1d5be\n#define regSDMA4_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA4_GB_ADDR_CONFIG_READ                                                                    0x1d5bf\n#define regSDMA4_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA4_RB_RPTR_FETCH_HI                                                                       0x1d5c0\n#define regSDMA4_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA4_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x1d5c1\n#define regSDMA4_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA4_RB_RPTR_FETCH                                                                          0x1d5c2\n#define regSDMA4_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA4_IB_OFFSET_FETCH                                                                        0x1d5c3\n#define regSDMA4_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA4_PROGRAM                                                                                0x1d5c4\n#define regSDMA4_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA4_STATUS_REG                                                                             0x1d5c5\n#define regSDMA4_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA4_STATUS1_REG                                                                            0x1d5c6\n#define regSDMA4_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA4_RD_BURST_CNTL                                                                          0x1d5c7\n#define regSDMA4_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define regSDMA4_HBM_PAGE_CONFIG                                                                        0x1d5c8\n#define regSDMA4_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA4_UCODE_CHECKSUM                                                                         0x1d5c9\n#define regSDMA4_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA4_F32_CNTL                                                                               0x1d5ca\n#define regSDMA4_F32_CNTL_BASE_IDX                                                                      0\n#define regSDMA4_FREEZE                                                                                 0x1d5cb\n#define regSDMA4_FREEZE_BASE_IDX                                                                        0\n#define regSDMA4_PHASE0_QUANTUM                                                                         0x1d5cc\n#define regSDMA4_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define regSDMA4_PHASE1_QUANTUM                                                                         0x1d5cd\n#define regSDMA4_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define regCC_SDMA4_EDC_CONFIG                                                                          0x1d5d2\n#define regCC_SDMA4_EDC_CONFIG_BASE_IDX                                                                 0\n#define regSDMA4_BA_THRESHOLD                                                                           0x1d5d3\n#define regSDMA4_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA4_ID                                                                                     0x1d5d4\n#define regSDMA4_ID_BASE_IDX                                                                            0\n#define regSDMA4_VERSION                                                                                0x1d5d5\n#define regSDMA4_VERSION_BASE_IDX                                                                       0\n#define regSDMA4_EDC_COUNTER                                                                            0x1d5d6\n#define regSDMA4_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA4_EDC_COUNTER2                                                                           0x1d5d7\n#define regSDMA4_EDC_COUNTER2_BASE_IDX                                                                  0\n#define regSDMA4_STATUS2_REG                                                                            0x1d5d8\n#define regSDMA4_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA4_ATOMIC_CNTL                                                                            0x1d5d9\n#define regSDMA4_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA4_ATOMIC_PREOP_LO                                                                        0x1d5da\n#define regSDMA4_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA4_ATOMIC_PREOP_HI                                                                        0x1d5db\n#define regSDMA4_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_CNTL                                                                             0x1d5dc\n#define regSDMA4_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA4_UTCL1_WATERMK                                                                          0x1d5dd\n#define regSDMA4_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA4_UTCL1_RD_STATUS                                                                        0x1d5de\n#define regSDMA4_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_WR_STATUS                                                                        0x1d5df\n#define regSDMA4_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_INV0                                                                             0x1d5e0\n#define regSDMA4_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA4_UTCL1_INV1                                                                             0x1d5e1\n#define regSDMA4_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA4_UTCL1_INV2                                                                             0x1d5e2\n#define regSDMA4_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA4_UTCL1_RD_XNACK0                                                                        0x1d5e3\n#define regSDMA4_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_RD_XNACK1                                                                        0x1d5e4\n#define regSDMA4_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_WR_XNACK0                                                                        0x1d5e5\n#define regSDMA4_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_WR_XNACK1                                                                        0x1d5e6\n#define regSDMA4_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA4_UTCL1_TIMEOUT                                                                          0x1d5e7\n#define regSDMA4_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA4_UTCL1_PAGE                                                                             0x1d5e8\n#define regSDMA4_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA4_POWER_CNTL_IDLE                                                                        0x1d5e9\n#define regSDMA4_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define regSDMA4_RELAX_ORDERING_LUT                                                                     0x1d5ea\n#define regSDMA4_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA4_CHICKEN_BITS_2                                                                         0x1d5eb\n#define regSDMA4_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA4_STATUS3_REG                                                                            0x1d5ec\n#define regSDMA4_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA4_PHYSICAL_ADDR_LO                                                                       0x1d5ed\n#define regSDMA4_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_PHYSICAL_ADDR_HI                                                                       0x1d5ee\n#define regSDMA4_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_PHASE2_QUANTUM                                                                         0x1d5ef\n#define regSDMA4_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define regSDMA4_ERROR_LOG                                                                              0x1d5f0\n#define regSDMA4_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA4_PUB_DUMMY_REG0                                                                         0x1d5f1\n#define regSDMA4_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA4_PUB_DUMMY_REG1                                                                         0x1d5f2\n#define regSDMA4_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA4_PUB_DUMMY_REG2                                                                         0x1d5f3\n#define regSDMA4_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA4_PUB_DUMMY_REG3                                                                         0x1d5f4\n#define regSDMA4_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA4_F32_COUNTER                                                                            0x1d5f5\n#define regSDMA4_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA4_PERFCNT_PERFCOUNTER0_CFG                                                               0x1d5f7\n#define regSDMA4_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      0\n#define regSDMA4_PERFCNT_PERFCOUNTER1_CFG                                                               0x1d5f8\n#define regSDMA4_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      0\n#define regSDMA4_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x1d5f9\n#define regSDMA4_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 0\n#define regSDMA4_PERFCNT_MISC_CNTL                                                                      0x1d5fa\n#define regSDMA4_PERFCNT_MISC_CNTL_BASE_IDX                                                             0\n#define regSDMA4_PERFCNT_PERFCOUNTER_LO                                                                 0x1d5fb\n#define regSDMA4_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        0\n#define regSDMA4_PERFCNT_PERFCOUNTER_HI                                                                 0x1d5fc\n#define regSDMA4_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        0\n#define regSDMA4_CRD_CNTL                                                                               0x1d5fd\n#define regSDMA4_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA4_ULV_CNTL                                                                               0x1d5ff\n#define regSDMA4_ULV_CNTL_BASE_IDX                                                                      0\n#define regSDMA4_EA_DBIT_ADDR_DATA                                                                      0x1d600\n#define regSDMA4_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA4_EA_DBIT_ADDR_INDEX                                                                     0x1d601\n#define regSDMA4_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA4_STATUS4_REG                                                                            0x1d603\n#define regSDMA4_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA4_SCRATCH_RAM_DATA                                                                       0x1d604\n#define regSDMA4_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA4_SCRATCH_RAM_ADDR                                                                       0x1d605\n#define regSDMA4_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA4_CE_CTRL                                                                                0x1d606\n#define regSDMA4_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA4_RAS_STATUS                                                                             0x1d607\n#define regSDMA4_RAS_STATUS_BASE_IDX                                                                    0\n#define regSDMA4_CLK_STATUS                                                                             0x1d608\n#define regSDMA4_CLK_STATUS_BASE_IDX                                                                    0\n#define regSDMA4_GFX_RB_CNTL                                                                            0x1d620\n#define regSDMA4_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA4_GFX_RB_BASE                                                                            0x1d621\n#define regSDMA4_GFX_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA4_GFX_RB_BASE_HI                                                                         0x1d622\n#define regSDMA4_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA4_GFX_RB_RPTR                                                                            0x1d623\n#define regSDMA4_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA4_GFX_RB_RPTR_HI                                                                         0x1d624\n#define regSDMA4_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA4_GFX_RB_WPTR                                                                            0x1d625\n#define regSDMA4_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA4_GFX_RB_WPTR_HI                                                                         0x1d626\n#define regSDMA4_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA4_GFX_RB_WPTR_POLL_CNTL                                                                  0x1d627\n#define regSDMA4_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA4_GFX_RB_RPTR_ADDR_HI                                                                    0x1d628\n#define regSDMA4_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA4_GFX_RB_RPTR_ADDR_LO                                                                    0x1d629\n#define regSDMA4_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA4_GFX_IB_CNTL                                                                            0x1d62a\n#define regSDMA4_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA4_GFX_IB_RPTR                                                                            0x1d62b\n#define regSDMA4_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA4_GFX_IB_OFFSET                                                                          0x1d62c\n#define regSDMA4_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA4_GFX_IB_BASE_LO                                                                         0x1d62d\n#define regSDMA4_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA4_GFX_IB_BASE_HI                                                                         0x1d62e\n#define regSDMA4_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA4_GFX_IB_SIZE                                                                            0x1d62f\n#define regSDMA4_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA4_GFX_SKIP_CNTL                                                                          0x1d630\n#define regSDMA4_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA4_GFX_CONTEXT_STATUS                                                                     0x1d631\n#define regSDMA4_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA4_GFX_DOORBELL                                                                           0x1d632\n#define regSDMA4_GFX_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA4_GFX_CONTEXT_CNTL                                                                       0x1d633\n#define regSDMA4_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define regSDMA4_GFX_STATUS                                                                             0x1d648\n#define regSDMA4_GFX_STATUS_BASE_IDX                                                                    0\n#define regSDMA4_GFX_DOORBELL_LOG                                                                       0x1d649\n#define regSDMA4_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA4_GFX_WATERMARK                                                                          0x1d64a\n#define regSDMA4_GFX_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA4_GFX_DOORBELL_OFFSET                                                                    0x1d64b\n#define regSDMA4_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA4_GFX_CSA_ADDR_LO                                                                        0x1d64c\n#define regSDMA4_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA4_GFX_CSA_ADDR_HI                                                                        0x1d64d\n#define regSDMA4_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA4_GFX_IB_SUB_REMAIN                                                                      0x1d64f\n#define regSDMA4_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA4_GFX_PREEMPT                                                                            0x1d650\n#define regSDMA4_GFX_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA4_GFX_DUMMY_REG                                                                          0x1d651\n#define regSDMA4_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA4_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x1d652\n#define regSDMA4_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA4_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x1d653\n#define regSDMA4_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA4_GFX_RB_AQL_CNTL                                                                        0x1d654\n#define regSDMA4_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA4_GFX_MINOR_PTR_UPDATE                                                                   0x1d655\n#define regSDMA4_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA4_GFX_MIDCMD_DATA0                                                                       0x1d660\n#define regSDMA4_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA1                                                                       0x1d661\n#define regSDMA4_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA2                                                                       0x1d662\n#define regSDMA4_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA3                                                                       0x1d663\n#define regSDMA4_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA4                                                                       0x1d664\n#define regSDMA4_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA5                                                                       0x1d665\n#define regSDMA4_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA6                                                                       0x1d666\n#define regSDMA4_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA7                                                                       0x1d667\n#define regSDMA4_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA8                                                                       0x1d668\n#define regSDMA4_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA9                                                                       0x1d669\n#define regSDMA4_GFX_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA4_GFX_MIDCMD_DATA10                                                                      0x1d66a\n#define regSDMA4_GFX_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA4_GFX_MIDCMD_CNTL                                                                        0x1d66b\n#define regSDMA4_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA4_PAGE_RB_CNTL                                                                           0x1d678\n#define regSDMA4_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_RB_BASE                                                                           0x1d679\n#define regSDMA4_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_RB_BASE_HI                                                                        0x1d67a\n#define regSDMA4_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_PAGE_RB_RPTR                                                                           0x1d67b\n#define regSDMA4_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_RB_RPTR_HI                                                                        0x1d67c\n#define regSDMA4_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_PAGE_RB_WPTR                                                                           0x1d67d\n#define regSDMA4_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_RB_WPTR_HI                                                                        0x1d67e\n#define regSDMA4_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_PAGE_RB_WPTR_POLL_CNTL                                                                 0x1d67f\n#define regSDMA4_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_PAGE_RB_RPTR_ADDR_HI                                                                   0x1d680\n#define regSDMA4_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_PAGE_RB_RPTR_ADDR_LO                                                                   0x1d681\n#define regSDMA4_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_PAGE_IB_CNTL                                                                           0x1d682\n#define regSDMA4_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_IB_RPTR                                                                           0x1d683\n#define regSDMA4_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_IB_OFFSET                                                                         0x1d684\n#define regSDMA4_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_PAGE_IB_BASE_LO                                                                        0x1d685\n#define regSDMA4_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_PAGE_IB_BASE_HI                                                                        0x1d686\n#define regSDMA4_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_PAGE_IB_SIZE                                                                           0x1d687\n#define regSDMA4_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_SKIP_CNTL                                                                         0x1d688\n#define regSDMA4_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_PAGE_CONTEXT_STATUS                                                                    0x1d689\n#define regSDMA4_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_PAGE_DOORBELL                                                                          0x1d68a\n#define regSDMA4_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_PAGE_STATUS                                                                            0x1d6a0\n#define regSDMA4_PAGE_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_PAGE_DOORBELL_LOG                                                                      0x1d6a1\n#define regSDMA4_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_PAGE_WATERMARK                                                                         0x1d6a2\n#define regSDMA4_PAGE_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_PAGE_DOORBELL_OFFSET                                                                   0x1d6a3\n#define regSDMA4_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_PAGE_CSA_ADDR_LO                                                                       0x1d6a4\n#define regSDMA4_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_PAGE_CSA_ADDR_HI                                                                       0x1d6a5\n#define regSDMA4_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_PAGE_IB_SUB_REMAIN                                                                     0x1d6a7\n#define regSDMA4_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_PAGE_PREEMPT                                                                           0x1d6a8\n#define regSDMA4_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_PAGE_DUMMY_REG                                                                         0x1d6a9\n#define regSDMA4_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x1d6aa\n#define regSDMA4_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x1d6ab\n#define regSDMA4_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_PAGE_RB_AQL_CNTL                                                                       0x1d6ac\n#define regSDMA4_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_PAGE_MINOR_PTR_UPDATE                                                                  0x1d6ad\n#define regSDMA4_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_PAGE_MIDCMD_DATA0                                                                      0x1d6b8\n#define regSDMA4_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA1                                                                      0x1d6b9\n#define regSDMA4_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA2                                                                      0x1d6ba\n#define regSDMA4_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA3                                                                      0x1d6bb\n#define regSDMA4_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA4                                                                      0x1d6bc\n#define regSDMA4_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA5                                                                      0x1d6bd\n#define regSDMA4_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA6                                                                      0x1d6be\n#define regSDMA4_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA7                                                                      0x1d6bf\n#define regSDMA4_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA8                                                                      0x1d6c0\n#define regSDMA4_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA9                                                                      0x1d6c1\n#define regSDMA4_PAGE_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_PAGE_MIDCMD_DATA10                                                                     0x1d6c2\n#define regSDMA4_PAGE_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_PAGE_MIDCMD_CNTL                                                                       0x1d6c3\n#define regSDMA4_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC0_RB_CNTL                                                                           0x1d6d0\n#define regSDMA4_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_RB_BASE                                                                           0x1d6d1\n#define regSDMA4_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_RB_BASE_HI                                                                        0x1d6d2\n#define regSDMA4_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC0_RB_RPTR                                                                           0x1d6d3\n#define regSDMA4_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_RB_RPTR_HI                                                                        0x1d6d4\n#define regSDMA4_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC0_RB_WPTR                                                                           0x1d6d5\n#define regSDMA4_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_RB_WPTR_HI                                                                        0x1d6d6\n#define regSDMA4_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC0_RB_WPTR_POLL_CNTL                                                                 0x1d6d7\n#define regSDMA4_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC0_RB_RPTR_ADDR_HI                                                                   0x1d6d8\n#define regSDMA4_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC0_RB_RPTR_ADDR_LO                                                                   0x1d6d9\n#define regSDMA4_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC0_IB_CNTL                                                                           0x1d6da\n#define regSDMA4_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_IB_RPTR                                                                           0x1d6db\n#define regSDMA4_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_IB_OFFSET                                                                         0x1d6dc\n#define regSDMA4_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC0_IB_BASE_LO                                                                        0x1d6dd\n#define regSDMA4_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC0_IB_BASE_HI                                                                        0x1d6de\n#define regSDMA4_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC0_IB_SIZE                                                                           0x1d6df\n#define regSDMA4_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_SKIP_CNTL                                                                         0x1d6e0\n#define regSDMA4_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC0_CONTEXT_STATUS                                                                    0x1d6e1\n#define regSDMA4_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC0_DOORBELL                                                                          0x1d6e2\n#define regSDMA4_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC0_STATUS                                                                            0x1d6f8\n#define regSDMA4_RLC0_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC0_DOORBELL_LOG                                                                      0x1d6f9\n#define regSDMA4_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC0_WATERMARK                                                                         0x1d6fa\n#define regSDMA4_RLC0_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC0_DOORBELL_OFFSET                                                                   0x1d6fb\n#define regSDMA4_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC0_CSA_ADDR_LO                                                                       0x1d6fc\n#define regSDMA4_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC0_CSA_ADDR_HI                                                                       0x1d6fd\n#define regSDMA4_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC0_IB_SUB_REMAIN                                                                     0x1d6ff\n#define regSDMA4_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC0_PREEMPT                                                                           0x1d700\n#define regSDMA4_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC0_DUMMY_REG                                                                         0x1d701\n#define regSDMA4_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x1d702\n#define regSDMA4_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x1d703\n#define regSDMA4_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC0_RB_AQL_CNTL                                                                       0x1d704\n#define regSDMA4_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC0_MINOR_PTR_UPDATE                                                                  0x1d705\n#define regSDMA4_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC0_MIDCMD_DATA0                                                                      0x1d710\n#define regSDMA4_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA1                                                                      0x1d711\n#define regSDMA4_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA2                                                                      0x1d712\n#define regSDMA4_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA3                                                                      0x1d713\n#define regSDMA4_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA4                                                                      0x1d714\n#define regSDMA4_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA5                                                                      0x1d715\n#define regSDMA4_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA6                                                                      0x1d716\n#define regSDMA4_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA7                                                                      0x1d717\n#define regSDMA4_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA8                                                                      0x1d718\n#define regSDMA4_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA9                                                                      0x1d719\n#define regSDMA4_RLC0_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC0_MIDCMD_DATA10                                                                     0x1d71a\n#define regSDMA4_RLC0_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC0_MIDCMD_CNTL                                                                       0x1d71b\n#define regSDMA4_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC1_RB_CNTL                                                                           0x1d728\n#define regSDMA4_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_RB_BASE                                                                           0x1d729\n#define regSDMA4_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_RB_BASE_HI                                                                        0x1d72a\n#define regSDMA4_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC1_RB_RPTR                                                                           0x1d72b\n#define regSDMA4_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_RB_RPTR_HI                                                                        0x1d72c\n#define regSDMA4_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC1_RB_WPTR                                                                           0x1d72d\n#define regSDMA4_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_RB_WPTR_HI                                                                        0x1d72e\n#define regSDMA4_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC1_RB_WPTR_POLL_CNTL                                                                 0x1d72f\n#define regSDMA4_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC1_RB_RPTR_ADDR_HI                                                                   0x1d730\n#define regSDMA4_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC1_RB_RPTR_ADDR_LO                                                                   0x1d731\n#define regSDMA4_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC1_IB_CNTL                                                                           0x1d732\n#define regSDMA4_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_IB_RPTR                                                                           0x1d733\n#define regSDMA4_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_IB_OFFSET                                                                         0x1d734\n#define regSDMA4_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC1_IB_BASE_LO                                                                        0x1d735\n#define regSDMA4_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC1_IB_BASE_HI                                                                        0x1d736\n#define regSDMA4_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC1_IB_SIZE                                                                           0x1d737\n#define regSDMA4_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_SKIP_CNTL                                                                         0x1d738\n#define regSDMA4_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC1_CONTEXT_STATUS                                                                    0x1d739\n#define regSDMA4_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC1_DOORBELL                                                                          0x1d73a\n#define regSDMA4_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC1_STATUS                                                                            0x1d750\n#define regSDMA4_RLC1_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC1_DOORBELL_LOG                                                                      0x1d751\n#define regSDMA4_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC1_WATERMARK                                                                         0x1d752\n#define regSDMA4_RLC1_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC1_DOORBELL_OFFSET                                                                   0x1d753\n#define regSDMA4_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC1_CSA_ADDR_LO                                                                       0x1d754\n#define regSDMA4_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC1_CSA_ADDR_HI                                                                       0x1d755\n#define regSDMA4_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC1_IB_SUB_REMAIN                                                                     0x1d757\n#define regSDMA4_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC1_PREEMPT                                                                           0x1d758\n#define regSDMA4_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC1_DUMMY_REG                                                                         0x1d759\n#define regSDMA4_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x1d75a\n#define regSDMA4_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x1d75b\n#define regSDMA4_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC1_RB_AQL_CNTL                                                                       0x1d75c\n#define regSDMA4_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC1_MINOR_PTR_UPDATE                                                                  0x1d75d\n#define regSDMA4_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC1_MIDCMD_DATA0                                                                      0x1d768\n#define regSDMA4_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA1                                                                      0x1d769\n#define regSDMA4_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA2                                                                      0x1d76a\n#define regSDMA4_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA3                                                                      0x1d76b\n#define regSDMA4_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA4                                                                      0x1d76c\n#define regSDMA4_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA5                                                                      0x1d76d\n#define regSDMA4_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA6                                                                      0x1d76e\n#define regSDMA4_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA7                                                                      0x1d76f\n#define regSDMA4_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA8                                                                      0x1d770\n#define regSDMA4_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA9                                                                      0x1d771\n#define regSDMA4_RLC1_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC1_MIDCMD_DATA10                                                                     0x1d772\n#define regSDMA4_RLC1_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC1_MIDCMD_CNTL                                                                       0x1d773\n#define regSDMA4_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC2_RB_CNTL                                                                           0x1d780\n#define regSDMA4_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_RB_BASE                                                                           0x1d781\n#define regSDMA4_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_RB_BASE_HI                                                                        0x1d782\n#define regSDMA4_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC2_RB_RPTR                                                                           0x1d783\n#define regSDMA4_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_RB_RPTR_HI                                                                        0x1d784\n#define regSDMA4_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC2_RB_WPTR                                                                           0x1d785\n#define regSDMA4_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_RB_WPTR_HI                                                                        0x1d786\n#define regSDMA4_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC2_RB_WPTR_POLL_CNTL                                                                 0x1d787\n#define regSDMA4_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC2_RB_RPTR_ADDR_HI                                                                   0x1d788\n#define regSDMA4_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC2_RB_RPTR_ADDR_LO                                                                   0x1d789\n#define regSDMA4_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC2_IB_CNTL                                                                           0x1d78a\n#define regSDMA4_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_IB_RPTR                                                                           0x1d78b\n#define regSDMA4_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_IB_OFFSET                                                                         0x1d78c\n#define regSDMA4_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC2_IB_BASE_LO                                                                        0x1d78d\n#define regSDMA4_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC2_IB_BASE_HI                                                                        0x1d78e\n#define regSDMA4_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC2_IB_SIZE                                                                           0x1d78f\n#define regSDMA4_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_SKIP_CNTL                                                                         0x1d790\n#define regSDMA4_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC2_CONTEXT_STATUS                                                                    0x1d791\n#define regSDMA4_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC2_DOORBELL                                                                          0x1d792\n#define regSDMA4_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC2_STATUS                                                                            0x1d7a8\n#define regSDMA4_RLC2_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC2_DOORBELL_LOG                                                                      0x1d7a9\n#define regSDMA4_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC2_WATERMARK                                                                         0x1d7aa\n#define regSDMA4_RLC2_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC2_DOORBELL_OFFSET                                                                   0x1d7ab\n#define regSDMA4_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC2_CSA_ADDR_LO                                                                       0x1d7ac\n#define regSDMA4_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC2_CSA_ADDR_HI                                                                       0x1d7ad\n#define regSDMA4_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC2_IB_SUB_REMAIN                                                                     0x1d7af\n#define regSDMA4_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC2_PREEMPT                                                                           0x1d7b0\n#define regSDMA4_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC2_DUMMY_REG                                                                         0x1d7b1\n#define regSDMA4_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x1d7b2\n#define regSDMA4_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x1d7b3\n#define regSDMA4_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC2_RB_AQL_CNTL                                                                       0x1d7b4\n#define regSDMA4_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC2_MINOR_PTR_UPDATE                                                                  0x1d7b5\n#define regSDMA4_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC2_MIDCMD_DATA0                                                                      0x1d7c0\n#define regSDMA4_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA1                                                                      0x1d7c1\n#define regSDMA4_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA2                                                                      0x1d7c2\n#define regSDMA4_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA3                                                                      0x1d7c3\n#define regSDMA4_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA4                                                                      0x1d7c4\n#define regSDMA4_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA5                                                                      0x1d7c5\n#define regSDMA4_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA6                                                                      0x1d7c6\n#define regSDMA4_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA7                                                                      0x1d7c7\n#define regSDMA4_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA8                                                                      0x1d7c8\n#define regSDMA4_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA9                                                                      0x1d7c9\n#define regSDMA4_RLC2_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC2_MIDCMD_DATA10                                                                     0x1d7ca\n#define regSDMA4_RLC2_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC2_MIDCMD_CNTL                                                                       0x1d7cb\n#define regSDMA4_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC3_RB_CNTL                                                                           0x1d7d8\n#define regSDMA4_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_RB_BASE                                                                           0x1d7d9\n#define regSDMA4_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_RB_BASE_HI                                                                        0x1d7da\n#define regSDMA4_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC3_RB_RPTR                                                                           0x1d7db\n#define regSDMA4_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_RB_RPTR_HI                                                                        0x1d7dc\n#define regSDMA4_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC3_RB_WPTR                                                                           0x1d7dd\n#define regSDMA4_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_RB_WPTR_HI                                                                        0x1d7de\n#define regSDMA4_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC3_RB_WPTR_POLL_CNTL                                                                 0x1d7df\n#define regSDMA4_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC3_RB_RPTR_ADDR_HI                                                                   0x1d7e0\n#define regSDMA4_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC3_RB_RPTR_ADDR_LO                                                                   0x1d7e1\n#define regSDMA4_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC3_IB_CNTL                                                                           0x1d7e2\n#define regSDMA4_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_IB_RPTR                                                                           0x1d7e3\n#define regSDMA4_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_IB_OFFSET                                                                         0x1d7e4\n#define regSDMA4_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC3_IB_BASE_LO                                                                        0x1d7e5\n#define regSDMA4_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC3_IB_BASE_HI                                                                        0x1d7e6\n#define regSDMA4_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC3_IB_SIZE                                                                           0x1d7e7\n#define regSDMA4_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_SKIP_CNTL                                                                         0x1d7e8\n#define regSDMA4_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC3_CONTEXT_STATUS                                                                    0x1d7e9\n#define regSDMA4_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC3_DOORBELL                                                                          0x1d7ea\n#define regSDMA4_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC3_STATUS                                                                            0x1d800\n#define regSDMA4_RLC3_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC3_DOORBELL_LOG                                                                      0x1d801\n#define regSDMA4_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC3_WATERMARK                                                                         0x1d802\n#define regSDMA4_RLC3_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC3_DOORBELL_OFFSET                                                                   0x1d803\n#define regSDMA4_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC3_CSA_ADDR_LO                                                                       0x1d804\n#define regSDMA4_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC3_CSA_ADDR_HI                                                                       0x1d805\n#define regSDMA4_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC3_IB_SUB_REMAIN                                                                     0x1d807\n#define regSDMA4_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC3_PREEMPT                                                                           0x1d808\n#define regSDMA4_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC3_DUMMY_REG                                                                         0x1d809\n#define regSDMA4_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x1d80a\n#define regSDMA4_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x1d80b\n#define regSDMA4_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC3_RB_AQL_CNTL                                                                       0x1d80c\n#define regSDMA4_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC3_MINOR_PTR_UPDATE                                                                  0x1d80d\n#define regSDMA4_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC3_MIDCMD_DATA0                                                                      0x1d818\n#define regSDMA4_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA1                                                                      0x1d819\n#define regSDMA4_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA2                                                                      0x1d81a\n#define regSDMA4_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA3                                                                      0x1d81b\n#define regSDMA4_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA4                                                                      0x1d81c\n#define regSDMA4_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA5                                                                      0x1d81d\n#define regSDMA4_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA6                                                                      0x1d81e\n#define regSDMA4_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA7                                                                      0x1d81f\n#define regSDMA4_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA8                                                                      0x1d820\n#define regSDMA4_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA9                                                                      0x1d821\n#define regSDMA4_RLC3_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC3_MIDCMD_DATA10                                                                     0x1d822\n#define regSDMA4_RLC3_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC3_MIDCMD_CNTL                                                                       0x1d823\n#define regSDMA4_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC4_RB_CNTL                                                                           0x1d830\n#define regSDMA4_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_RB_BASE                                                                           0x1d831\n#define regSDMA4_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_RB_BASE_HI                                                                        0x1d832\n#define regSDMA4_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC4_RB_RPTR                                                                           0x1d833\n#define regSDMA4_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_RB_RPTR_HI                                                                        0x1d834\n#define regSDMA4_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC4_RB_WPTR                                                                           0x1d835\n#define regSDMA4_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_RB_WPTR_HI                                                                        0x1d836\n#define regSDMA4_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC4_RB_WPTR_POLL_CNTL                                                                 0x1d837\n#define regSDMA4_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC4_RB_RPTR_ADDR_HI                                                                   0x1d838\n#define regSDMA4_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC4_RB_RPTR_ADDR_LO                                                                   0x1d839\n#define regSDMA4_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC4_IB_CNTL                                                                           0x1d83a\n#define regSDMA4_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_IB_RPTR                                                                           0x1d83b\n#define regSDMA4_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_IB_OFFSET                                                                         0x1d83c\n#define regSDMA4_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC4_IB_BASE_LO                                                                        0x1d83d\n#define regSDMA4_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC4_IB_BASE_HI                                                                        0x1d83e\n#define regSDMA4_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC4_IB_SIZE                                                                           0x1d83f\n#define regSDMA4_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_SKIP_CNTL                                                                         0x1d840\n#define regSDMA4_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC4_CONTEXT_STATUS                                                                    0x1d841\n#define regSDMA4_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC4_DOORBELL                                                                          0x1d842\n#define regSDMA4_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC4_STATUS                                                                            0x1d858\n#define regSDMA4_RLC4_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC4_DOORBELL_LOG                                                                      0x1d859\n#define regSDMA4_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC4_WATERMARK                                                                         0x1d85a\n#define regSDMA4_RLC4_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC4_DOORBELL_OFFSET                                                                   0x1d85b\n#define regSDMA4_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC4_CSA_ADDR_LO                                                                       0x1d85c\n#define regSDMA4_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC4_CSA_ADDR_HI                                                                       0x1d85d\n#define regSDMA4_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC4_IB_SUB_REMAIN                                                                     0x1d85f\n#define regSDMA4_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC4_PREEMPT                                                                           0x1d860\n#define regSDMA4_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC4_DUMMY_REG                                                                         0x1d861\n#define regSDMA4_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x1d862\n#define regSDMA4_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x1d863\n#define regSDMA4_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC4_RB_AQL_CNTL                                                                       0x1d864\n#define regSDMA4_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC4_MINOR_PTR_UPDATE                                                                  0x1d865\n#define regSDMA4_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC4_MIDCMD_DATA0                                                                      0x1d870\n#define regSDMA4_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA1                                                                      0x1d871\n#define regSDMA4_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA2                                                                      0x1d872\n#define regSDMA4_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA3                                                                      0x1d873\n#define regSDMA4_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA4                                                                      0x1d874\n#define regSDMA4_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA5                                                                      0x1d875\n#define regSDMA4_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA6                                                                      0x1d876\n#define regSDMA4_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA7                                                                      0x1d877\n#define regSDMA4_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA8                                                                      0x1d878\n#define regSDMA4_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA9                                                                      0x1d879\n#define regSDMA4_RLC4_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC4_MIDCMD_DATA10                                                                     0x1d87a\n#define regSDMA4_RLC4_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC4_MIDCMD_CNTL                                                                       0x1d87b\n#define regSDMA4_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC5_RB_CNTL                                                                           0x1d888\n#define regSDMA4_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_RB_BASE                                                                           0x1d889\n#define regSDMA4_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_RB_BASE_HI                                                                        0x1d88a\n#define regSDMA4_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC5_RB_RPTR                                                                           0x1d88b\n#define regSDMA4_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_RB_RPTR_HI                                                                        0x1d88c\n#define regSDMA4_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC5_RB_WPTR                                                                           0x1d88d\n#define regSDMA4_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_RB_WPTR_HI                                                                        0x1d88e\n#define regSDMA4_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC5_RB_WPTR_POLL_CNTL                                                                 0x1d88f\n#define regSDMA4_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC5_RB_RPTR_ADDR_HI                                                                   0x1d890\n#define regSDMA4_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC5_RB_RPTR_ADDR_LO                                                                   0x1d891\n#define regSDMA4_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC5_IB_CNTL                                                                           0x1d892\n#define regSDMA4_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_IB_RPTR                                                                           0x1d893\n#define regSDMA4_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_IB_OFFSET                                                                         0x1d894\n#define regSDMA4_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC5_IB_BASE_LO                                                                        0x1d895\n#define regSDMA4_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC5_IB_BASE_HI                                                                        0x1d896\n#define regSDMA4_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC5_IB_SIZE                                                                           0x1d897\n#define regSDMA4_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_SKIP_CNTL                                                                         0x1d898\n#define regSDMA4_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC5_CONTEXT_STATUS                                                                    0x1d899\n#define regSDMA4_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC5_DOORBELL                                                                          0x1d89a\n#define regSDMA4_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC5_STATUS                                                                            0x1d8b0\n#define regSDMA4_RLC5_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC5_DOORBELL_LOG                                                                      0x1d8b1\n#define regSDMA4_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC5_WATERMARK                                                                         0x1d8b2\n#define regSDMA4_RLC5_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC5_DOORBELL_OFFSET                                                                   0x1d8b3\n#define regSDMA4_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC5_CSA_ADDR_LO                                                                       0x1d8b4\n#define regSDMA4_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC5_CSA_ADDR_HI                                                                       0x1d8b5\n#define regSDMA4_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC5_IB_SUB_REMAIN                                                                     0x1d8b7\n#define regSDMA4_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC5_PREEMPT                                                                           0x1d8b8\n#define regSDMA4_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC5_DUMMY_REG                                                                         0x1d8b9\n#define regSDMA4_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x1d8ba\n#define regSDMA4_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x1d8bb\n#define regSDMA4_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC5_RB_AQL_CNTL                                                                       0x1d8bc\n#define regSDMA4_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC5_MINOR_PTR_UPDATE                                                                  0x1d8bd\n#define regSDMA4_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC5_MIDCMD_DATA0                                                                      0x1d8c8\n#define regSDMA4_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA1                                                                      0x1d8c9\n#define regSDMA4_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA2                                                                      0x1d8ca\n#define regSDMA4_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA3                                                                      0x1d8cb\n#define regSDMA4_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA4                                                                      0x1d8cc\n#define regSDMA4_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA5                                                                      0x1d8cd\n#define regSDMA4_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA6                                                                      0x1d8ce\n#define regSDMA4_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA7                                                                      0x1d8cf\n#define regSDMA4_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA8                                                                      0x1d8d0\n#define regSDMA4_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA9                                                                      0x1d8d1\n#define regSDMA4_RLC5_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC5_MIDCMD_DATA10                                                                     0x1d8d2\n#define regSDMA4_RLC5_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC5_MIDCMD_CNTL                                                                       0x1d8d3\n#define regSDMA4_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC6_RB_CNTL                                                                           0x1d8e0\n#define regSDMA4_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_RB_BASE                                                                           0x1d8e1\n#define regSDMA4_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_RB_BASE_HI                                                                        0x1d8e2\n#define regSDMA4_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC6_RB_RPTR                                                                           0x1d8e3\n#define regSDMA4_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_RB_RPTR_HI                                                                        0x1d8e4\n#define regSDMA4_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC6_RB_WPTR                                                                           0x1d8e5\n#define regSDMA4_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_RB_WPTR_HI                                                                        0x1d8e6\n#define regSDMA4_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC6_RB_WPTR_POLL_CNTL                                                                 0x1d8e7\n#define regSDMA4_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC6_RB_RPTR_ADDR_HI                                                                   0x1d8e8\n#define regSDMA4_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC6_RB_RPTR_ADDR_LO                                                                   0x1d8e9\n#define regSDMA4_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC6_IB_CNTL                                                                           0x1d8ea\n#define regSDMA4_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_IB_RPTR                                                                           0x1d8eb\n#define regSDMA4_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_IB_OFFSET                                                                         0x1d8ec\n#define regSDMA4_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC6_IB_BASE_LO                                                                        0x1d8ed\n#define regSDMA4_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC6_IB_BASE_HI                                                                        0x1d8ee\n#define regSDMA4_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC6_IB_SIZE                                                                           0x1d8ef\n#define regSDMA4_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_SKIP_CNTL                                                                         0x1d8f0\n#define regSDMA4_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC6_CONTEXT_STATUS                                                                    0x1d8f1\n#define regSDMA4_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC6_DOORBELL                                                                          0x1d8f2\n#define regSDMA4_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC6_STATUS                                                                            0x1d908\n#define regSDMA4_RLC6_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC6_DOORBELL_LOG                                                                      0x1d909\n#define regSDMA4_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC6_WATERMARK                                                                         0x1d90a\n#define regSDMA4_RLC6_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC6_DOORBELL_OFFSET                                                                   0x1d90b\n#define regSDMA4_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC6_CSA_ADDR_LO                                                                       0x1d90c\n#define regSDMA4_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC6_CSA_ADDR_HI                                                                       0x1d90d\n#define regSDMA4_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC6_IB_SUB_REMAIN                                                                     0x1d90f\n#define regSDMA4_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC6_PREEMPT                                                                           0x1d910\n#define regSDMA4_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC6_DUMMY_REG                                                                         0x1d911\n#define regSDMA4_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x1d912\n#define regSDMA4_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x1d913\n#define regSDMA4_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC6_RB_AQL_CNTL                                                                       0x1d914\n#define regSDMA4_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC6_MINOR_PTR_UPDATE                                                                  0x1d915\n#define regSDMA4_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC6_MIDCMD_DATA0                                                                      0x1d920\n#define regSDMA4_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA1                                                                      0x1d921\n#define regSDMA4_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA2                                                                      0x1d922\n#define regSDMA4_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA3                                                                      0x1d923\n#define regSDMA4_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA4                                                                      0x1d924\n#define regSDMA4_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA5                                                                      0x1d925\n#define regSDMA4_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA6                                                                      0x1d926\n#define regSDMA4_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA7                                                                      0x1d927\n#define regSDMA4_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA8                                                                      0x1d928\n#define regSDMA4_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA9                                                                      0x1d929\n#define regSDMA4_RLC6_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC6_MIDCMD_DATA10                                                                     0x1d92a\n#define regSDMA4_RLC6_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC6_MIDCMD_CNTL                                                                       0x1d92b\n#define regSDMA4_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC7_RB_CNTL                                                                           0x1d938\n#define regSDMA4_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_RB_BASE                                                                           0x1d939\n#define regSDMA4_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_RB_BASE_HI                                                                        0x1d93a\n#define regSDMA4_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC7_RB_RPTR                                                                           0x1d93b\n#define regSDMA4_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_RB_RPTR_HI                                                                        0x1d93c\n#define regSDMA4_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC7_RB_WPTR                                                                           0x1d93d\n#define regSDMA4_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_RB_WPTR_HI                                                                        0x1d93e\n#define regSDMA4_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC7_RB_WPTR_POLL_CNTL                                                                 0x1d93f\n#define regSDMA4_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define regSDMA4_RLC7_RB_RPTR_ADDR_HI                                                                   0x1d940\n#define regSDMA4_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define regSDMA4_RLC7_RB_RPTR_ADDR_LO                                                                   0x1d941\n#define regSDMA4_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define regSDMA4_RLC7_IB_CNTL                                                                           0x1d942\n#define regSDMA4_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_IB_RPTR                                                                           0x1d943\n#define regSDMA4_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_IB_OFFSET                                                                         0x1d944\n#define regSDMA4_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define regSDMA4_RLC7_IB_BASE_LO                                                                        0x1d945\n#define regSDMA4_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define regSDMA4_RLC7_IB_BASE_HI                                                                        0x1d946\n#define regSDMA4_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define regSDMA4_RLC7_IB_SIZE                                                                           0x1d947\n#define regSDMA4_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_SKIP_CNTL                                                                         0x1d948\n#define regSDMA4_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define regSDMA4_RLC7_CONTEXT_STATUS                                                                    0x1d949\n#define regSDMA4_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define regSDMA4_RLC7_DOORBELL                                                                          0x1d94a\n#define regSDMA4_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define regSDMA4_RLC7_STATUS                                                                            0x1d960\n#define regSDMA4_RLC7_STATUS_BASE_IDX                                                                   0\n#define regSDMA4_RLC7_DOORBELL_LOG                                                                      0x1d961\n#define regSDMA4_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define regSDMA4_RLC7_WATERMARK                                                                         0x1d962\n#define regSDMA4_RLC7_WATERMARK_BASE_IDX                                                                0\n#define regSDMA4_RLC7_DOORBELL_OFFSET                                                                   0x1d963\n#define regSDMA4_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define regSDMA4_RLC7_CSA_ADDR_LO                                                                       0x1d964\n#define regSDMA4_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA4_RLC7_CSA_ADDR_HI                                                                       0x1d965\n#define regSDMA4_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA4_RLC7_IB_SUB_REMAIN                                                                     0x1d967\n#define regSDMA4_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define regSDMA4_RLC7_PREEMPT                                                                           0x1d968\n#define regSDMA4_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define regSDMA4_RLC7_DUMMY_REG                                                                         0x1d969\n#define regSDMA4_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define regSDMA4_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x1d96a\n#define regSDMA4_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define regSDMA4_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x1d96b\n#define regSDMA4_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define regSDMA4_RLC7_RB_AQL_CNTL                                                                       0x1d96c\n#define regSDMA4_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define regSDMA4_RLC7_MINOR_PTR_UPDATE                                                                  0x1d96d\n#define regSDMA4_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define regSDMA4_RLC7_MIDCMD_DATA0                                                                      0x1d978\n#define regSDMA4_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA1                                                                      0x1d979\n#define regSDMA4_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA2                                                                      0x1d97a\n#define regSDMA4_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA3                                                                      0x1d97b\n#define regSDMA4_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA4                                                                      0x1d97c\n#define regSDMA4_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA5                                                                      0x1d97d\n#define regSDMA4_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA6                                                                      0x1d97e\n#define regSDMA4_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA7                                                                      0x1d97f\n#define regSDMA4_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA8                                                                      0x1d980\n#define regSDMA4_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA9                                                                      0x1d981\n#define regSDMA4_RLC7_MIDCMD_DATA9_BASE_IDX                                                             0\n#define regSDMA4_RLC7_MIDCMD_DATA10                                                                     0x1d982\n#define regSDMA4_RLC7_MIDCMD_DATA10_BASE_IDX                                                            0\n#define regSDMA4_RLC7_MIDCMD_CNTL                                                                       0x1d983\n#define regSDMA4_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}