{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "FCMA"
    ]
  },
  "Instructions": {
    "ucomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 30,
      "Optimal": "No",
      "Comment": "0x66 0x0f 0x2e",
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "ldr w0, [x28, #728]",
        "sub w0, w0, w20",
        "cbz w0, #+0x1c",
        "mov x1, #0x101",
        "movk x1, #0x101, lsl #16",
        "movk x1, #0x1, lsl #32",
        "str x1, [x28, #1056]",
        "ldr x0, [x28, #1912]",
        "br x0",
        "fcmp d16, d17",
        "cset x21, eq",
        "csinc x21, x21, xzr, vc",
        "cset x1, lt",
        "bfi x21, x1, #1, #1",
        "cset x1, vs",
        "bfi x21, x1, #2, #1",
        "ubfx x22, x21, #1, #1",
        "ubfx x23, x21, #0, #1",
        "ubfx x21, x21, #2, #1",
        "bfi w20, w22, #29, #1",
        "bfi w20, w23, #30, #1",
        "eor w21, w21, #0x1",
        "strb w21, [x28, #706]",
        "mov w21, #0x0",
        "mov w22, #0x90000000",
        "bic x20, x20, x22",
        "strb w21, [x28, #708]",
        "msr nzcv, x20",
        "str w20, [x28, #728]"
      ]
    },
    "comisd xmm0, xmm1": {
      "ExpectedInstructionCount": 30,
      "Optimal": "No",
      "Comment": "0x66 0x0f 0x2f",
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "ldr w0, [x28, #728]",
        "sub w0, w0, w20",
        "cbz w0, #+0x1c",
        "mov x1, #0x101",
        "movk x1, #0x101, lsl #16",
        "movk x1, #0x1, lsl #32",
        "str x1, [x28, #1056]",
        "ldr x0, [x28, #1912]",
        "br x0",
        "fcmp d16, d17",
        "cset x21, eq",
        "csinc x21, x21, xzr, vc",
        "cset x1, lt",
        "bfi x21, x1, #1, #1",
        "cset x1, vs",
        "bfi x21, x1, #2, #1",
        "ubfx x22, x21, #1, #1",
        "ubfx x23, x21, #0, #1",
        "ubfx x21, x21, #2, #1",
        "bfi w20, w22, #29, #1",
        "bfi w20, w23, #30, #1",
        "eor w21, w21, #0x1",
        "strb w21, [x28, #706]",
        "mov w21, #0x0",
        "mov w22, #0x90000000",
        "bic x20, x20, x22",
        "strb w21, [x28, #708]",
        "msr nzcv, x20",
        "str w20, [x28, #728]"
      ]
    },
    "pmovmskb eax, xmm0": {
      "ExpectedInstructionCount": 23,
      "Optimal": "Yes",
      "Comment": "0x66 0x0f 0xd7",
      "ExpectedArm64ASM": [
        "mov x20, #0x201",
        "movk x20, #0x804, lsl #16",
        "movk x20, #0x2010, lsl #32",
        "movk x20, #0x8040, lsl #48",
        "dup v2.2d, x20",
        "mrs x20, nzcv",
        "ldr w0, [x28, #728]",
        "sub w0, w0, w20",
        "cbz w0, #+0x1c",
        "mov x1, #0x101",
        "movk x1, #0x101, lsl #16",
        "movk x1, #0x1, lsl #32",
        "str x1, [x28, #1056]",
        "ldr x0, [x28, #1912]",
        "br x0",
        "cmlt v3.16b, v16.16b, #0",
        "and v2.16b, v3.16b, v2.16b",
        "addp v2.16b, v2.16b, v2.16b",
        "addp v2.8b, v2.8b, v2.8b",
        "addp v2.8b, v2.8b, v2.8b",
        "umov w4, v2.h[0]",
        "msr nzcv, x20",
        "str w20, [x28, #728]"
      ]
    },
    "maskmovdqu xmm0, xmm1": {
      "ExpectedInstructionCount": 16,
      "Optimal": "Yes",
      "Comment": "0x66 0x0f 0xf7",
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "ldr w0, [x28, #728]",
        "sub w0, w0, w20",
        "cbz w0, #+0x1c",
        "mov x1, #0x101",
        "movk x1, #0x101, lsl #16",
        "movk x1, #0x1, lsl #32",
        "str x1, [x28, #1056]",
        "ldr x0, [x28, #1912]",
        "br x0",
        "cmlt v2.16b, v17.16b, #0",
        "ldr q3, [x11]",
        "bsl v2.16b, v16.16b, v3.16b",
        "str q2, [x11]",
        "msr nzcv, x20",
        "str w20, [x28, #728]"
      ]
    }
  }
}
