$date
	Mon Sep 08 20:12:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_alu_4_bit_tb $end
$var wire 8 ! out [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ OpCode [2:0] $end
$var reg 192 % name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 %
b0 $
b11 #
b1 "
b100 !
$end
#10
b1110 !
b1 $
#20
b11 !
b10 $
#30
b1 !
b11 $
#40
b11 !
b100 $
#50
b10 !
b101 $
#60
b1011 !
b0 $
b1000 "
#70
b101 !
b1 $
#80
b11000 !
b10 $
#90
b0 !
b11 $
#100
b1011 !
b100 $
#110
b101 $
#120
