#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 25 12:07:51 2024
# Process ID: 8580
# Current directory: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5868 C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.xpr
# Log file: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
connect_bd_net [get_bd_pins promedio_lineal_0/clk] [get_bd_pins uP/FCLK_CLK0]
connect_bd_net [get_bd_pins promedio_lineal_0/N_averaged_samples] [get_bd_pins uP_control/gpio_io_o1]
delete_bd_objs [get_bd_cells promedio_lineal_0]
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
delete_bd_objs [get_bd_cells promedio_lineal_0]
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
delete_bd_objs [get_bd_cells promedio_lineal_0]
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v
update_module_reference {system_promedio_lineal_0_0 system_promedio_lineal_0_1 system_promedio_lineal_0_2}
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip/my_cores/promedio_lineal.v
import_files -norecurse C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
set_property location {3 1003 205} [get_bd_cells promedio_lineal_0]
connect_bd_net [get_bd_pins promedio_lineal_0/clk] [get_bd_pins uP/FCLK_CLK0]
set_property location {4 1464 -30} [get_bd_cells promedio_lineal_0]
connect_bd_net [get_bd_pins promedio_lineal_0/reset_n] [get_bd_pins uP_control/Dout]
connect_bd_net [get_bd_pins promedio_lineal_0/data] [get_bd_pins selector_data_in/data_out]
connect_bd_net [get_bd_pins promedio_lineal_0/data_valid] [get_bd_pins selector_data_in/data_out_valid]
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference promedio_lineal promedio_lineal_1
delete_bd_objs [get_bd_cells promedio_lineal_0]
update_module_reference {system_promedio_lineal_0_0 system_promedio_lineal_0_1 system_promedio_lineal_0_2 system_promedio_lineal_1_0 system_promedio_lineal_0_3}
set_property location {4 1567 79} [get_bd_cells promedio_lineal_1]
connect_bd_net [get_bd_pins promedio_lineal_1/clk] [get_bd_pins uP/FCLK_CLK0]
connect_bd_net [get_bd_pins promedio_lineal_1/reset_n] [get_bd_pins uP_control/Dout]
connect_bd_net [get_bd_pins promedio_lineal_1/data] [get_bd_pins selector_data_in/data_out]
connect_bd_net [get_bd_pins promedio_lineal_1/data_valid] [get_bd_pins selector_data_in/data_out_valid]
connect_bd_net [get_bd_pins promedio_lineal_1/N_averaged_samples] [get_bd_pins uP_control/gpio_io_o1]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets decimator_0_data_out_valid]
delete_bd_objs [get_bd_nets decimator_0_finish]
connect_bd_net [get_bd_pins and_2_0/b] [get_bd_pins promedio_lineal_1/finish]
connect_bd_net [get_bd_pins promedio_lineal_1/data_out_valid] [get_bd_pins uP/axi_str_rxd_tvalid1]
delete_bd_objs [get_bd_nets decimator_0_data_out]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins promedio_lineal_1/data_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
open_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
update_module_reference system_promedio_lineal_1_0
update_module_reference system_promedio_lineal_1_0
update_module_reference system_promedio_lineal_1_0
connect_bd_net [get_bd_pins promedio_lineal_1/enable] [get_bd_pins uP_control/Dout1]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/clk_adapter.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/clk_adapter.v
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clk_adapter clk_adapter_0
set_property location {4 1245 -97} [get_bd_cells clk_adapter_0]
update_module_reference system_clk_adapter_0_0
disconnect_bd_net /uP_FCLK_CLK0 [get_bd_pins promedio_lineal_1/clk]
update_compile_order -fileset sources_1
set_property location {4 1438 -106} [get_bd_cells clk_adapter_0]
connect_bd_net [get_bd_pins clk_adapter_0/clk_in] [get_bd_pins ADC/adc_clk]
connect_bd_net [get_bd_pins promedio_lineal_1/clk] [get_bd_pins ADC/adc_clk]
delete_bd_objs [get_bd_nets axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets promedio_lineal_1_data_out_valid]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tvalid1] [get_bd_pins clk_adapter_0/data_out_valid]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins clk_adapter_0/data_out]
connect_bd_net [get_bd_pins clk_adapter_0/clk_out] [get_bd_pins uP/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_adapter_0/data_in] [get_bd_pins promedio_lineal_1/data_out]
connect_bd_net [get_bd_pins clk_adapter_0/data_in_valid] [get_bd_pins promedio_lineal_1/data_out_valid]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
copy_bd_objs /  [get_bd_cells {selector_data_in}]
set_property location {5 1883 -208} [get_bd_cells selector_data_in1]
group_bd_cells hier_0 [get_bd_cells promedio_lineal_1] [get_bd_cells selector_data_in1] [get_bd_cells decimator_0]
set_property location {1.5 772 118} [get_bd_cells hier_0/selector_data_in1]
undo
undo
set_property location {7.5 3678 -241} [get_bd_cells selector_data_in1]
disconnect_bd_net /uP_FCLK_CLK0 [get_bd_pins decimator_0/clk]
connect_bd_net [get_bd_pins decimator_0/clk] [get_bd_pins ADC/adc_clk]
delete_bd_objs [get_bd_nets promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets promedio_lineal_1_data_out_valid]
delete_bd_objs [get_bd_nets promedio_lineal_1_finish]
set_property location {7.5 3512 -160} [get_bd_cells selector_data_in1]
update_module_reference {system_mux_0_0 system_selector_data_in_0}
update_module_reference {system_mux_0_0 system_selector_data_in_0}
connect_bd_net [get_bd_pins decimator_0/data_out] [get_bd_pins selector_data_in1/data_in_0]
connect_bd_net [get_bd_pins decimator_0/data_out_valid] [get_bd_pins selector_data_in1/data_in_0_valid]
connect_bd_net [get_bd_pins decimator_0/finish] [get_bd_pins selector_data_in1/finish_0]
connect_bd_net [get_bd_pins promedio_lineal_1/data_out] [get_bd_pins selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins promedio_lineal_1/data_out_valid] [get_bd_pins selector_data_in1/data_in_1_valid]
connect_bd_net [get_bd_pins promedio_lineal_1/finish] [get_bd_pins selector_data_in1/finish_1]
set_property location {8.5 3984 -167} [get_bd_cells clk_adapter_0]
connect_bd_net [get_bd_pins selector_data_in1/data_out] [get_bd_pins clk_adapter_0/data_in]
connect_bd_net [get_bd_pins selector_data_in1/data_out_valid] [get_bd_pins clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins selector_data_in1/finish] [get_bd_pins and_2_0/b]
group_bd_cells hier_0 [get_bd_cells promedio_lineal_1] [get_bd_cells decimator_0] [get_bd_cells selector_data_in1] [get_bd_cells clk_adapter_0]
set_property name decimator [get_bd_cells hier_0]
connect_bd_net [get_bd_pins uP_control/finished/gpio2_io_i] [get_bd_pins uP_control/finished/gpio2_io_o]
connect_bd_net [get_bd_pins uP_control/finished/gpio2_io_o] [get_bd_pins decimator/selector_data_in1/sel]
regenerate_bd_layout
set_property name finished_and_decimator_method [get_bd_cells uP_control/finished]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference {system_mux_0_0 system_selector_data_in_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference {system_mux_0_0 system_selector_data_in_0}
update_module_reference {system_mux_0_0 system_selector_data_in_0}
startgroup
set_property -dict [list \
  CONFIG.DATA_IN_WIDTH {32} \
  CONFIG.DATA_OUT_WIDTH {32} \
] [get_bd_cells decimator/selector_data_in1]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
startgroup
set_property CONFIG.DATA_OUT_WIDTH {32} [get_bd_cells selector_data_in]
endgroup
delete_bd_objs [get_bd_pins decimator/data_in]
connect_bd_net [get_bd_pins decimator/decimator_0/data_in] [get_bd_pins selector_data_in/data_out]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_promedio_lineal_1_0
delete_bd_objs [get_bd_nets decimator/ADC_adc_clk]
delete_bd_objs [get_bd_nets decimator/uP_FCLK_CLK0]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out_valid]
delete_bd_objs [get_bd_nets decimator/axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets decimator/axi_str_rxd_tvalid1_1]
set_property location {3 835 56} [get_bd_cells decimator/clk_adapter_0]
connect_bd_net [get_bd_pins decimator/data_out] [get_bd_pins decimator/selector_data_in1/data_out]
connect_bd_net [get_bd_pins decimator/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_out_valid]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/decimator_0/clk]
connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/promedio_lineal_1/clk]
undo
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/promedio_lineal_1/clk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
disconnect_bd_net /decimator/clk_out_1 [get_bd_pins decimator/promedio_lineal_1/clk]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/promedio_lineal_1/clk]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out_valid]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out] [get_bd_pins decimator/clk_adapter_0/data_in]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/clk_adapter_0/clk_in]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/clk_adapter_0/clk_out]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out] [get_bd_pins decimator/selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_1_valid]
update_module_reference system_promedio_lineal_1_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_promedio_lineal_1_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_nets decimator/clk_in_1]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/promedio_lineal_1/clk]
disconnect_bd_net /decimator/clk_out_1 [get_bd_pins decimator/clk_adapter_0/clk_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out_valid]
delete_bd_objs [get_bd_nets decimator/clk_adapter_0_data_out]
delete_bd_objs [get_bd_nets decimator/clk_adapter_0_data_out_valid]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out] [get_bd_pins decimator/selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_1_valid]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_promedio_lineal_1_0
connect_bd_net [get_bd_pins decimator/selector_data_in1/finish_1] [get_bd_pins decimator/decimator_0/finish]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
delete_bd_objs [get_bd_nets decimator/decimator_0_data_out]
delete_bd_objs [get_bd_nets decimator/decimator_0_data_out_valid]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out_valid]
connect_bd_net [get_bd_pins decimator/decimator_0/data_out] [get_bd_pins decimator/selector_data_in1/data_in_0]
connect_bd_net [get_bd_pins decimator/decimator_0/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_0_valid]
disconnect_bd_net /decimator/clk_out_1 [get_bd_pins decimator/promedio_lineal_1/clk]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/promedio_lineal_1/clk]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out] [get_bd_pins decimator/clk_adapter_0/data_in]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/clk_adapter_0/clk_in]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/clk_adapter_0/clk_out]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out] [get_bd_pins decimator/selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_1_valid]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/linear_mean.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/linear_mean.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out] [get_bd_nets decimator/promedio_lineal_1_data_out_valid] [get_bd_cells decimator/promedio_lineal_1]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference linear_mean linear_mean_0
move_bd_cells [get_bd_cells decimator] [get_bd_cells linear_mean_0]
delete_bd_objs [get_bd_nets decimator/clk_in_1] [get_bd_nets decimator/clk_adapter_0_data_out] [get_bd_nets decimator/clk_adapter_0_data_out_valid] [get_bd_cells decimator/clk_adapter_0]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/linear_mean_0/clk]
connect_bd_net [get_bd_pins decimator/reset_n] [get_bd_pins decimator/linear_mean_0/reset_n]
connect_bd_net [get_bd_pins decimator/enable] [get_bd_pins decimator/linear_mean_0/enable]
connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/linear_mean_0/data_in_valid]
update_compile_order -fileset sources_1
undo
connect_bd_net [get_bd_pins decimator/data_in_valid] [get_bd_pins decimator/linear_mean_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/linear_mean_0/data_in]
connect_bd_net [get_bd_pins decimator/decimate_value] [get_bd_pins decimator/linear_mean_0/decimate_value]
disconnect_bd_net /decimator/decimator_0_finish [get_bd_pins decimator/selector_data_in1/finish_1]
connect_bd_net [get_bd_pins decimator/selector_data_in1/finish_1] [get_bd_pins decimator/linear_mean_0/finish]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_in_1_valid] [get_bd_pins decimator/linear_mean_0/data_out_valid]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_in_1] [get_bd_pins decimator/linear_mean_0/data_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
create_bd_cell -type module -reference clk_adapter clk_adapter_0
move_bd_cells [get_bd_cells decimator] [get_bd_cells clk_adapter_0]
delete_bd_objs [get_bd_nets decimator/clk_out_1]
connect_bd_net [get_bd_pins decimator/decimator_0/clk] [get_bd_pins decimator/linear_mean_0/clk]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/decimator_0/clk]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out_valid]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_out] [get_bd_pins decimator/clk_adapter_0/data_in]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/data_out] [get_bd_pins decimator/clk_adapter_0/data_out]
connect_bd_net [get_bd_pins decimator/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_out_valid]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/clk_adapter_0/clk_in]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/clk_adapter_0/clk_out]
update_module_reference system_linear_mean_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_0
endgroup
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out] [get_bd_nets decimator/clk_adapter_0_data_out] [get_bd_nets decimator/selector_data_in1_data_out_valid] [get_bd_nets decimator/clk_adapter_0_data_out_valid] [get_bd_nets decimator/clk_out_1] [get_bd_cells decimator/clk_adapter_0]
move_bd_cells [get_bd_cells decimator] [get_bd_cells axis_clock_converter_0]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_out_valid] [get_bd_pins decimator/axis_clock_converter_0/s_axis_tvalid]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out_valid]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells decimator/axis_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
move_bd_cells [get_bd_cells uP] [get_bd_cells axi_clock_converter_0]
connect_bd_net [get_bd_pins decimator/data_out] [get_bd_pins decimator/selector_data_in1/data_out]
connect_bd_net [get_bd_pins decimator/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_out_valid]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid1_1]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axi_clock_converter_0/m_axi_aresetn]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axi_clock_converter_0/s_axi_aresetn]
connect_bd_net [get_bd_pins uP/axi_clock_converter_0/m_axi_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins uP/axi_clock_converter_0/s_axi_aclk] [get_bd_pins ADC/adc_clk]
delete_bd_objs [get_bd_nets uP_FCLK_CLK0]
delete_bd_objs [get_bd_pins decimator/clk_out]
delete_bd_objs [get_bd_nets uP/s_axi_aclk_1] [get_bd_cells uP/axi_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_0
endgroup
move_bd_cells [get_bd_cells uP] [get_bd_cells axis_clock_converter_0]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins uP/axis_clock_converter_0/s_axis_tdata]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tvalid1] [get_bd_pins uP/axis_clock_converter_0/s_axis_tvalid]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axis_clock_converter_0/s_axis_aresetn]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axis_clock_converter_0/m_axis_aresetn]
connect_bd_net [get_bd_pins uP/s_axi_aclk] [get_bd_pins uP/axis_clock_converter_0/s_axis_aclk]
connect_bd_net [get_bd_pins uP/axis_clock_converter_0/m_axis_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins uP/axis_clock_converter_0/M_AXIS] [get_bd_intf_pins uP/fifo_1/AXI_STR_RXD]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
regenerate_bd_layout
connect_bd_net [get_bd_pins uP_control/s_axi_aresetn] [get_bd_pins uP_control/finished_and_decimator_method/s_axi_aresetn]
connect_bd_net [get_bd_pins uP_control/s_axi_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED CONFIG.IS_ACLK_ASYNC.VALUE_SRC USER CONFIG.ACLK_RATIO.VALUE_SRC USER] [get_bd_cells uP/axis_clock_converter_0]
set_property -dict [list \
  CONFIG.ACLK_RATIO {1:1} \
  CONFIG.IS_ACLK_ASYNC {0} \
  CONFIG.SYNCHRONIZATION_STAGES {2} \
] [get_bd_cells uP/axis_clock_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells uP/axis_clock_converter_0]
set_property CONFIG.TDATA_NUM_BYTES {4} [get_bd_cells uP/axis_clock_converter_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.ACLKEN_CONV_MODE {0} \
  CONFIG.IS_ACLK_ASYNC {1} \
] [get_bd_cells uP/axis_clock_converter_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
