[INF:CM0023] Creating log file ../../build/regression/PatternOrder/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<94> s<93> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<91> c<1> s<89> l<1:1> el<1:14>
n<> u<6> t<Struct_keyword> p<7> l<2:4> el<2:10>
n<> u<7> t<Struct_union> p<39> c<6> s<14> l<2:4> el<2:10>
n<> u<8> t<IntegerAtomType_Int> p<9> l<3:3> el<3:6>
n<> u<9> t<Data_type> p<10> c<8> l<3:3> el<3:6>
n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<3:3> el<3:6>
n<A> u<11> t<StringConst> p<12> l<3:7> el<3:8>
n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<3:7> el<3:8>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<3:7> el<3:8>
n<> u<14> t<Struct_union_member> p<39> c<10> s<38> l<3:3> el<3:9>
n<> u<15> t<Struct_keyword> p<16> l<4:3> el<4:9>
n<> u<16> t<Struct_union> p<31> c<15> s<23> l<4:3> el<4:9>
n<> u<17> t<IntVec_TypeLogic> p<18> l<5:5> el<5:10>
n<> u<18> t<Data_type> p<19> c<17> l<5:5> el<5:10>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<5:5> el<5:10>
n<B> u<20> t<StringConst> p<21> l<5:11> el<5:12>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<5:11> el<5:12>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<5:11> el<5:12>
n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<5:5> el<5:13>
n<> u<24> t<NonIntType_Real> p<25> l<6:5> el<6:9>
n<> u<25> t<Data_type> p<26> c<24> l<6:5> el<6:9>
n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<6:5> el<6:9>
n<C> u<27> t<StringConst> p<28> l<6:10> el<6:11>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<6:10> el<6:11>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<6:10> el<6:11>
n<> u<30> t<Struct_union_member> p<31> c<26> l<6:5> el<6:12>
n<> u<31> t<Data_type> p<32> c<16> l<4:3> el<7:4>
n<> u<32> t<Data_type_or_void> p<38> c<31> s<37> l<4:3> el<7:4>
n<BC1> u<33> t<StringConst> p<34> l<7:5> el<7:8>
n<> u<34> t<Variable_decl_assignment> p<37> c<33> s<36> l<7:5> el<7:8>
n<BC2> u<35> t<StringConst> p<36> l<7:10> el<7:13>
n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<7:10> el<7:13>
n<> u<37> t<List_of_variable_decl_assignments> p<38> c<34> l<7:5> el<7:13>
n<> u<38> t<Struct_union_member> p<39> c<32> l<4:3> el<7:14>
n<> u<39> t<Data_type> p<82> c<7> s<81> l<2:4> el<8:2>
n<ABC> u<40> t<StringConst> p<80> s<79> l<8:3> el<8:6>
n<BC1> u<41> t<StringConst> p<42> l<8:11> el<8:14>
n<> u<42> t<Structure_pattern_key> p<76> c<41> s<54> l<8:11> el<8:14>
n<> u<43> t<Number_1Tickb1> p<44> l<8:18> el<8:22>
n<> u<44> t<Primary_literal> p<45> c<43> l<8:18> el<8:22>
n<> u<45> t<Primary> p<46> c<44> l<8:18> el<8:22>
n<> u<46> t<Expression> p<51> c<45> s<50> l<8:18> el<8:22>
n<1.0> u<47> t<RealConst> p<48> l<8:24> el<8:27>
n<> u<48> t<Primary_literal> p<49> c<47> l<8:24> el<8:27>
n<> u<49> t<Primary> p<50> c<48> l<8:24> el<8:27>
n<> u<50> t<Expression> p<51> c<49> l<8:24> el<8:27>
n<> u<51> t<Assignment_pattern> p<52> c<46> l<8:16> el<8:28>
n<> u<52> t<Assignment_pattern_expression> p<53> c<51> l<8:16> el<8:28>
n<> u<53> t<Primary> p<54> c<52> l<8:16> el<8:28>
n<> u<54> t<Expression> p<76> c<53> s<59> l<8:16> el<8:28>
n<> u<55> t<IntegerAtomType_Int> p<56> l<8:30> el<8:33>
n<> u<56> t<Integer_type> p<57> c<55> l<8:30> el<8:33>
n<> u<57> t<Simple_type> p<58> c<56> l<8:30> el<8:33>
n<> u<58> t<Assignment_pattern_key> p<59> c<57> l<8:30> el<8:33>
n<> u<59> t<Structure_pattern_key> p<76> c<58> s<63> l<8:30> el<8:33>
n<0> u<60> t<IntConst> p<61> l<8:35> el<8:36>
n<> u<61> t<Primary_literal> p<62> c<60> l<8:35> el<8:36>
n<> u<62> t<Primary> p<63> c<61> l<8:35> el<8:36>
n<> u<63> t<Expression> p<76> c<62> s<65> l<8:35> el<8:36>
n<BC2> u<64> t<StringConst> p<65> l<8:38> el<8:41>
n<> u<65> t<Structure_pattern_key> p<76> c<64> s<75> l<8:38> el<8:41>
n<> u<66> t<Assignment_pattern_key> p<67> l<8:45> el<8:52>
n<> u<67> t<Structure_pattern_key> p<72> c<66> s<71> l<8:45> el<8:52>
n<0> u<68> t<IntConst> p<69> l<8:54> el<8:55>
n<> u<69> t<Primary_literal> p<70> c<68> l<8:54> el<8:55>
n<> u<70> t<Primary> p<71> c<69> l<8:54> el<8:55>
n<> u<71> t<Expression> p<72> c<70> l<8:54> el<8:55>
n<> u<72> t<Assignment_pattern> p<73> c<67> l<8:43> el<8:56>
n<> u<73> t<Assignment_pattern_expression> p<74> c<72> l<8:43> el<8:56>
n<> u<74> t<Primary> p<75> c<73> l<8:43> el<8:56>
n<> u<75> t<Expression> p<76> c<74> l<8:43> el<8:56>
n<> u<76> t<Assignment_pattern> p<77> c<42> l<8:9> el<8:57>
n<> u<77> t<Assignment_pattern_expression> p<78> c<76> l<8:9> el<8:57>
n<> u<78> t<Primary> p<79> c<77> l<8:9> el<8:57>
n<> u<79> t<Expression> p<80> c<78> l<8:9> el<8:57>
n<> u<80> t<Variable_decl_assignment> p<81> c<40> l<8:3> el<8:57>
n<> u<81> t<List_of_variable_decl_assignments> p<82> c<80> l<8:3> el<8:57>
n<> u<82> t<Variable_declaration> p<83> c<39> l<2:4> el<8:58>
n<> u<83> t<Data_declaration> p<84> c<82> l<2:4> el<8:58>
n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<2:4> el<8:58>
n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<2:4> el<8:58>
n<> u<86> t<Module_common_item> p<87> c<85> l<2:4> el<8:58>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<2:4> el<8:58>
n<> u<88> t<Non_port_module_item> p<89> c<87> l<2:4> el<8:58>
n<> u<89> t<Module_item> p<91> c<88> s<90> l<2:4> el<8:58>
n<top> u<90> t<StringConst> p<91> l<10:13> el<10:16>
n<> u<91> t<Module_declaration> p<92> c<5> l<1:1> el<10:16>
n<> u<92> t<Description> p<93> c<91> l<1:1> el<10:16>
n<> u<93> t<Source_text> p<94> c<92> l<1:1> el<10:16>
n<> u<94> t<Top_level_rule> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PatternOrder/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PatternOrder/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PatternOrder/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:10:16, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.ABC), line:8:3, endln:8:6, parent:work@top
    |vpiName:ABC
    |vpiFullName:work@top.ABC
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:10:16
  |vpiName:work@top
  |vpiVariables:
  \_struct_var: (work@top.ABC), line:8:3, endln:8:57, parent:work@top
    |vpiTypespec:
    \_struct_typespec: , line:2:4, endln:2:10
      |vpiTypespecMember:
      \_typespec_member: (A), line:3:7, endln:3:8
        |vpiName:A
        |vpiTypespec:
        \_int_typespec: , line:3:3, endln:3:6
          |vpiSigned:1
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:6
      |vpiTypespecMember:
      \_typespec_member: (BC1), line:7:5, endln:7:8
        |vpiName:BC1
        |vpiTypespec:
        \_struct_typespec: , line:4:3, endln:4:9
          |vpiTypespecMember:
          \_typespec_member: (B), line:5:11, endln:5:12
            |vpiName:B
            |vpiTypespec:
            \_logic_typespec: , line:5:5, endln:5:10
            |vpiRefFile:dut.sv
            |vpiRefLineNo:5
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:5
            |vpiRefEndColumnNo:10
          |vpiTypespecMember:
          \_typespec_member: (C), line:6:10, endln:6:11
            |vpiName:C
            |vpiTypespec:
            \_real_typespec: , line:6:5, endln:6:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:6
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:6
            |vpiRefEndColumnNo:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:7
        |vpiRefEndColumnNo:4
      |vpiTypespecMember:
      \_typespec_member: (BC2), line:7:10, endln:7:13
        |vpiName:BC2
        |vpiTypespec:
        \_struct_typespec: , line:4:3, endln:4:9
          |vpiTypespecMember:
          \_typespec_member: (B), line:5:11, endln:5:12
            |vpiName:B
            |vpiTypespec:
            \_logic_typespec: , line:5:5, endln:5:10
            |vpiRefFile:dut.sv
            |vpiRefLineNo:5
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:5
            |vpiRefEndColumnNo:10
          |vpiTypespecMember:
          \_typespec_member: (C), line:6:10, endln:6:11
            |vpiName:C
            |vpiTypespec:
            \_real_typespec: , line:6:5, endln:6:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:6
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:6
            |vpiRefEndColumnNo:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:7
        |vpiRefEndColumnNo:4
    |vpiName:ABC
    |vpiFullName:work@top.ABC
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:8:9, endln:8:57
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_constant: , line:8:35, endln:8:36
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_operation: , line:8:16, endln:8:28
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:8:18, endln:8:22
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:8:24, endln:8:27
          |vpiDecompile:1.0
          |vpiSize:64
          |REAL:1.000000
          |vpiConstType:2
      |vpiOperand:
      \_operation: 
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:8:54, endln:8:55
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:8:54, endln:8:55
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PatternOrder/dut.sv | ${SURELOG_DIR}/build/regression/PatternOrder/roundtrip/dut_000.sv | 7 | 10 | 

