// Seed: 3077373611
module module_0 ();
  wire id_1, id_2, id_3, id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_6;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  assign id_7[1] = id_3 ? id_6 : 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1] = id_7 ? 1'd0 : id_7;
  module_0 modCall_1 ();
  id_12 :
  assert property (@(posedge id_6) id_8++ ^ 1)
  else $display;
  assign id_12 = id_12;
  wire id_13;
  wire id_14, id_15;
endmodule
