<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask</title>
</head>
<body>
<h1 id="movmskps-extract-packed-single-precision-floating-point-sign-mask">MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 50 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Extract 4-bit sign mask from xmm and store in MOVMSKPS reg, xmm with zeros.</td>
</tr>
<tr>
	<td>VEX.128.0F.WIG 50 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Extract 4-bit sign mask from xmm2 and store VMOVMSKPS reg, xmm2</td>
</tr>
<tr>
	<td>VEX.256.0F.WIG 50 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Extract 8-bit sign mask from ymm2 and store VMOVMSKPS reg, ymm2</td>
</tr>
</table>
<h2 id="instruction-operand-encoding1">Instruction Operand Encoding1</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Extracts the sign bits from the packed single-precision floating-point values in the source operand (second operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.</p>
<p>In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.</p>
<p>128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register. VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register. Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>DEST[0] ← SRC[31];
DEST[1] ← SRC[63];
DEST[2] ← SRC[95];
DEST[3] ← SRC[127];
IF DEST = r32
  THEN DEST[31:4] ← ZeroExtend;
  ELSE DEST[63:4] ← ZeroExtend;
FI;
1.
(V)MOVMSKPS (128-bit version)
DEST[0] ← SRC[31]
DEST[1] ← SRC[63]
DEST[2] ← SRC[95]
DEST[3] ← SRC[127]
IF DEST = r32
  THEN DEST[31:4] ← 0;
  ELSE DEST[63:4] ← 0;
FI
VMOVMSKPS (VEX.256 encoded version)
DEST[0] ← SRC[31]
DEST[1] ← SRC[63]
DEST[2] ← SRC[95]
DEST[3] ← SRC[127]
DEST[4] ← SRC[159]
DEST[5] ← SRC[191]
DEST[6] ← SRC[223]
DEST[7] ← SRC[255]
IF DEST = r32
  THEN DEST[31:8] ← 0;
  ELSE DEST[63:8] ← 0;
FI
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>int _mm_movemask_ps(__m128 a) int _mm256_movemask_ps(__m256 a)</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 7; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
