{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654101205548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654101205548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:33:25 2022 " "Processing started: Wed Jun 01 11:33:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654101205548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101205548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l4 -c l4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l4 -c l4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101205548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654101205917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654101205917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654101215662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_v.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_v " "Found entity 1: dynamic_v" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654101215664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk " "Found entity 1: counter_clk" {  } { { "counter_clk.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/counter_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654101215665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654101215667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654101215668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215668 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(23) " "Verilog HDL Instantiation warning at display.v(23): instance has no name" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1654101215669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654101215699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable display.v(14) " "Verilog HDL or VHDL warning at display.v(14): object \"enable\" assigned a value but never read" {  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654101215699 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:bcdsseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:bcdsseg\"" {  } { { "display.v" "bcdsseg" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654101215700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_clk counter_clk:comb_4 " "Elaborating entity \"counter_clk\" for hierarchy \"counter_clk:comb_4\"" {  } { { "display.v" "comb_4" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654101215702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 counter_clk.v(8) " "Verilog HDL assignment warning at counter_clk.v(8): truncated value with size 32 to match size of target (27)" {  } { { "counter_clk.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/counter_clk.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654101215704 "|display|counter_clk:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_v dynamic_v:dv " "Elaborating entity \"dynamic_v\" for hierarchy \"dynamic_v:dv\"" {  } { { "display.v" "dv" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654101215714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dynamic_v.v(11) " "Verilog HDL assignment warning at dynamic_v.v(11): truncated value with size 32 to match size of target (1)" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654101215715 "|display|dynamic_v:dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:br " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:br\"" {  } { { "display.v" "br" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654101215715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BancoRegistro.v(44) " "Verilog HDL assignment warning at BancoRegistro.v(44): truncated value with size 32 to match size of target (4)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BancoRegistro.v(38) " "Verilog HDL Always Construct warning at BancoRegistro.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215716 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101215717 "|display|BancoRegistro:br"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654101216052 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654101216056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654101216056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654101216126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654101216566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654101216566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654101216599 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654101216599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654101216599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654101216599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654101216609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 11:33:36 2022 " "Processing ended: Wed Jun 01 11:33:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654101216609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654101216609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654101216609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654101216609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654101217881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654101217881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:33:37 2022 " "Processing started: Wed Jun 01 11:33:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654101217881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654101217881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off l4 -c l4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off l4 -c l4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654101217881 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654101217997 ""}
{ "Info" "0" "" "Project  = l4" {  } {  } 0 0 "Project  = l4" 0 0 "Fitter" 0 0 1654101217998 ""}
{ "Info" "0" "" "Revision = l4" {  } {  } 0 0 "Revision = l4" 0 0 "Fitter" 0 0 1654101217998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654101218050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654101218050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "l4 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"l4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654101218057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654101218100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654101218100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654101218208 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654101218213 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654101218329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654101218329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654101218329 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654101218329 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654101218331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654101218331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654101218331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654101218331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654101218331 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654101218331 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654101218332 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654101218683 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "l4.sdc " "Synopsys Design Constraints File file not found: 'l4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654101218684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654101218684 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654101218686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654101218686 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654101218686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~0  " "Automatically promoted node BancoRegistro:br\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~1  " "Automatically promoted node BancoRegistro:br\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~2  " "Automatically promoted node BancoRegistro:br\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~3  " "Automatically promoted node BancoRegistro:br\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~4  " "Automatically promoted node BancoRegistro:br\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~5  " "Automatically promoted node BancoRegistro:br\|Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~6  " "Automatically promoted node BancoRegistro:br\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BancoRegistro:br\|Decoder0~7  " "Automatically promoted node BancoRegistro:br\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_v:dv\|bcd\[0\] " "Destination node dynamic_v:dv\|bcd\[0\]" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_v:dv\|bcd\[3\] " "Destination node dynamic_v:dv\|bcd\[3\]" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_v:dv\|bcd\[2\] " "Destination node dynamic_v:dv\|bcd\[2\]" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_v:dv\|bcd\[1\] " "Destination node dynamic_v:dv\|bcd\[1\]" {  } { { "dynamic_v.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:br\|breg\[5\]\[0\] " "Destination node BancoRegistro:br\|breg\[5\]\[0\]" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:br\|breg\[6\]\[0\] " "Destination node BancoRegistro:br\|breg\[6\]\[0\]" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:br\|breg\[4\]\[0\] " "Destination node BancoRegistro:br\|breg\[4\]\[0\]" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:br\|breg\[7\]\[0\] " "Destination node BancoRegistro:br\|breg\[7\]\[0\]" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:br\|breg\[2\]\[0\] " "Destination node BancoRegistro:br\|breg\[2\]\[0\]" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BancoRegistro:br\|breg\[1\]\[0\] " "Destination node BancoRegistro:br\|breg\[1\]\[0\]" {  } { { "BancoRegistro.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654101218695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654101218695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654101218695 ""}  } { { "display.v" "" { Text "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654101218695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654101218859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654101218859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654101218859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654101218859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654101218859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654101218860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654101218860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654101218860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654101218867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654101218867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654101218867 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654101218880 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654101218882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654101219293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654101219322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654101219330 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654101219674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654101219674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654101219841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654101220196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654101220196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654101220421 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654101220421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654101220423 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654101220528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654101220533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654101220654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654101220655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654101220787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654101221087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/output_files/l4.fit.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/output_files/l4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654101221320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5225 " "Peak virtual memory: 5225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654101221583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 11:33:41 2022 " "Processing ended: Wed Jun 01 11:33:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654101221583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654101221583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654101221583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654101221583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654101222647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654101222647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:33:42 2022 " "Processing started: Wed Jun 01 11:33:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654101222647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654101222647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off l4 -c l4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off l4 -c l4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654101222647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654101222915 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654101223171 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654101223184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654101223308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 11:33:43 2022 " "Processing ended: Wed Jun 01 11:33:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654101223308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654101223308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654101223308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654101223308 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654101223924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654101224530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654101224532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:33:44 2022 " "Processing started: Wed Jun 01 11:33:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654101224532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654101224532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta l4 -c l4 " "Command: quartus_sta l4 -c l4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654101224532 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654101224661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654101224804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654101224804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101224848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101224848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654101224973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "l4.sdc " "Synopsys Design Constraints File file not found: 'l4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654101224984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101224984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654101224985 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rwrite rwrite " "create_clock -period 1.000 -name rwrite rwrite" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654101224985 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654101224985 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654101224986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654101224986 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654101224986 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654101224993 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654101225002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654101225002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.212 " "Worst-case setup slack is -4.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.212             -33.891 clk  " "   -4.212             -33.891 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.466 " "Worst-case hold slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk  " "    0.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654101225009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654101225011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 clk  " "   -3.000             -25.305 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rwrite  " "   -3.000              -3.000 rwrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225013 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654101225033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654101225049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654101225224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654101225267 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654101225271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654101225271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.798 " "Worst-case setup slack is -3.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.798             -29.872 clk  " "   -3.798             -29.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk  " "    0.417               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654101225278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654101225280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 clk  " "   -3.000             -25.305 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rwrite  " "   -3.000              -3.000 rwrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654101225303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654101225409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654101225410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654101225410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.443 " "Worst-case setup slack is -1.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443             -10.785 clk  " "   -1.443             -10.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk  " "    0.194               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654101225418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654101225421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.984 clk  " "   -3.000             -18.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rwrite  " "   -3.000              -3.000 rwrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654101225424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654101225424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654101225762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654101225762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654101225799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 11:33:45 2022 " "Processing ended: Wed Jun 01 11:33:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654101225799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654101225799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654101225799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654101225799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654101226437 ""}
