`timescale 1ns / 1ps

// NAND gate o/p are the complement of AND gate . It is a universal logic gate. 
module NAND_gate_tb();
reg A , B; // reg represent data storage element and hold a value
wire Z; // It must be continuously driven and represent connection between h/w design
NAND_gate dut(.A(A), .B(B), .Z(Z));
initial 
begin
A = 0; B = 0;
#10 // delay 10 ns
A = 0; B = 1;
#10 // delay 20 ns
A = 1; B = 0;
#10 // delay 30 ns
A = 1; B = 1;
#10 // delay 40 ns
$finish;
end
endmodule
