

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_sub'
================================================================
* Date:           Thu Apr  3 13:14:10 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.293 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.100 us|  0.100 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sub     |       18|       18|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i56"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [aes_table.c:58]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3_cast = zext i4 %i_1" [aes_table.c:58]   --->   Operation 11 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %i_3_cast" [aes_table.c:58]   --->   Operation 12 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [aes_table.c:58]   --->   Operation 13 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln58 = add i4 %i_1, i4 15" [aes_table.c:58]   --->   Operation 14 'add' 'add_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln58 = icmp_eq  i4 %i_1, i4 0" [aes_table.c:58]   --->   Operation 15 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %while.body.i56.while.body.i56_crit_edge, void %aes_subBytes.exit57.exitStub" [aes_table.c:58]   --->   Operation 16 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln58 = store i4 %add_ln58, i4 %i" [aes_table.c:58]   --->   Operation 17 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln58 = br void %while.body.i56" [aes_table.c:58]   --->   Operation 18 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 19 [1/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [aes_table.c:58]   --->   Operation 19 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %buf_r_load" [aes_table.c:58]   --->   Operation 20 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln58" [aes_table.c:58]   --->   Operation 21 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes_table.c:58]   --->   Operation 22 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [aes_table.c:58]   --->   Operation 24 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes_table.c:58]   --->   Operation 25 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 26 [1/1] (0.66ns)   --->   "%store_ln58 = store i8 %sbox_load, i4 %buf_r_addr" [aes_table.c:58]   --->   Operation 26 'store' 'store_ln58' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', aes_table.c:58) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln58', aes_table.c:58) [18]  (0.708 ns)
	'store' operation ('store_ln58', aes_table.c:58) of variable 'add_ln58', aes_table.c:58 on local variable 'i' [23]  (0.387 ns)

 <State 2>: 1.29ns
The critical path consists of the following:
	'load' operation ('buf_r_load', aes_table.c:58) on array 'buf_r' [13]  (0.667 ns)
	'getelementptr' operation ('sbox_addr', aes_table.c:58) [15]  (0 ns)
	'load' operation ('sbox_load', aes_table.c:58) on array 'sbox' [16]  (0.626 ns)

 <State 3>: 1.29ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes_table.c:58) on array 'sbox' [16]  (0.626 ns)
	'store' operation ('store_ln58', aes_table.c:58) of variable 'sbox_load', aes_table.c:58 on array 'buf_r' [17]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
