// Seed: 2718017419
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
    , id_7,
    output id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  uwire id_8;
  type_14(
      1
  );
  logic id_9;
  assign id_8[1==1] = id_7;
endmodule
