
AVRASM ver. 2.2.8  C:\Users\andre\Documents\Atmel Studio\avrdude-batch\RELOJ\RELOJ\main.asm Sun Mar 16 22:50:22 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\andre\Documents\Atmel Studio\avrdude-batch\RELOJ\RELOJ\main.asm(9): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\andre\Documents\Atmel Studio\avrdude-batch\RELOJ\RELOJ\main.asm(9): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;Universidad del Valle de Guatemala
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;IE2023 : Programacion de Microcontroladores
                                 ;RELOJ.asm
                                 ;
                                 ;Autor: andres barrientos
                                 ;Proyecto 1: RELOJ
                                 ;Hardware: ATMega328P
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg
                                 
                                 .def	unitdia = R0
                                 .def	decdia = R1
                                 .def	unitmes = R2
                                 .def	decmes = R3
                                 .def	Aunitmin = R4
                                 .def	Adecmin = R5
                                 .def	Aunithora = R6
                                 .def	Adechora = R7
                                 .def	contador500ms = R18
                                 .def	contador1s = R19
                                 .def	estado = R20
                                 .def	unitseg = R21
                                 .def	decseg = R22
                                 .def	unitmin = R23
                                 .def	decmin = R24
                                 .def	unithora = R25
                                 //.def	dechora = R26
                                 
                                 .org 0x00
000000 940c 0022                 	jmp MAIN
                                 
                                 .org 0x0006
000006 940c 015a                 	jmp ISR_PCINT0
                                 
                                 .org 0x0020
000020 940c 0155                 	jmp ISR_TIMER0_OVF
                                 
                                 MAIN:
000022 ef0f                      	LDI R16, LOW(RAMEND)
000023 bf0d                      	OUT SPL, R16
000024 e018                      	LDI R17, HIGH(RAMEND)
000025 bf1e                      	OUT SPH, R17
                                 
000026 f9c0
000027 b0a4
000028 9299
000029 f882
00002a 9080                      TABLA: .DB 0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90
                                 
                                 	;INPUTS
00002b 9a28                      	SBI PORTB, PB0
00002c 9820                      	CBI DDRB, PB0
00002d 9a29                      	SBI PORTB, PB1
00002e 9821                      	CBI DDRB, PB1
00002f 9a2a                      	SBI PORTB, PB2
000030 9822                      	CBI DDRB, PB2
                                 	
                                 	;OUTPUT
000031 ef0f                      	LDI R16, 0XFF		; DISPLAY
000032 b907                      	OUT DDRC, R16
000033 9a24                      	SBI DDRB, PB4		
000034 982c                      	CBI PORTB, PB4
                                 	
000035 9a23                      	SBI DDRB, PB3		
000036 982b                      	CBI PORTB, PB3
                                 	
000037 9a25                      	SBI DDRB, PB5		; ALARMA
000038 982d                      	CBI PORTB, PB5
                                 	
                                 	;TRANSISTORS
000039 ef0f                      	LDI R16, 0XFF
00003a b90a                      	OUT DDRD, R16
                                 	
00003b 940e 014d                 	CALL INIT_TIMER0	; INICIALIZAR TIMER0
                                 
                                 	; INTERRUPCIONES POR PULSADORES
                                 				; PB2           PB1           PB0
00003d e007                          LDI R16, (1 << PCINT2)|(1 << PCINT1)|(1 << PCINT0)
00003e 9300 006b                     STS PCMSK0, R16   
                                 
000040 e001                          LDI R16, (1 << PCIE0)
000041 9300 0068                     STS PCICR, R16        
                                 
000043 9478                          SEI                    ; HABILITAR INTERRUPCIONES GLOBALES
                                 
000044 27bb                          CLR R27               
000045 e0f0                          LDI ZH, HIGH(TABLA << 1)
000046 e4ec                          LDI ZL, LOW(TABLA << 1)
000047 0feb                          ADD ZL, R27
000048 91b4                          LPM R27, Z
                                 
                                 ; VALORES INICIALES
000049 2722                          CLR CONTADOR500MS
00004a 2733                          CLR CONTADOR1S
00004b e040                          LDI ESTADO, 0
                                 
00004c e8c0                          LDI R28, 0B1000_0000
00004d 2e8c                          MOV R8, R28
                                 
00004e 27cc                          CLR R28
                                 ; HORA
00004f e0a0                          LDI R26, 0
000050 e090                          LDI UNITHORA, 0
000051 e080                          LDI DECMIN, 0 
000052 e070                          LDI UNITMIN, 0
000053 e060                          LDI DECSEG, 0
000054 e050                          LDI UNITSEG, 0
                                 
                                 ; FECHA
000055 e0c0                          LDI R28, 0
000056 2e1c                          MOV DECDIA, R28
000057 e0c1                          LDI R28, 1
000058 2e0c                          MOV UNITDIA, R28
                                 
000059 e0c0                          LDI R28, 0
00005a 2e3c                          MOV DECMES, R28
00005b e0c1                          LDI R28, 1
00005c 2e2c                          MOV UNITMES, R28
                                 
                                 ; ALARMA
00005d e0c0                          LDI R28, 0
00005e 2e7c                          MOV ADECHORA, R28
00005f e0c0                          LDI R28, 0
000060 2e6c                          MOV AUNITHORA, R28
                                 
000061 e0c0                          LDI R28, 0
000062 2e5c                          MOV ADECMIN, R28
000063 e0c0                          LDI R28, 0
000064 2e4c                          MOV AUNITMIN, R28
                                 
000065 e0d0                          LDI R29, 0
                                 
                                 //****************************
                                 //LOOP
                                 //****************************
                                 
                                 LOOP:
000066 ff40                          SBRs ESTADO, 0        
000067 940c 00a0                     JMP EX000             
000069 940c 00a5                     JMP EXXX1             
                                     
00006b c000                          RJMP PULSO
                                 
                                 //***************************************************************************
                                 // PULSO
                                 //***************************************************************************
                                 PULSO:
00006c 3322                          CPI CONTADOR500MS, 50
00006d f7c1                          BRNE LOOP
00006e 2722                          CLR CONTADOR500MS
                                     ; encender o no: DOS PUNTOS
00006f fc87                          SBRc R8, 7
000070 9a1b                          SBI PINB, PB3
000071 fe87                          SBRs R8, 7
000072 982b                          CBI PORTB, PB3
                                 
000073 9533                          INC CONTADOR1S
000074 3032                          CPI CONTADOR1S, 2
000075 f781                          BRNE LOOP
000076 2733                          CLR CONTADOR1S
                                     ; segundos
000077 e0c9                          LDI R28, 9
000078 135c                          CPSE UNITSEG, R28
000079 940e 038f                     CALL INC_UNITSEG
00007b 2755                          CLR UNITSEG
                                 
00007c e0c5                          LDI R28, 5
00007d 136c                          CPSE DECSEG, R28
00007e 940e 0391                     CALL INC_DECSEG
000080 2766                          CLR DECSEG
                                     ; minutos
000081 e0c9                          LDI R28, 9
000082 137c                          CPSE UNITMIN, R28
000083 940e 0393                     CALL INC_UNITMIN
000085 2777                          CLR UNITMIN
                                 
000086 e0c5                          LDI R28, 5
000087 138c                          CPSE DECMIN, R28
000088 940e 0395                     CALL INC_DECMIN
00008a 2788                          CLR DECMIN
                                 
                                     ; horas
00008b e0c9                          LDI R28, 9
00008c 139c                          CPSE UNITHORA, R28
00008d 940e 0397                     CALL INC_UNITHORA
00008f 2799                          CLR UNITHORA
                                 
000090 e0c2                          LDI R28, 2
000091 13ac                          CPSE R26, R28
000092 940e 03a6                     CALL INC_DECHORA
000094 27aa                          CLR R26
                                 
000095 cfd0                          RJMP LOOP
                                 
                                 //***************************************************************************
                                 // DEFINIR ESTADOS
                                 //***************************************************************************
                                 EXXX0:
000096 ff41                      	SBRS ESTADO, 1
000097 940c 009b                 	JMP EXX00
000099 940c 00b4                 	JMP EXX10
                                 
                                 EXX00:
00009b ff42                      	SBRS ESTADO, 2
00009c 940c 00a0                 	JMP EX000
00009e 940c 00c8                 	JMP EX100
                                 
                                 EX000:
0000a0 ff43                      	SBRS ESTADO, 3
0000a1 940c 00d6                 	JMP E0000
0000a3 940c 0127                 	JMP E1000
                                 
                                 EXXX1:
0000a5 ff41                      	SBRS ESTADO, 1
0000a6 940c 00aa                 	JMP EXX01
0000a8 940c 00be                 	JMP EXX11
                                 
                                 EXX01:
0000aa ff42                      	SBRS ESTADO, 2
0000ab 940c 00af                 	JMP EX001
0000ad 940c 00cd                 	JMP EX101
                                 
                                 EX001:
0000af ff43                      	SBRS ESTADO, 3
0000b0 940c 00e8                 	JMP E0001
0000b2 940c 012e                 	JMP E1001
                                 
                                 EXX10:
0000b4 ff42                      	SBRS ESTADO, 2
0000b5 940c 00b9                 	JMP EX010
0000b7 940c 00d0                 	JMP EX110
                                 
                                 EX010:
0000b9 ff43                      	SBRS ESTADO, 3
0000ba 940c 00f4                 	JMP E0010
0000bc 940c 0132                 	JMP E1010
                                 
                                 EXX11:
0000be ff42                      	SBRS ESTADO, 2
0000bf 940c 00c3                 	JMP EX011
0000c1 940c 00d3                 	JMP EX111
                                 
                                 EX011:
0000c3 ff43                      	SBRS ESTADO, 3
0000c4 940c 0101                 	JMP E0011
0000c6 940c 0135                 	JMP E1011
                                 
                                 EX100:
0000c8 ff43                      	SBRS ESTADO, 3
0000c9 940c 0109                 	JMP E0100
0000cb 940c 0066                 	JMP LOOP
                                 	
                                 EX101:
0000cd ff43                      	SBRS ESTADO, 3
0000ce 940c 0111                 	JMP E0101
                                 
                                 EX110:
0000d0 ff43                      	SBRS ESTADO, 3
0000d1 940c 0118                 	JMP E0110
                                 
                                 EX111:
0000d3 ff43                      	SBRS ESTADO, 3
0000d4 940c 0120                 	JMP E0111
                                 
                                 //***************************************************************************
                                 // ESTADOS
                                 //***************************************************************************
                                 ;                                     0000
                                 E0000:
0000d6 e8c0                      	LDI R28, 0b1000_0000
0000d7 2e8c                      	MOV R8, R28
0000d8 940e 024b                 	CALL UNITMIN_DISPLAY
0000da 940e 0266                 	CALL DECMIN_DISPLAY
0000dc 940e 0281                 	CALL UNITHORA_DISPLAY
0000de 940e 029c                 	CALL DECHORA_DISPLAY
                                 
0000e0 ffd0                      	SBRS R29, 0
0000e1 982d                      	CBI PORTB, PB5
0000e2 fdd0                      	SBRC R29, 0
0000e3 940e 0143                 	CALL ALARMA
                                 
0000e5 cf86                      	RJMP PULSO
0000e6 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0001
                                 E0001:
0000e8 2488                      	CLR R8
0000e9 940e 02b7                 	CALL UNITDIA_DISPLAY
0000eb 940e 02d2                 	CALL DECDIA_DISPLAY
0000ed 940e 02ed                 	CALL UNITMES_DISPLAY
0000ef 940e 0308                 	CALL DECMES_DISPLAY
0000f1 cf7a                      	RJMP PULSO
0000f2 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0010
                                 E0010:
0000f4 9a2b                      	SBI PORTB, PB3
0000f5 940e 0323                 	CALL AUNITMIN_DISPLAY
0000f7 940e 033e                 	CALL ADECMIN_DISPLAY
0000f9 940e 0359                 	CALL AUNITHORA_DISPLAY
0000fb 940e 0374                 	CALL ADECHORA_DISPLAY
0000fd 2488                      	CLR R8
0000fe cf6d                      	RJMP PULSO
0000ff 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0011
                                 E0011:
000101 2488                      	CLR R8
000102 940e 0281                 	CALL UNITHORA_DISPLAY
000104 940e 029c                 	CALL DECHORA_DISPLAY
000106 cf65                      	RJMP PULSO
000107 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0100
                                 E0100:
000109 e0cc                      	LDI R28, 12
00010a 940e 02b7                 	CALL UNITDIA_DISPLAY
00010c 940e 02d2                 	CALL DECDIA_DISPLAY
00010e cf5d                      	RJMP PULSO
00010f 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0101
                                 E0101:
000111 940e 0359                 	CALL AUNITHORA_DISPLAY
000113 940e 0374                 	CALL ADECHORA_DISPLAY
000115 cf56                      	RJMP PULSO
000116 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0110
                                 E0110:
000118 2488                      	CLR R8
000119 940e 024b                 	CALL UNITMIN_DISPLAY
00011b 940e 0266                 	CALL DECMIN_DISPLAY
00011d cf4e                      	RJMP PULSO
00011e 940c 0066                 	JMP LOOP
                                 
                                 ;                                     0111
                                 E0111:
000120 940e 02ed                 	CALL UNITMES_DISPLAY
000122 940e 0308                 	CALL DECMES_DISPLAY
000124 cf47                      	RJMP PULSO
000125 940c 0066                 	JMP LOOP
                                 
                                 ;                                     1000
                                 E1000:
000127 940e 0323                 	CALL AUNITMIN_DISPLAY
000129 940e 033e                 	CALL ADECMIN_DISPLAY
00012b cf40                      	RJMP PULSO
00012c 940c 0066                 	JMP LOOP
                                 
                                 ;                                     1001
                                 E1001:
00012e e0d0                      	LDI R29, 0
00012f cf3c                      	RJMP PULSO
000130 940c 0066                 	JMP LOOP
                                 
                                 ;                                     1010
                                 E1010:
000132 e0d1                      	LDI R29, 1
000133 940c 0066                 	JMP LOOP
                                 
                                 ;                                     1011
                                 E1011:
000135 2488                      	CLR R8
000136 9a2b                      	SBI PORTB, PB3
000137 9a2d                      	SBI PORTB, PB5
000138 940e 024b                 	CALL UNITMIN_DISPLAY
00013a 940e 0266                 	CALL DECMIN_DISPLAY
00013c 940e 0281                 	CALL UNITHORA_DISPLAY
00013e 940e 029c                 	CALL DECHORA_DISPLAY
000140 cf2b                      	RJMP PULSO
000141 940c 0066                 	JMP LOOP
                                 
                                 //***************************************************************************
                                 // ALARMA COMPARACION
                                 //***************************************************************************
                                 ALARMA:
000143 127a                          CPSE ADECHORA, R26
000144 9508                          RET
000145 1269                          CPSE AUNITHORA, UNITHORA
000146 9508                          RET
000147 1258                          CPSE ADECMIN, DECMIN
000148 9508                          RET
000149 1247                          CPSE AUNITMIN, UNITMIN
00014a 9508                          RET
00014b e04b                          LDI ESTADO, 11
00014c 9508                          RET
                                     
                                 //***************************************************************************
                                 // TIMER0
                                 //***************************************************************************
                                 INIT_TIMER0:
00014d e005                          LDI R16, (1 << CS02)|(1 << CS00)    ;config prescaler 1024
00014e bd05                          OUT TCCR0B, R16
00014f e603                          LDI R16, 99                         ;valor desbordamiento
000150 bd06                          OUT TCNT0, R16                       ; valor inicial contador
000151 e001                          LDI R16, (1 << TOIE0)
000152 9300 006e                     STS TIMSK0, R16
000154 9508                          RET
                                 
                                 //***************************************************************************
                                 // ISR Timer 0 Overflow
                                 //***************************************************************************
                                 ISR_TIMER0_OVF:
                                     ;PUSH R17                ; guardar en pila R16
                                     ;IN R17, SREG
                                     ;PUSH R17                ; guardar en pila SREG
                                 
000155 e613                          LDI R17, 99              ; cargar el valor de desbordamiento
000156 bd16                          OUT TCNT0, R17           ; cargar valor inicial
000157 9aa8                          SBI TIFR0, TOV0          ; borrar bandera TOV0
000158 9523                          INC CONTADOR500MS            ; incrementar contador 10 ms
                                 
                                     ;POP R17                  ; obtener SREG
                                     ;OUT SREG, R17           ; restaurar valor antiguo SREG
                                     ;POP R17                  ; obtener valor R16
000159 9518                          RETI
                                 
                                 //***************************************************************************
                                 // ISR PCINT0
                                 //***************************************************************************
                                 ISR_PCINT0:
00015a 930f                          PUSH R16
00015b b70f                          IN R16, SREG
00015c 930f                          PUSH R16
                                 
00015d ff40                          SBRs ESTADO, 0           ; estado bit0 = 1?
00015e 940c 0167                     JMP ISR_EXX00      ; bit0 = 0
000160 940c 0176                     JMP ISR_EXX01      ; bit0 = 1
                                 
                                 //***************************************************************************
                                 // DEFINIR ISR_ESTADOS
                                 //***************************************************************************
                                 ISR_EXXX0:
000162 ff41                      	SBRS ESTADO, 1
000163 940c 0167                 	JMP ISR_EXX00
000165 940c 0180                 	JMP ISR_EXX10
                                 
                                 ISR_EXX00:
000167 ff42                      	SBRS ESTADO, 2
000168 940c 016c                 	JMP ISR_EX000
00016a 940c 0194                 	JMP ISR_EX100
                                 
                                 ISR_EX000:
00016c ff43                      	SBRS ESTADO, 3
00016d 940c 01a8                 	JMP ISR_E0000
00016f 940c 0204                 	JMP ISR_E1000
                                 
                                 ISR_EXXX1:
000171 ff41                      	SBRS ESTADO, 1
000172 940c 0176                 	JMP ISR_EXX01
000174 940c 018a                 	JMP ISR_EXX11
                                 
                                 ISR_EXX01:
000176 ff42                      	SBRS ESTADO, 2
000177 940c 017b                 	JMP ISR_EX001
000179 940c 0199                 	JMP ISR_EX101
                                 ISR_EX001:
00017b ff43                      	SBRS ESTADO, 3
00017c 940c 01b3                 	JMP ISR_E0001
00017e 940c 0211                 	JMP ISR_E1001
                                 ISR_EXX10:
000180 ff42                      	SBRS ESTADO, 2
000181 940c 0185                 	JMP ISR_EX010
000183 940c 019e                 	JMP ISR_EX110
                                 ISR_EX010:
000185 ff43                      	SBRS ESTADO, 3
000186 940c 01bb                 	JMP ISR_E0010
000188 940c 0219                 	JMP ISR_E1010
                                 ISR_EXX11:
00018a ff42                      	SBRS ESTADO, 2
00018b 940c 018f                 	JMP ISR_EX011
00018d 940c 01a3                 	JMP ISR_EX111
                                 ISR_EX011:
00018f ff43                      	SBRS ESTADO, 3
000190 940c 01c3                 	JMP ISR_E0011
000192 940c 0221                 	JMP ISR_E1011
                                 ISR_EX100:
000194 ff43                      	SBRS ESTADO, 3
000195 940c 01d0                 	JMP ISR_E0100
000197 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_EX101:
000199 ff43                      	SBRS ESTADO, 3
00019a 940c 01dd                 	JMP ISR_E0101
00019c 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_EX110:
00019e ff43                      	SBRS ESTADO, 3
00019f 940c 01ea                 	JMP ISR_E0110
0001a1 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_EX111:
0001a3 ff43                      	SBRS ESTADO, 3
0001a4 940c 01f7                 	JMP ISR_E0111
0001a6 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 // ISR_ESTADOS
                                 //***************************************************************************
                                 //                                     0000
                                 ISR_E0000:
0001a8 b103                      	IN R16, PINB
0001a9 ff00                      	SBRS R16, PB0
0001aa e041                      	LDI ESTADO, 1			; PB0 = 0
0001ab b103                      	IN R16, PINB
0001ac ff01                      	SBRS R16, PB1
0001ad e042                      	LDI ESTADO, 2			; PB1 = 0
0001ae b103                      	IN R16, PINB
0001af ff02                      	SBRS R16, PB2
0001b0 e043                      	LDI ESTADO, 3			; PB2 = 0
0001b1 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0001
                                 ISR_E0001:
0001b3 b103                      	IN R16, PINB
0001b4 ff00                      	SBRS R16, PB0
0001b5 e040                      	LDI ESTADO, 0			; PB0 = 0
0001b6 b103                      	IN R16, PINB
0001b7 ff02                      	SBRS R16, PB2
0001b8 e047                      	LDI ESTADO, 7
0001b9 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0010
                                 ISR_E0010:
0001bb b103                      	IN R16, PINB
0001bc ff02                      	SBRS R16, PB2			; PB2
0001bd e045                      	LDI ESTADO, 5
0001be b103                      	IN R16, PINB
0001bf ff01                      	SBRS R16, PB1
0001c0 e040                      	LDI ESTADO, 0			; PB1 = 0
0001c1 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0011
                                 ISR_E0011:
0001c3 b103                      	IN R16, PINB
0001c4 ff00                      	SBRS R16, PB0
0001c5 940c 0456                 	JMP ISR_INC_UNITHORA			; PB0 = 0
0001c7 b103                      	IN R16, PINB
0001c8 ff01                      	SBRS R16, PB1
0001c9 940c 046d                 	JMP ISR_DEC_UNITHORA		; PB1 = 0
0001cb b103                      	IN R16, PINB
0001cc ff02                      	SBRS R16, PB2
0001cd e046                      	LDI ESTADO, 6			; PB2 = 0
0001ce 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0100
                                 ISR_E0100:
0001d0 b103                      	IN R16, PINB
0001d1 ff02                      	SBRS R16, PB2
0001d2 e041                      	LDI ESTADO, 1			; PB2 = 0
0001d3 b103                      	IN R16, PINB
0001d4 ff00                      	SBRS R16, PB0
0001d5 940c 0510                 	JMP ISR_INC_UNITDIA
0001d7 b103                      	IN R16, PINB
0001d8 ff01                      	SBRS R16, PB1
0001d9 940c 058b                 	JMP ISR_DEC_DIA
0001db 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0101
                                 ISR_E0101:
0001dd b103                      	IN R16, PINB
0001de ff02                      	SBRS R16, PB2
0001df e048                      	LDI ESTADO, 8
0001e0 b103                      	IN R16, PINB
0001e1 ff00                      	SBRS R16, PB0
0001e2 940c 04ac                 	JMP ISR_INC_AUNITHORA
0001e4 b103                      	IN R16, PINB
0001e5 ff01                      	SBRS R16, PB1
0001e6 940c 04c3                 	JMP ISR_DEC_AUNITHORA
0001e8 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0110
                                 ISR_E0110:
0001ea b103                      	IN R16, PINB
0001eb ff02                      	SBRS R16, PB2
0001ec e040                      	LDI ESTADO, 0			; PB2 = 0
0001ed b103                      	IN R16, PINB
0001ee ff00                      	SBRS R16, PB0
0001ef 940c 0430                 	JMP ISR_INC_UNITMIN
0001f1 b103                      	IN R16, PINB
0001f2 ff01                      	SBRS R16, PB1
0001f3 940c 0444                 	JMP ISR_DEC_UNITMIN
0001f5 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     0111
                                 ISR_E0111:
0001f7 b103                      	IN R16, PINB
0001f8 ff02                      	SBRS R16, PB2
0001f9 e044                      	LDI ESTADO, 4			; PB2 = 0
0001fa b103                      	IN R16, PINB
0001fb ff00                      	SBRS R16, PB0
0001fc 940c 04dd                 	JMP ISR_INC_UNITMES
0001fe b103                      	IN R16, PINB
0001ff ff01                      	SBRS R16, PB1
000200 940c 04f6                 	JMP ISR_DEC_UNITMES
000202 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     1000
                                 ISR_E1000:
000204 b103                      	IN R16, PINB
000205 ff02                      	SBRS R16, PB2
000206 e049                      	LDI ESTADO, 9
000207 b103                      	IN R16, PINB
000208 ff00                      	SBRS R16, PB0
000209 940c 0484                 	JMP ISR_INC_AUNITMIN
00020b b103                      	IN R16, PINB
00020c ff01                      	SBRS R16, PB1
00020d 940c 0498                 	JMP ISR_DEC_AUNITMIN
00020f 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     1001
                                 ISR_E1001:
000211 b103                      	IN R16, PINB
000212 ff02                      	SBRS R16, PB2
000213 e042                      	LDI ESTADO, 2
000214 b103                      	IN R16, PINB
000215 ff00                      	SBRS R16, PB0
000216 e04a                      	LDI ESTADO, 10
000217 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     1010
                                 ISR_E1010:
000219 b103                      	IN R16, PINB
00021a ff02                      	SBRS R16, PB2
00021b e042                      	LDI ESTADO, 2
00021c b103                      	IN R16, PINB
00021d ff01                      	SBRS R16, PB1
00021e e049                      	LDI ESTADO, 9
00021f 940c 022c                 	JMP ISR_POP_PCINT0
                                 //                                     1011
                                 ISR_E1011:
000221 b103                      	IN R16, PINB
000222 ff02                      	SBRS R16, PB2
000223 940c 0227                 	JMP ISR_E1011_2
000225 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 ISR_E1011_2:
000227 e0d0                      	LDI R29, 0
000228 e040                      	LDI ESTADO, 0
000229 982d                      	CBI PORTB, PB5
00022a 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 // ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_POP_PCINT0:
00022c 9ad8                      	SBI PCIFR, PCIF0
                                 
00022d 910f                      	POP R16
00022e bf0f                      	OUT SREG, R16
00022f 910f                      	POP R16
000230 9518                      	RETI
                                 
                                 //***************************************************************************
                                 // TEST_DISPLAY
                                 //***************************************************************************
                                 TEST_DISPLAY:
000231 9a30                      	sbi PINC, PC0
000232 9a31                      	sbi PINC, PC1
000233 9a32                      	sbi PINC, PC2
000234 9a33                      	sbi PINC, PC3
000235 9a34                      	sbi PINC, PC4
000236 9a35                      	sbi PINC, PC5
000237 9a1c                      	sbi PINB, PB4
                                 	;sbi PORTB, PB3
                                 	;sbi PINB, PB5
                                 
000238 9a4a                      	sbi PIND, PD2
000239 9a4b                      	sbi PIND, PD3
00023a 9a4c                      	sbi PIND, PD4
00023b 9a4d                      	sbi PIND, PD5
00023c 9a4e                      	sbi PIND, PD6
00023d 9a4f                      	sbi PIND, PD7
                                 	
00023e 9508                      	ret
                                 
                                 //***************************************************************************
                                 // TEST LISTA DISPLAY
                                 //***************************************************************************
                                 TEST_LISTA_DISPLAY:
                                 	;ldi useg, 0 
00023f 2fb5                      	mov R27, UNITSEG
000240 e0f0                      	ldi ZH, HIGH(TABLA << 1)
000241 e4ec                      	ldi ZL, LOW(TABLA << 1)
000242 0feb                      	add ZL, R27
000243 91b4                      	lpm R27, Z
                                 
000244 fdb6                      	sbrc R27, PC6
000245 9a2c                      	sbi PORTB, PB4
000246 ffb6                      	sbrs R27, PC6
000247 982c                      	cbi PORTB, PB4
                                 
000248 b9b8                      	out PORTC, R27
000249 9a4f                      	sbi PIND, PD7
                                 
00024a 9508                      	ret
                                 
                                 //***************************************************************************
                                 // UNITMIN DISPLAY
                                 //***************************************************************************
                                 UNITMIN_DISPLAY:
00024b 985a                      	CBI PORTD, PD2
00024c 985b                      	CBI PORTD, PD3
00024d 985c                      	CBI PORTD, PD4
00024e 985e                      	CBI PORTD, PD6
00024f 985f                      	CBI PORTD, PD7
                                 
000250 2fb7                      	MOV R27, UNITMIN
000251 e0f0                      	LDI ZH, HIGH(TABLA << 1)
000252 e4ec                      	LDI ZL, LOW(TABLA << 1)
000253 0feb                      	ADD ZL, R27
000254 91b4                      	LPM R27, Z
                                 
000255 985a                      	CBI PORTD, PD2
000256 985b                      	CBI PORTD, PD3
000257 985c                      	CBI PORTD, PD4
000258 985e                      	CBI PORTD, PD6
000259 985f                      	CBI PORTD, PD7
                                 
00025a ffb6                      	SBRS R27, PC6
00025b 982c                      	CBI PORTB, PB4
00025c fdb6                      	SBRC R27, PC6
00025d 9a2c                      	SBI PORTB, PB4
                                 
00025e b9b8                      	OUT PORTC, R27
00025f 9a5d                      	SBI PORTD, PD5
                                 	
000260 985a                      	CBI PORTD, PD2
000261 985b                      	CBI PORTD, PD3
000262 985c                      	CBI PORTD, PD4
000263 985e                      	CBI PORTD, PD6
000264 985f                      	CBI PORTD, PD7
                                 
000265 9508                      	RET
                                 
                                 //***************************************************************************
                                 // DECMIN DISPLAY
                                 //***************************************************************************
                                 DECMIN_DISPLAY:
000266 985a                      	CBI PORTD, PD2
000267 985b                      	CBI PORTD, PD3
000268 985d                      	CBI PORTD, PD5
000269 985e                      	CBI PORTD, PD6
00026a 985f                      	CBI PORTD, PD7
                                 
00026b 2fb8                      	MOV R27, DECMIN
00026c e0f0                      	LDI ZH, HIGH(TABLA << 1)
00026d e4ec                      	LDI ZL, LOW(TABLA << 1)
00026e 0feb                      	ADD ZL, R27
00026f 91b4                      	LPM R27, Z
                                 
000270 985a                      	CBI PORTD, PD2
000271 985b                      	CBI PORTD, PD3
000272 985d                      	CBI PORTD, PD5
000273 985e                      	CBI PORTD, PD6
000274 985f                      	CBI PORTD, PD7
                                 
000275 ffb6                      	SBRS R27, PC6
000276 982c                      	CBI PORTB, PB4
000277 fdb6                      	SBRC R27, PC6
000278 9a2c                      	SBI PORTB, PB4
                                 
000279 b9b8                      	OUT PORTC, R27
00027a 9a5c                      	SBI PORTD, PD4
                                 	
00027b 985a                      	CBI PORTD, PD2
00027c 985b                      	CBI PORTD, PD3
00027d 985d                      	CBI PORTD, PD5
00027e 985e                      	CBI PORTD, PD6
00027f 985f                      	CBI PORTD, PD7
                                 
000280 9508                      	RET
                                 
                                 //***************************************************************************
                                 // UNITHORA DISPLAY
                                 //***************************************************************************
                                 UNITHORA_DISPLAY:
000281 985a                      	CBI PORTD, PD2
000282 985c                      	CBI PORTD, PD4
000283 985d                      	CBI PORTD, PD5
000284 985e                      	CBI PORTD, PD6
000285 985f                      	CBI PORTD, PD7
                                 
000286 2fb9                      	MOV R27, UNITHORA
000287 e0f0                      	LDI ZH, HIGH(TABLA << 1)
000288 e4ec                      	LDI ZL, LOW(TABLA << 1)
000289 0feb                      	ADD ZL, R27
00028a 91b4                      	LPM R27, Z
                                 
00028b 985a                      	CBI PORTD, PD2
00028c 985c                      	CBI PORTD, PD4
00028d 985d                      	CBI PORTD, PD5
00028e 985e                      	CBI PORTD, PD6
00028f 985f                      	CBI PORTD, PD7
                                 
000290 ffb6                      	SBRS R27, PC6
000291 982c                      	CBI PORTB, PB4
000292 fdb6                      	SBRC R27, PC6
000293 9a2c                      	SBI PORTB, PB4
                                 
000294 b9b8                      	OUT PORTC, R27
000295 9a5b                      	SBI PORTD, PD3
                                 	
000296 985a                      	CBI PORTD, PD2
000297 985c                      	CBI PORTD, PD4
000298 985d                      	CBI PORTD, PD5
000299 985e                      	CBI PORTD, PD6
00029a 985f                      	CBI PORTD, PD7
                                 
00029b 9508                      	RET
                                 
                                 //***************************************************************************
                                 // DECHORA DISPLAY
                                 //***************************************************************************
                                 DECHORA_DISPLAY:
00029c 985b                      	CBI PORTD, PD3
00029d 985c                      	CBI PORTD, PD4
00029e 985d                      	CBI PORTD, PD5
00029f 985e                      	CBI PORTD, PD6
0002a0 985f                      	CBI PORTD, PD7
                                 
0002a1 2fba                      	MOV R27, R26
0002a2 e0f0                      	LDI ZH, HIGH(TABLA << 1)
0002a3 e4ec                      	LDI ZL, LOW(TABLA << 1)
0002a4 0feb                      	ADD ZL, R27
0002a5 91b4                      	LPM R27, Z
                                 
0002a6 985b                      	CBI PORTD, PD3
0002a7 985c                      	CBI PORTD, PD4
0002a8 985d                      	CBI PORTD, PD5
0002a9 985e                      	CBI PORTD, PD6
0002aa 985f                      	CBI PORTD, PD7
                                 
0002ab ffb6                      	SBRS R27, PC6
0002ac 982c                      	CBI PORTB, PB4
0002ad fdb6                      	SBRC R27, PC6
0002ae 9a2c                      	SBI PORTB, PB4
                                 
0002af b9b8                      	OUT PORTC, R27
0002b0 9a5a                      	SBI PORTD, PD2
                                 	
0002b1 985b                      	CBI PORTD, PD3
0002b2 985c                      	CBI PORTD, PD4
0002b3 985d                      	CBI PORTD, PD5
0002b4 985e                      	CBI PORTD, PD6
0002b5 985f                      	CBI PORTD, PD7
                                 
0002b6 9508                      	RET
                                 
                                 //***************************************************************************
                                 // UNITDIA DISPLAY
                                 //***************************************************************************
                                 UNITDIA_DISPLAY:
0002b7 985d                      	CBI PORTD, PD5
0002b8 985c                      	CBI PORTD, PD4
0002b9 985a                      	CBI PORTD, PD2
0002ba 985e                      	CBI PORTD, PD6
0002bb 985f                      	CBI PORTD, PD7
                                 
0002bc 2db0                      	MOV R27, UNITDIA
0002bd e0f0                      	LDI ZH, HIGH(TABLA << 1)
0002be e4ec                      	LDI ZL, LOW(TABLA << 1)
0002bf 0feb                      	ADD ZL, R27
0002c0 91b4                      	LPM R27, Z
                                 
0002c1 985d                      	CBI PORTD, PD5
0002c2 985c                      	CBI PORTD, PD4
0002c3 985a                      	CBI PORTD, PD2
0002c4 985e                      	CBI PORTD, PD6
0002c5 985f                      	CBI PORTD, PD7
                                 
0002c6 ffb6                      	SBRS R27, PC6
0002c7 982c                      	CBI PORTB, PB4
0002c8 fdb6                      	SBRC R27, PC6
0002c9 9a2c                      	SBI PORTB, PB4
                                 
0002ca b9b8                      	OUT PORTC, R27
0002cb 9a5b                      	SBI PORTD, PD3
                                 	
0002cc 985d                      	CBI PORTD, PD5
0002cd 985c                      	CBI PORTD, PD4
0002ce 985a                      	CBI PORTD, PD2
0002cf 985e                      	CBI PORTD, PD6
0002d0 985f                      	CBI PORTD, PD7
                                 
0002d1 9508                      	RET
                                 
                                 //***************************************************************************
                                 // DECDIA DISPLAY
                                 //***************************************************************************
                                 DECDIA_DISPLAY:
0002d2 985b                      	CBI PORTD, PD3
0002d3 985d                      	CBI PORTD, PD5
0002d4 985c                      	CBI PORTD, PD4
0002d5 985e                      	CBI PORTD, PD6
0002d6 985f                      	CBI PORTD, PD7
                                 
0002d7 2db1                      	MOV R27, DECDIA
0002d8 e0f0                      	LDI ZH, HIGH(TABLA << 1)
0002d9 e4ec                      	LDI ZL, LOW(TABLA << 1)
0002da 0feb                      	ADD ZL, R27
0002db 91b4                      	LPM R27, Z
                                 
0002dc 985b                      	CBI PORTD, PD3
0002dd 985d                      	CBI PORTD, PD5
0002de 985c                      	CBI PORTD, PD4
0002df 985e                      	CBI PORTD, PD6
0002e0 985f                      	CBI PORTD, PD7
                                 
0002e1 ffb6                      	SBRS R27, PC6
0002e2 982c                      	CBI PORTB, PB4
0002e3 fdb6                      	SBRC R27, PC6
0002e4 9a2c                      	SBI PORTB, PB4
                                 
0002e5 b9b8                      	OUT PORTC, R27
0002e6 9a5a                      	SBI PORTD, PD2
                                 	
0002e7 985b                      	CBI PORTD, PD3
0002e8 985d                      	CBI PORTD, PD5
0002e9 985c                      	CBI PORTD, PD4
0002ea 985e                      	CBI PORTD, PD6
0002eb 985f                      	CBI PORTD, PD7
                                 
0002ec 9508                      	RET
                                 
                                 //***************************************************************************
                                 // UNITMES DISPLAY
                                 //***************************************************************************
                                 UNITMES_DISPLAY:
0002ed 985c                      	CBI PORTD, PD4
0002ee 985b                      	CBI PORTD, PD3
0002ef 985a                      	CBI PORTD, PD2
0002f0 985e                      	CBI PORTD, PD6
0002f1 985f                      	CBI PORTD, PD7
                                 
0002f2 2db2                      	MOV R27, UNITMES
0002f3 e0f0                      	LDI ZH, HIGH(TABLA << 1)
0002f4 e4ec                      	LDI ZL, LOW(TABLA << 1)
0002f5 0feb                      	ADD ZL, R27
0002f6 91b4                      	LPM R27, Z
                                 
0002f7 985c                      	CBI PORTD, PD4
0002f8 985b                      	CBI PORTD, PD3
0002f9 985a                      	CBI PORTD, PD2
0002fa 985e                      	CBI PORTD, PD6
0002fb 985f                      	CBI PORTD, PD7
                                 
0002fc ffb6                      	SBRS R27, PC6
0002fd 982c                      	CBI PORTB, PB4
0002fe fdb6                      	SBRC R27, PC6
0002ff 9a2c                      	SBI PORTB, PB4
                                 
000300 b9b8                      	OUT PORTC, R27
000301 9a5d                      	SBI PORTD, PD5
                                 	
000302 985c                      	CBI PORTD, PD4
000303 985b                      	CBI PORTD, PD3
000304 985a                      	CBI PORTD, PD2
000305 985e                      	CBI PORTD, PD6
000306 985f                      	CBI PORTD, PD7
                                 
000307 9508                      	RET
                                 
                                 //***************************************************************************
                                 // DECMES DISPLAY
                                 //***************************************************************************
                                 DECMES_DISPLAY:
000308 985a                      	CBI PORTD, PD2
000309 985d                      	CBI PORTD, PD5
00030a 985b                      	CBI PORTD, PD3
00030b 985e                      	CBI PORTD, PD6
00030c 985f                      	CBI PORTD, PD7
                                 
00030d 2db3                      	MOV R27, DECMES
00030e e0f0                      	LDI ZH, HIGH(TABLA << 1)
00030f e4ec                      	LDI ZL, LOW(TABLA << 1)
000310 0feb                      	ADD ZL, R27
000311 91b4                      	LPM R27, Z
                                 
000312 985a                      	CBI PORTD, PD2
000313 985d                      	CBI PORTD, PD5
000314 985b                      	CBI PORTD, PD3
000315 985e                      	CBI PORTD, PD6
000316 985f                      	CBI PORTD, PD7
                                 
000317 ffb6                      	SBRS R27, PC6
000318 982c                      	CBI PORTB, PB4
000319 fdb6                      	SBRC R27, PC6
00031a 9a2c                      	SBI PORTB, PB4
                                 
00031b b9b8                      	OUT PORTC, R27
00031c 9a5c                      	SBI PORTD, PD4
                                 	
00031d 985a                      	CBI PORTD, PD2
00031e 985d                      	CBI PORTD, PD5
00031f 985b                      	CBI PORTD, PD3
000320 985e                      	CBI PORTD, PD6
000321 985f                      	CBI PORTD, PD7
                                 
000322 9508                      	RET
                                 
                                 //***************************************************************************
                                 // AUNITMIN DISPLAY
                                 //***************************************************************************
                                 AUNITMIN_DISPLAY:
000323 985c                      	CBI PORTD, PD4
000324 985b                      	CBI PORTD, PD3
000325 985a                      	CBI PORTD, PD2
000326 985e                      	CBI PORTD, PD6
000327 985f                      	CBI PORTD, PD7
                                 
000328 2db4                      	MOV R27, AUNITMIN
000329 e0f0                      	LDI ZH, HIGH(TABLA << 1)
00032a e4ec                      	LDI ZL, LOW(TABLA << 1)
00032b 0feb                      	ADD ZL, R27
00032c 91b4                      	LPM R27, Z
                                 
00032d 985c                      	CBI PORTD, PD4
00032e 985b                      	CBI PORTD, PD3
00032f 985a                      	CBI PORTD, PD2
000330 985e                      	CBI PORTD, PD6
000331 985f                      	CBI PORTD, PD7
                                 
000332 ffb6                      	SBRS R27, PC6
000333 982c                      	CBI PORTB, PB4
000334 fdb6                      	SBRC R27, PC6
000335 9a2c                      	SBI PORTB, PB4
                                 
000336 b9b8                      	OUT PORTC, R27
000337 9a5d                      	SBI PORTD, PD5
                                 	
000338 985c                      	CBI PORTD, PD4
000339 985b                      	CBI PORTD, PD3
00033a 985a                      	CBI PORTD, PD2
00033b 985e                      	CBI PORTD, PD6
00033c 985f                      	CBI PORTD, PD7
                                 
00033d 9508                      	RET
                                 
                                 //***************************************************************************
                                 // ADECMIN DISPLAY
                                 //***************************************************************************
                                 ADECMIN_DISPLAY:
00033e 985d                      	CBI PORTD, PD5
00033f 985b                      	CBI PORTD, PD3
000340 985a                      	CBI PORTD, PD2
000341 985e                      	CBI PORTD, PD6
000342 985f                      	CBI PORTD, PD7
                                 
000343 2db5                      	MOV R27, ADECMIN
000344 e0f0                      	LDI ZH, HIGH(TABLA << 1)
000345 e4ec                      	LDI ZL, LOW(TABLA << 1)
000346 0feb                      	ADD ZL, R27
000347 91b4                      	LPM R27, Z
                                 
000348 985d                      	CBI PORTD, PD5
000349 985b                      	CBI PORTD, PD3
00034a 985a                      	CBI PORTD, PD2
00034b 985e                      	CBI PORTD, PD6
00034c 985f                      	CBI PORTD, PD7
                                 
00034d ffb6                      	SBRS R27, PC6
00034e 982c                      	CBI PORTB, PB4
00034f fdb6                      	SBRC R27, PC6
000350 9a2c                      	SBI PORTB, PB4
                                 
000351 b9b8                      	OUT PORTC, R27
000352 9a5c                      	SBI PORTD, PD4
                                 	
000353 985d                      	CBI PORTD, PD5
000354 985b                      	CBI PORTD, PD3
000355 985a                      	CBI PORTD, PD2
000356 985e                      	CBI PORTD, PD6
000357 985f                      	CBI PORTD, PD7
                                 
000358 9508                      	RET
                                 
                                 //***************************************************************************
                                 // AUNITHORA DISPLAY
                                 //***************************************************************************
                                 AUNITHORA_DISPLAY:
000359 985c                      	CBI PORTD, PD4
00035a 985d                      	CBI PORTD, PD5
00035b 985a                      	CBI PORTD, PD2
00035c 985e                      	CBI PORTD, PD6
00035d 985f                      	CBI PORTD, PD7
                                 
00035e 2db6                      	MOV R27, AUNITHORA
00035f e0f0                      	LDI ZH, HIGH(TABLA << 1)
000360 e4ec                      	LDI ZL, LOW(TABLA << 1)
000361 0feb                      	ADD ZL, R27
000362 91b4                      	LPM R27, Z
                                 
000363 985c                      	CBI PORTD, PD4
000364 985d                      	CBI PORTD, PD5
000365 985a                      	CBI PORTD, PD2
000366 985e                      	CBI PORTD, PD6
000367 985f                      	CBI PORTD, PD7
                                 
000368 ffb6                      	SBRS R27, PC6
000369 982c                      	CBI PORTB, PB4
00036a fdb6                      	SBRC R27, PC6
00036b 9a2c                      	SBI PORTB, PB4
                                 
00036c b9b8                      	OUT PORTC, R27
00036d 9a5b                      	SBI PORTD, PD3
                                 	
00036e 985c                      	CBI PORTD, PD4
00036f 985d                      	CBI PORTD, PD5
000370 985a                      	CBI PORTD, PD2
000371 985e                      	CBI PORTD, PD6
000372 985f                      	CBI PORTD, PD7
                                 
000373 9508                      	RET
                                 
                                 //***************************************************************************
                                 // ADECHORA DISPLAY
                                 //***************************************************************************
                                 ADECHORA_DISPLAY:
000374 985c                      	CBI PORTD, PD4
000375 985b                      	CBI PORTD, PD3
000376 985d                      	CBI PORTD, PD5
000377 985e                      	CBI PORTD, PD6
000378 985f                      	CBI PORTD, PD7
                                 
000379 2db7                      	MOV R27, ADECHORA
00037a e0f0                      	LDI ZH, HIGH(TABLA << 1)
00037b e4ec                      	LDI ZL, LOW(TABLA << 1)
00037c 0feb                      	ADD ZL, R27
00037d 91b4                      	LPM R27, Z
                                 
00037e 985c                      	CBI PORTD, PD4
00037f 985b                      	CBI PORTD, PD3
000380 985d                      	CBI PORTD, PD5
000381 985e                      	CBI PORTD, PD6
000382 985f                      	CBI PORTD, PD7
                                 
000383 ffb6                      	SBRS R27, PC6
000384 982c                      	CBI PORTB, PB4
000385 fdb6                      	SBRC R27, PC6
000386 9a2c                      	SBI PORTB, PB4
                                 
000387 b9b8                      	OUT PORTC, R27
000388 9a5a                      	SBI PORTD, PD2
                                 	
000389 985c                      	CBI PORTD, PD4
00038a 985b                      	CBI PORTD, PD3
00038b 985d                      	CBI PORTD, PD5
00038c 985e                      	CBI PORTD, PD6
00038d 985f                      	CBI PORTD, PD7
                                 
00038e 9508                      	RET
                                 
                                 
                                 //***************************************************************************
                                 // INCREMENTAR RELOJ
                                 //***************************************************************************
                                 INC_UNITSEG:
00038f 9553                      	INC UNITSEG
000390 ccd5                      	RJMP LOOP
                                 
                                 INC_DECSEG:
000391 9563                      	INC DECSEG
000392 ccd3                      	RJMP LOOP
                                 
                                 INC_UNITMIN:
000393 9573                      	INC UNITMIN
000394 ccd1                      	RJMP LOOP
                                 
                                 INC_DECMIN:
000395 9583                      	INC DECMIN
000396 cccf                      	RJMP LOOP
                                 
                                 INC_UNITHORA:
000397 e0c2                      	LDI R28, 2
000398 13ac                      	CPSE R26, R28
000399 940e 03a4                 	CALL INC_UNITHORA_2
00039b e0c3                      	LDI R28, 3
00039c 139c                      	CPSE UNITHORA, R28
00039d 940e 03a4                 	CALL INC_UNITHORA_2
00039f 2799                      	CLR UNITHORA
0003a0 27aa                      	CLR R26
0003a1 940e 03a8                 	CALL INC_UNITDIA
0003a3 ccc2                      	RJMP LOOP
                                 
                                 INC_UNITHORA_2:
0003a4 9593                      	INC UNITHORA
0003a5 ccc0                      	RJMP LOOP
                                 
                                 INC_DECHORA:
0003a6 95a3                      	INC R26
0003a7 ccbe                      	RJMP LOOP
                                 
                                 //***************************************************************************
                                 // INCREMENTAR FECHA
                                 //***************************************************************************
                                 INC_UNITDIA:
0003a8 e0c0                      	LDI R28, 0
0003a9 11c3                      	CPSE R28, DECMES
0003aa c067                      	RJMP MES_1X
0003ab c052                      	RJMP MES_0X
                                 
                                 INC_UNITDIA_2:
0003ac 9403                      	INC UNITDIA
0003ad ccb8                      	RJMP LOOP
                                 
                                 INC_DECDIA:
0003ae 9413                      	INC DECDIA
0003af ccb6                      	RJMP LOOP
                                 
                                 INC_UNITMES:
0003b0 e0c1                      	LDI R28, 1
0003b1 123c                      	CPSE DECMES, R28
0003b2 940e 03bc                 	CALL INC_UNITMES_3
                                 
0003b4 e0c2                      	LDI R28, 2
0003b5 122c                      	CPSE UNITMES, R28
0003b6 940e 03c2                 	CALL INC_UNITMES_2
0003b8 e0c1                      	LDI R28, 1
0003b9 2e2c                      	MOV UNITMES, R28
0003ba 2433                      	CLR DECMES
0003bb ccaa                      	RJMP LOOP
                                 
                                 INC_UNITMES_3:
0003bc e0c9                      	LDI R28, 9
0003bd 122c                      	CPSE UNITMES, R28
0003be 940e 03c2                 	CALL INC_UNITMES_2
0003c0 2422                      	CLR UNITMES
0003c1 c002                      	RJMP INC_DECMES
                                 
                                 INC_UNITMES_2:
0003c2 9423                      	INC UNITMES
0003c3 cca2                      	RJMP LOOP
                                 
                                 INC_DECMES:
0003c4 e0c2                      	LDI R28, 2
0003c5 122c                      	CPSE UNITMES, R28
0003c6 940e 03ca                 	CALL INC_DECMES_2
0003c8 2433                      	CLR DECMES
0003c9 cc9c                      	RJMP LOOP
                                 
                                 INC_DECMES_2:
0003ca 9433                      	INC DECMES
0003cb cc9a                      	RJMP LOOP
                                 
                                 //***************************************************************************
                                 // MESES PARTE 2
                                 //***************************************************************************
                                 MES_31D_2:
                                 ;CONTINUIDAD DE DIAS 
0003cc e0c9                      	LDI R28, 9
0003cd 120c                      	CPSE UNITDIA, R28
0003ce 940e 03ac                 	CALL INC_UNITDIA_2
0003d0 2400                      	CLR UNITDIA
                                 ; LIMITE MES
0003d1 e0c3                      	LDI R28, 3
0003d2 121c                      	CPSE DECDIA, R28
0003d3 940e 03ae                 	CALL INC_DECDIA
0003d5 2411                      	CLR DECDIA			; RESET
0003d6 e0c1                      	LDI R28, 1
0003d7 2e0c                      	MOV UNITDIA, R28
                                 
0003d8 cc8d                      	RJMP LOOP
                                 //***************************************************************************
                                 MES_30D_2:
                                 ;CONTINUIDAD DE DIAS
0003d9 e0c9                      	LDI R28, 9
0003da 120c                      	CPSE UNITDIA, R28
0003db 940e 03ac                 	CALL INC_UNITDIA_2
0003dd 2400                      	CLR UNITDIA
                                 ; LIMITE MES
0003de e0c3                      	LDI R28, 3
0003df 121c                      	CPSE DECDIA, R28
0003e0 940e 03ae                 	CALL INC_DECDIA
0003e2 2411                      	CLR DECDIA			; RESET
0003e3 e0c1                      	LDI R28, 1
0003e4 2e0c                      	MOV UNITDIA, R28
                                 
0003e5 cc80                      	RJMP LOOP
                                 //***************************************************************************
                                 MES_28D_2:
                                 ;CONTINUIDAD DE DIAS
0003e6 e0c9                      	LDI R28, 9
0003e7 120c                      	CPSE UNITDIA, R28
0003e8 940e 03ac                 	CALL INC_UNITDIA_2
0003ea 2400                      	CLR UNITDIA
                                 ; LIMITE MES
0003eb e0c2                      	LDI R28, 2
0003ec 121c                      	CPSE DECDIA, R28
0003ed 940e 03ae                 	CALL INC_DECDIA
0003ef 2411                      	CLR DECDIA			; RESET
0003f0 e0c1                      	LDI R28, 1			
0003f1 2e0c                      	MOV UNITDIA, R28
                                 
0003f2 cc73                      	RJMP LOOP
                                 //***************************************************************************
                                 // MES 28 DIAS
                                 //***************************************************************************
                                 MES_28D:
0003f3 e0c2                      	LDI R28, 2			; LIMITE DECENAS
0003f4 121c                      	CPSE DECDIA, R28
0003f5 cff0                      	RJMP MES_28D_2
                                 
0003f6 e0c8                      	LDI R28, 8			; LIMITE UNIDADES
0003f7 120c                      	CPSE UNITDIA, R28
0003f8 940e 03ac                 	CALL INC_UNITDIA_2
0003fa e0c1                      	LDI R28, 1			; RESET
0003fb 2e0c                      	MOV UNITDIA, R28
0003fc 2411                      	CLR DECDIA
                                 
0003fd cfb2                      	RJMP INC_UNITMES
                                 //***************************************************************************
                                 // SELECCIONAR MES 0X
                                 //***************************************************************************
                                 MES_0X:
0003fe 2dc2                      	MOV R28, UNITMES
0003ff 30c1                      	CPI R28, 1
000400 f0c9                      	BREQ MES_31D
000401 30c2                      	CPI R28, 2
000402 f381                      	BREQ MES_28D
000403 30c3                      	CPI R28, 3
000404 f0a9                      	BREQ MES_31D
000405 30c4                      	CPI R28, 4
000406 f0f1                      	BREQ MES_30D
000407 30c5                      	CPI R28, 5
000408 f089                      	BREQ MES_31D
000409 30c6                      	CPI R28, 6
00040a f0d1                      	BREQ MES_30D
00040b 30c7                      	CPI R28, 7
00040c f069                      	BREQ MES_31D
00040d 30c8                      	CPI R28, 8
00040e f059                      	BREQ MES_31D
00040f 30c9                      	CPI R28, 9
000410 f0a1                      	BREQ MES_30D
000411 cc54                      	RJMP LOOP
                                 //***************************************************************************
                                 // SELECCIONAR MES 1X
                                 //***************************************************************************
                                 MES_1X:
000412 2dc2                      	MOV R28, UNITMES
000413 30c0                      	CPI R28, 0
000414 f029                      	BREQ MES_31D
000415 30c1                      	CPI R28, 1
000416 f071                      	BREQ MES_30D
000417 30c2                      	CPI R28, 2
000418 f009                      	BREQ MES_31D
000419 cc4c                      	RJMP LOOP
                                 //***************************************************************************
                                 // MES 31 DIAS
                                 //***************************************************************************
                                 MES_31D:
00041a e0c3                      	LDI R28, 3			; LIMITE DECENAS
00041b 121c                      	CPSE DECDIA, R28
00041c cfaf                      	RJMP MES_31D_2
                                 
00041d e0c1                      	LDI R28, 1			; LIMITE UNIDADES
00041e 120c                      	CPSE UNITDIA, R28
00041f 940e 03ac                 	CALL INC_UNITDIA_2
000421 e0c1                      	LDI R28, 1			; RESET
000422 2e0c                      	MOV UNITDIA, R28
000423 2411                      	CLR DECDIA
                                 
000424 cf8b                      	RJMP INC_UNITMES
                                 //***************************************************************************
                                 // MES 30 DIAS
                                 //***************************************************************************
                                 MES_30D:
000425 e0c3                      	LDI R28, 3			; LIMITE DECENAS
000426 121c                      	CPSE DECDIA, R28
000427 cfb1                      	RJMP MES_30D_2
                                 
000428 e0c0                      	LDI R28, 0			; LIMITE UNIDADES
000429 120c                      	CPSE UNITDIA, R28	
00042a 940e 03ac                 	CALL INC_UNITDIA_2
00042c e0c1                      	LDI R28, 1			; RESET
00042d 2e0c                      	MOV UNITDIA, R28
00042e 2411                      	CLR DECDIA
00042f cf80                      	RJMP INC_UNITMES
                                 
                                 //***************************************************************************
                                 // HORA INTERRUPCIONES
                                 //***************************************************************************
                                 
                                 //***************************************************************************
                                 //  MINUTOS INTERRUPCIONES
                                 //***************************************************************************
                                 ISR_INC_UNITMIN:						; INCREMENTAR
000430 e0c9                      	LDI R28, 9
000431 137c                      	CPSE UNITMIN, R28
000432 940c 0437                 	JMP ISR_INC_UNITMIN_2
000434 2777                      	CLR UNITMIN
000435 940c 043a                 	JMP ISR_INC_DECMIN
                                 ISR_INC_UNITMIN_2:
000437 9573                      	INC UNITMIN
000438 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_DECMIN:
00043a e0c5                      	LDI R28, 5
00043b 138c                      	CPSE DECMIN, R28
00043c 940c 0441                 	JMP ISR_INC_DECMIN_2
00043e 2788                      	CLR DECMIN
00043f 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_DECMIN_2:
000441 9583                      	INC DECMIN
000442 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITMIN:						; DECREMENTAR
000444 e0c0                      	LDI R28, 0
000445 137c                      	CPSE UNITMIN, R28
000446 940c 0450                 	JMP ISR_DEC_UNITMIN_2
000448 e079                      	LDI UNITMIN, 9
000449 e0c0                      	LDI R28, 0
00044a 138c                      	CPSE DECMIN, R28
00044b 940c 0453                 	JMP ISR_DEC_UNITMIN_3
00044d e085                      	LDI DECMIN, 5
00044e 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITMIN_2:
000450 957a                      	DEC UNITMIN
000451 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITMIN_3:
000453 958a                      	DEC DECMIN
000454 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 //  HORAS INTERRUPCIONES
                                 //***************************************************************************
                                 ISR_INC_UNITHORA:						; INCREMENTAR
000456 e0c2                      	LDI R28, 2
000457 13ac                      	CPSE R26, R28			
000458 940c 0462                 	JMP ISR_INC_UNITHORA_2
00045a e0c3                      	LDI R28, 3
00045b 139c                      	CPSE UNITHORA, R28
00045c 940c 0462                 	JMP ISR_INC_UNITHORA_2
00045e 2799                      	CLR UNITHORA
00045f 27aa                      	CLR R26
000460 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_UNITHORA_2:
000462 e0c9                      	LDI R28, 9
000463 139c                      	CPSE UNITHORA, R28
000464 940c 046a                 	JMP ISR_INC_UNITHORA_3
000466 2799                      	CLR UNITHORA
000467 95a3                      	INC R26
000468 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_UNITHORA_3:
00046a 9593                      	INC UNITHORA
00046b 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITHORA:						; DECREMENTAR
00046d e0c0                      	LDI R28, 0
00046e 13ac                      	CPSE R26, R28
00046f 940c 047c                 	JMP ISR_DEC_UNITHORA_3
000471 e0c0                      	LDI R28, 0
000472 139c                      	CPSE UNITHORA, R28
000473 940c 0479                 	JMP ISR_DEC_UNITHORA_2
000475 e0a2                      	LDI R26, 2
000476 e093                      	LDI UNITHORA, 3
000477 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITHORA_2:
000479 959a                      	DEC UNITHORA
00047a 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITHORA_3:
00047c e0c0                      	LDI R28, 0
00047d 139c                      	CPSE UNITHORA, R28
00047e 940c 0479                 	JMP ISR_DEC_UNITHORA_2
000480 e099                      	LDI UNITHORA, 9
000481 95aa                      	DEC R26
000482 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 	//***************************************************************************
                                 // ALARMA INTERRUPCIONES
                                 //***************************************************************************
                                 
                                 //***************************************************************************
                                 //  MINUTOS INTERRUPCIONES
                                 //***************************************************************************
                                 ISR_INC_AUNITMIN:						; INCREMENTAR
000484 e0c9                      	LDI R28, 9
000485 124c                      	CPSE AUNITMIN, R28
000486 940c 048b                 	JMP ISR_INC_AUNITMIN_2
000488 2444                      	CLR AUNITMIN
000489 940c 048e                 	JMP ISR_INC_ADECMIN
                                 ISR_INC_AUNITMIN_2:
00048b 9443                      	INC AUNITMIN
00048c 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_ADECMIN:
00048e e0c5                      	LDI R28, 5
00048f 125c                      	CPSE ADECMIN, R28
000490 940c 0495                 	JMP ISR_INC_ADECMIN_2
000492 2455                      	CLR ADECMIN
000493 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_ADECMIN_2:
000495 9453                      	INC ADECMIN
000496 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_AUNITMIN:						; DECREMENTAR
000498 e0c0                      	LDI R28, 0
000499 124c                      	CPSE AUNITMIN, R28
00049a 940c 04a6                 	JMP ISR_DEC_AUNITMIN_2
00049c e0c9                      	LDI R28, 9
00049d 2e4c                      	MOV AUNITMIN, R28
00049e e0c0                      	LDI R28, 0
00049f 125c                      	CPSE ADECMIN, R28
0004a0 940c 04a9                 	JMP ISR_DEC_AUNITMIN_3
0004a2 e0c5                      	LDI R28, 5
0004a3 2e5c                      	MOV ADECMIN, R28
0004a4 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_AUNITMIN_2:
0004a6 944a                      	DEC AUNITMIN
0004a7 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_AUNITMIN_3:
0004a9 945a                      	DEC ADECMIN
0004aa 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 //  HORAS INTERRUPCIONES
                                 //***************************************************************************
                                 ISR_INC_AUNITHORA:						; INCREMENTAR
0004ac e0c2                      	LDI R28, 2
0004ad 127c                      	CPSE ADECHORA, R28			
0004ae 940c 04b8                 	JMP ISR_INC_AUNITHORA_2
0004b0 e0c3                      	LDI R28, 3
0004b1 126c                      	CPSE AUNITHORA, R28
0004b2 940c 04b8                 	JMP ISR_INC_AUNITHORA_2
0004b4 2466                      	CLR AUNITHORA
0004b5 2477                      	CLR ADECHORA
0004b6 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_AUNITHORA_2:
0004b8 e0c9                      	LDI R28, 9
0004b9 126c                      	CPSE AUNITHORA, R28
0004ba 940c 04c0                 	JMP ISR_INC_AUNITHORA_3
0004bc 2466                      	CLR AUNITHORA
0004bd 9473                      	INC ADECHORA
0004be 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_AUNITHORA_3:
0004c0 9463                      	INC AUNITHORA
0004c1 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_AUNITHORA:						; DECREMENTAR
0004c3 e0c0                      	LDI R28, 0
0004c4 127c                      	CPSE ADECHORA, R28
0004c5 940c 04d4                 	JMP ISR_DEC_AUNITHORA_3
0004c7 e0c0                      	LDI R28, 0
0004c8 126c                      	CPSE AUNITHORA, R28
0004c9 940c 04d1                 	JMP ISR_DEC_AUNITHORA_2
0004cb e0c2                      	LDI R28, 2
0004cc 2e7c                      	MOV ADECHORA, R28
0004cd e0c3                      	LDI R28, 3
0004ce 2e6c                      	MOV AUNITHORA, R28
0004cf 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_AUNITHORA_2:
0004d1 946a                      	DEC AUNITHORA
0004d2 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_AUNITHORA_3:
0004d4 e0c0                      	LDI R28, 0
0004d5 126c                      	CPSE AUNITHORA, R28
0004d6 940c 04d1                 	JMP ISR_DEC_AUNITHORA_2
0004d8 e0c9                      	LDI R28, 9
0004d9 2e6c                      	MOV AUNITHORA, R28
0004da 947a                      	DEC ADECHORA
0004db 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 // FECHA INTERRUPCIONES
                                 //***************************************************************************
                                 
                                 //***************************************************************************
                                 //  MESES INTERRUPCIONES
                                 //***************************************************************************
                                 ISR_INC_UNITMES:
0004dd e0c0                      	LDI R28, 0
0004de 123c                      	CPSE DECMES, R28
0004df 940c 04ed                 	JMP ISR_INC_UNITMES_3
0004e1 e0c9                      	LDI R28, 9
0004e2 122c                      	CPSE UNITMES, R28
0004e3 940c 04ea                 	JMP ISR_INC_UNITMES_2
0004e5 2422                      	CLR UNITMES
0004e6 e0c1                      	LDI R28, 1
0004e7 2e3c                      	MOV DECMES, R28
0004e8 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_UNITMES_2:	
0004ea 9423                      	INC UNITMES
0004eb 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_UNITMES_3:
0004ed e0c2                      	LDI R28, 2
0004ee 122c                      	CPSE UNITMES, R28
0004ef 940c 04ea                 	JMP ISR_INC_UNITMES_2
0004f1 e0c1                      	LDI R28, 1
0004f2 2e2c                      	MOV UNITMES, R28
0004f3 2433                      	CLR DECMES
0004f4 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITMES:
0004f6 e0c0                      	LDI R28, 0
0004f7 123c                      	CPSE DECMES, R28
0004f8 940c 0504                 	JMP ISR_DEC_UNITMES_2
0004fa e0c1                      	LDI R28, 1
0004fb 122c                      	CPSE UNITMES, R28
0004fc 940c 050d                 	JMP ISR_DEC_UNITMES_3
0004fe e0c2                      	LDI R28, 2
0004ff 2e2c                      	MOV UNITMES, R28
000500 e0c1                      	LDI R28, 1
000501 2e3c                      	MOV DECMES, R28
000502 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITMES_2:
000504 e0c0                      	LDI R28, 0
000505 122c                      	CPSE UNITMES, R28
000506 940c 050d                 	JMP ISR_DEC_UNITMES_3
000508 e0c9                      	LDI R28, 9
000509 2e2c                      	MOV UNITMES, R28
00050a 943a                      	DEC DECMES
00050b 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_UNITMES_3:
00050d 942a                      	DEC UNITMES
00050e 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 //  DIAS INTERRUPCIONES INCREMENTAR
                                 //***************************************************************************
                                 ISR_INC_UNITDIA:
000510 e0c0                      	LDI R28, 0
000511 11c3                      	CPSE R28, DECMES
000512 940c 0538                 	JMP ISR_MES_1X
000514 940c 0523                 	JMP ISR_MES_0X
                                 ISR_MES_28D:
000516 e0c2                      	LDI R28, 2			; LIMITE DECENAS
000517 121c                      	CPSE DECDIA, R28
000518 940c 057d                 	JMP ISR_MES_28D_2
                                 
00051a e0c8                      	LDI R28, 8			; LIMITE UNIDADES
00051b 120c                      	CPSE UNITDIA, R28
00051c 940c 0569                 	JMP ISR_INC_UNITDIA_2
00051e e0c1                      	LDI R28, 1			; RESET
00051f 2e0c                      	MOV UNITDIA, R28
000520 2411                      	CLR DECDIA
                                 
000521 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 // SELECCIONAR MES 0X
                                 //***************************************************************************
                                 ISR_MES_0X:
000523 2dc2                      	MOV R28, UNITMES
000524 30c1                      	CPI R28, 1
000525 f0d9                      	BREQ ISR_MES_31D
000526 30c2                      	CPI R28, 2
000527 f371                      	BREQ ISR_MES_28D
000528 30c3                      	CPI R28, 3
000529 f0b9                      	BREQ ISR_MES_31D
00052a 30c4                      	CPI R28, 4
00052b f111                      	BREQ ISR_MES_30D
00052c 30c5                      	CPI R28, 5
00052d f099                      	BREQ ISR_MES_31D
00052e 30c6                      	CPI R28, 6
00052f f0f1                      	BREQ ISR_MES_30D
000530 30c7                      	CPI R28, 7
000531 f079                      	BREQ ISR_MES_31D
000532 30c8                      	CPI R28, 8
000533 f069                      	BREQ ISR_MES_31D
000534 30c9                      	CPI R28, 9
000535 f0c1                      	BREQ ISR_MES_30D
000536 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_MES_1X:
000538 2dc2                      	MOV R28, UNITMES
000539 30c0                      	CPI R28, 0
00053a f031                      	BREQ ISR_MES_31D
00053b 30c1                      	CPI R28, 1
00053c f089                      	BREQ ISR_MES_30D
00053d 30c2                      	CPI R28, 2
00053e f011                      	BREQ ISR_MES_31D
00053f 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_MES_31D:
000541 e0c3                      	LDI R28, 3			; LIMITE DECENAS
000542 121c                      	CPSE DECDIA, R28
000543 940c 055b                 	JMP ISR_MES_31D_2
                                 
000545 e0c1                      	LDI R28, 1			; LIMITE UNIDADES
000546 120c                      	CPSE UNITDIA, R28
000547 940c 0569                 	JMP ISR_INC_UNITDIA_2
000549 e0c1                      	LDI R28, 1			; RESET
00054a 2e0c                      	MOV UNITDIA, R28
00054b 2411                      	CLR DECDIA
00054c 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_MES_30D:
00054e e0c3                      	LDI R28, 3			; LIMITE DECENAS
00054f 121c                      	CPSE DECDIA, R28
000550 940c 056f                 	JMP ISR_MES_30D_2
                                 
000552 e0c0                      	LDI R28, 0			; LIMITE UNIDADES
000553 120c                      	CPSE UNITDIA, R28	
000554 940c 0569                 	JMP ISR_INC_UNITDIA_2
000556 e0c1                      	LDI R28, 1			; RESET
000557 2e0c                      	MOV UNITDIA, R28
000558 2411                      	CLR DECDIA
000559 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 ISR_MES_31D_2:
                                 ;CONTINUIDAD DE DIAS 
00055b e0c9                      	LDI R28, 9
00055c 120c                      	CPSE UNITDIA, R28
00055d 940c 0569                 	JMP ISR_INC_UNITDIA_2
00055f 2400                      	CLR UNITDIA
                                 ; LIMITE MES
000560 e0c3                      	LDI R28, 3
000561 121c                      	CPSE DECDIA, R28
000562 940c 056c                 	JMP ISR_INC_DECDIA
000564 2411                      	CLR DECDIA			; RESET
000565 e0c1                      	LDI R28, 1
000566 2e0c                      	MOV UNITDIA, R28
                                 
000567 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_UNITDIA_2:
000569 9403                      	INC UNITDIA
00056a 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_INC_DECDIA:
00056c 9413                      	INC DECDIA
00056d 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_MES_30D_2:
                                 ;CONTINUIDAD DE DIAS
00056f e0c9                      	LDI R28, 9
000570 120c                      	CPSE UNITDIA, R28
000571 940c 0569                 	JMP ISR_INC_UNITDIA_2
000573 2400                      	CLR UNITDIA
                                 ; LIMITE MES
000574 e0c3                      	LDI R28, 3
000575 121c                      	CPSE DECDIA, R28
000576 940c 056c                 	JMP ISR_INC_DECDIA
000578 2411                      	CLR DECDIA			; RESET
000579 e0c1                      	LDI R28, 1
00057a 2e0c                      	MOV UNITDIA, R28
00057b 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_MES_28D_2:
                                 ;CONTINUIDAD DE DIAS
00057d e0c9                      	LDI R28, 9
00057e 120c                      	CPSE UNITDIA, R28
00057f 940c 0569                 	JMP ISR_INC_UNITDIA_2
000581 2400                      	CLR UNITDIA
                                 ; LIMITE MES
000582 e0c2                      	LDI R28, 2
000583 121c                      	CPSE DECDIA, R28
000584 940c 056c                 	JMP ISR_INC_DECDIA
000586 2411                      	CLR DECDIA			; RESET
000587 e0c1                      	LDI R28, 1			
000588 2e0c                      	MOV UNITDIA, R28
000589 940c 022c                 	JMP ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 //  DIAS INTERRUPCIONES DECREMENTAR
                                 //***************************************************************************
                                 ISR_DEC_DIA:
00058b e0c0                      	LDI R28, 0
00058c 11c3                      	CPSE R28, DECMES
00058d 940c 05c0                 	JMP ISR_DEC_MES_1X
00058f 940c 05ab                 	JMP ISR_DEC_MES_0X
                                 //***************************************************************************
                                 ISR_DEC_MES_28D:
000591 e0c0                      	LDI R28, 0						; LIMITE DECDIA
000592 11c1                      	CPSE R28, DECDIA
000593 940c 05a2                 	JMP ISR_DECREMENTAR_28D_2
000595 e0c1                      	LDI R28, 1						; LIMITE UNITDIA
000596 11c0                      	CPSE R28, UNITDIA
000597 940c 059f                 	JMP ISR_DECREMENTAR_28D
000599 e0c8                      	LDI R28, 8						; RESET
00059a 2e0c                      	MOV UNITDIA, R28
00059b e0c2                      	LDI R28, 2
00059c 2e1c                      	MOV DECDIA, R28
00059d 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DECREMENTAR_28D:
00059f 940a                      	DEC UNITDIA
0005a0 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DECREMENTAR_28D_2:
0005a2 e0c0                      	LDI R28, 0
0005a3 120c                      	CPSE UNITDIA, R28
0005a4 940c 059f                 	JMP ISR_DECREMENTAR_28D 
0005a6 e0c9                      	LDI R28, 9
0005a7 2e0c                      	MOV UNITDIA, R28
0005a8 941a                      	DEC DECDIA
0005a9 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 // SELECCIONAR MES 0X
                                 //***************************************************************************
                                 ISR_DEC_MES_0X:
0005ab 2dc2                      	MOV R28, UNITMES
0005ac 30c1                      	CPI R28, 1
0005ad f0d9                      	BREQ ISR_DEC_MES_31D
0005ae 30c2                      	CPI R28, 2
0005af f309                      	BREQ ISR_DEC_MES_28D
0005b0 30c3                      	CPI R28, 3
0005b1 f0b9                      	BREQ ISR_DEC_MES_31D
0005b2 30c4                      	CPI R28, 4
0005b3 f179                      	BREQ ISR_DEC_MES_30D
0005b4 30c5                      	CPI R28, 5
0005b5 f099                      	BREQ ISR_DEC_MES_31D
0005b6 30c6                      	CPI R28, 6
0005b7 f159                      	BREQ ISR_DEC_MES_30D
0005b8 30c7                      	CPI R28, 7
0005b9 f079                      	BREQ ISR_DEC_MES_31D
0005ba 30c8                      	CPI R28, 8
0005bb f069                      	BREQ ISR_DEC_MES_31D
0005bc 30c9                      	CPI R28, 9
0005bd f129                      	BREQ ISR_DEC_MES_30D
0005be 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DEC_MES_1X:
0005c0 2dc2                      	MOV R28, UNITMES
0005c1 30c0                      	CPI R28, 0
0005c2 f031                      	BREQ ISR_DEC_MES_31D
0005c3 30c1                      	CPI R28, 1
0005c4 f0f1                      	BREQ ISR_DEC_MES_30D
0005c5 30c2                      	CPI R28, 2
0005c6 f011                      	BREQ ISR_DEC_MES_31D
0005c7 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_DEC_MES_31D:
0005c9 e0c0                      	LDI R28, 0						; LIMITE DECDIA
0005ca 11c1                      	CPSE R28, DECDIA
0005cb 940c 05da                 	JMP ISR_DECREMENTAR_31D_2
0005cd e0c1                      	LDI R28, 1						; LIMITE UNITDIA
0005ce 11c0                      	CPSE R28, UNITDIA
0005cf 940c 05d7                 	JMP ISR_DECREMENTAR_31D
0005d1 e0c1                      	LDI R28, 1						; RESET
0005d2 2e0c                      	MOV UNITDIA, R28
0005d3 e0c3                      	LDI R28, 3
0005d4 2e1c                      	MOV DECDIA, R28
0005d5 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DECREMENTAR_31D:
0005d7 940a                      	DEC UNITDIA
0005d8 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DECREMENTAR_31D_2:
0005da e0c0                      	LDI R28, 0
0005db 120c                      	CPSE UNITDIA, R28
0005dc 940c 05d7                 	JMP ISR_DECREMENTAR_31D 
0005de e0c9                      	LDI R28, 9
0005df 2e0c                      	MOV UNITDIA, R28
0005e0 941a                      	DEC DECDIA
0005e1 940c 022c                 	JMP ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_DEC_MES_30D:
0005e3 e0c0                      	LDI R28, 0						; LIMITE DECDIA
0005e4 11c1                      	CPSE R28, DECDIA
0005e5 940c 05f4                 	JMP ISR_DECREMENTAR_30D_2
0005e7 e0c1                      	LDI R28, 1						; LIMITE UNITDIA
0005e8 11c0                      	CPSE R28, UNITDIA
0005e9 940c 05f1                 	JMP ISR_DECREMENTAR_30D
0005eb e0c0                      	LDI R28, 0						; RESET
0005ec 2e0c                      	MOV UNITDIA, R28
0005ed e0c3                      	LDI R28, 3
0005ee 2e1c                      	MOV DECDIA, R28
0005ef 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DECREMENTAR_30D:
0005f1 940a                      	DEC UNITDIA
0005f2 940c 022c                 	JMP ISR_POP_PCINT0
                                 ISR_DECREMENTAR_30D_2:
0005f4 e0c0                      	LDI R28, 0
0005f5 120c                      	CPSE UNITDIA, R28
0005f6 940c 05f1                 	JMP ISR_DECREMENTAR_30D 
0005f8 e0c9                      	LDI R28, 9
0005f9 2e0c                      	MOV UNITDIA, R28
0005fa 941a                      	DEC DECDIA
0005fb 940c 022c                 	JMP ISR_POP_PCINT0
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  14 r0 :  49 r1 :  37 r2 :  24 r3 :  15 r4 :   9 
r5 :   9 r6 :  13 r7 :   9 r8 :   9 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  82 r17:   4 r18:   4 r19:   4 r20:  50 
r21:   5 r22:   4 r23:  12 r24:  12 r25:  18 r26:  14 r27:  81 r28: 276 
r29:   6 r30:  28 r31:  14 
Registers used: 26 out of 35 (74.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  14 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  36 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  52 cbi   : 202 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  52 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  38 cpse  :  78 dec   :  16 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  31 inc   :  23 jmp   : 202 
ld    :   0 ldd   :   0 ldi   : 190 lds   :   0 lpm   :  28 lsl   :   0 
lsr   :   0 mov   :  61 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  21 pop   :   2 
push  :   2 rcall :   0 ret   :  20 reti  :   2 rjmp  :  40 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  51 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  15 sbrs  :  75 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   3 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000bfa   3000     10   3010   32768   9.2%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
