static const ARMCPRegInfo cp_reginfo[] = {<BR>&nbsp;&nbsp;&nbsp; /* Define the secure and non-secure FCSE identifier CP registers<BR>&nbsp;&nbsp;&nbsp;&nbsp; * separately because there is no secure bank in V8 (no _EL3).&nbsp; This allows<BR>&nbsp;&nbsp;&nbsp;&nbsp; * the secure register to be properly reset and migrated. There is also no<BR>&nbsp;&nbsp;&nbsp;&nbsp; * v8 EL1 version of the register so the non-secure instance stands alone.<BR>&nbsp;&nbsp;&nbsp;&nbsp; */<BR>&nbsp;&nbsp;&nbsp; { .name = "FCSEIDR(NS)",<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .cp = 15, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .secure = ARM_CP_SECSTATE_NS,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .fieldoffset = offsetof(CPUARMState, cp15.fcseidr_ns),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0, .writefn = fcse_write, .raw_writefn = raw_write, },<BR>&nbsp;&nbsp;&nbsp; { .name = "FCSEIDR(S)",<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .cp = 15, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .secure = ARM_CP_SECSTATE_S,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .fieldoffset = offsetof(CPUARMState, cp15.fcseidr_s),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0, .writefn = fcse_write, .raw_writefn = raw_write, },<BR>&nbsp;&nbsp;&nbsp; /* Define the secure and non-secure context identifier CP registers<BR>&nbsp;&nbsp;&nbsp;&nbsp; * separately because there is no secure bank in V8 (no _EL3).&nbsp; This allows<BR>&nbsp;&nbsp;&nbsp;&nbsp; * the secure register to be properly reset and migrated.&nbsp; In the<BR>&nbsp;&nbsp;&nbsp;&nbsp; * non-secure case, the 32-bit register will have reset and migration<BR>&nbsp;&nbsp;&nbsp;&nbsp; * disabled during registration as it is handled by the 64-bit instance.<BR>&nbsp;&nbsp;&nbsp;&nbsp; */<BR>&nbsp;&nbsp;&nbsp; { .name = "CONTEXTIDR_EL1", .state = ARM_CP_STATE_BOTH,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc0 = 3, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .secure = ARM_CP_SECSTATE_NS,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .fieldoffset = offsetof(CPUARMState, cp15.contextidr_el[1]),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0, .writefn = contextidr_write, .raw_writefn = raw_write, },<BR>&nbsp;&nbsp;&nbsp; { .name = "CONTEXTIDR(S)", .state = ARM_CP_STATE_AA32,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .cp = 15, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .secure = ARM_CP_SECSTATE_S,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .fieldoffset = offsetof(CPUARMState, cp15.contextidr_s),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0, .writefn = contextidr_write, .raw_writefn = raw_write, },<BR>&nbsp;&nbsp;&nbsp; REGINFO_SENTINEL<BR>};