Command: vcs -cpp -cc -LDFLAGS -Wl,--no-as-needed -full64 -debug_acc+all -sverilog \
-nc -l comp_log +v2k -kdb +lint=TFIPC-L +lint=PCWM -f /home/ubuntu/ICdesign/base/uart/sim/../tb/filelist.f \
-f /home/ubuntu/ICdesign/base/uart/sim/../rtl/filelist.f -timescale=1ns/1ps +notimingcheck \
+nospecify
Parsing design file '/home/ubuntu/ICdesign/base/uart/tb/uart_tb.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/uart.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/uart_rx.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/uart_rx_ctrl.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/uart_tx.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/uart_tx_ctrl.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/gen_baudrate_bit.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/clocks/clk_mask.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/general_syncer/general_syncer.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/reset/reset_syncer.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/async_fifo.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/bin2gray.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/dual_port_mem.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/if_empty.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/if_full.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/read_ctrl.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/async_fifo/write_ctrl.v'
Parsing design file '/home/ubuntu/ICdesign/base/uart/rtl/status_ctrl.v'
Top Level Modules:
       uart_tb
TimeScale is 1 ns / 1 ps

Warning-[SIOB] Select index out of bounds
/home/ubuntu/ICdesign/base/uart/rtl/general_syncer/general_syncer.v, 70
"mid_regs[(0 - 1)]"
  The select index is out of declared bounds : [1:0].
  In module instance : u_general_syncer_r2w_i u_general_syncer_w2r_i 
  In module : general_syncer.


Warning-[SIOB] Select index out of bounds
/home/ubuntu/ICdesign/base/uart/rtl/general_syncer/general_syncer.v, 70
"mid_regs[(0 - 1)]"
  The select index is out of declared bounds : [2:0].
  In module instance : u_general_syncer_i 
  In module : general_syncer.

Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module uart_tb
recompiling module async_fifo
Both modules done.
make[1]: Entering directory '/home/ubuntu/ICdesign/base/uart/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
cc  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/ubuntu/tools/synopsys/vcs_mx_vO-2018.09-SP2/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/home/ubuntu/tools/synopsys/vcs_mx_vO-2018.09-SP2/vcs-mx/O-2018.09-SP2/linux64/lib \
objs/amcQw_d.o   _3284_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/ubuntu/tools/synopsys/vcs_mx_vO-2018.09-SP2/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/ubuntu/tools/synopsys/vcs_mx_vO-2018.09-SP2/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/ubuntu/tools/synopsys/verdi-2018.9-sp2/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ubuntu/ICdesign/base/uart/sim/csrc'
