{
  "module_name": "pinctrl-msm8998.c",
  "hash_id": "3d297db3c77bcb79bc73c4a7bd6dc4e6b79d1ff568b21dee0237b81e691cd010",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-msm8998.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define NORTH\t0x500000\n#define WEST\t0x100000\n#define EAST\t0x900000\n\n#define PINGROUP(id, base, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = base + 0x1000 * id,\t\\\n\t\t.io_reg = base + 0x4 + 0x1000 * id,\t\t\\\n\t\t.intr_cfg_reg = base + 0x8 + 0x1000 * id,\t\\\n\t\t.intr_status_reg = base + 0xc + 0x1000 * id,\t\\\n\t\t.intr_target_reg = base + 0x8 + 0x1000 * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,  \\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc msm8998_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"SDC2_CLK\"),\n\tPINCTRL_PIN(151, \"SDC2_CMD\"),\n\tPINCTRL_PIN(152, \"SDC2_DATA\"),\n\tPINCTRL_PIN(153, \"UFS_RESET\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\n\nstatic const unsigned int sdc2_clk_pins[] = { 150 };\nstatic const unsigned int sdc2_cmd_pins[] = { 151 };\nstatic const unsigned int sdc2_data_pins[] = { 152 };\nstatic const unsigned int ufs_reset_pins[] = { 153 };\n\nenum msm8998_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_agera_pll,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_gpsadc0,\n\tmsm_mux_atest_gpsadc1,\n\tmsm_mux_atest_tsens,\n\tmsm_mux_atest_tsens2,\n\tmsm_mux_atest_usb1,\n\tmsm_mux_atest_usb10,\n\tmsm_mux_atest_usb11,\n\tmsm_mux_atest_usb12,\n\tmsm_mux_atest_usb13,\n\tmsm_mux_audio_ref,\n\tmsm_mux_bimc_dte0,\n\tmsm_mux_bimc_dte1,\n\tmsm_mux_blsp10_spi,\n\tmsm_mux_blsp10_spi_a,\n\tmsm_mux_blsp10_spi_b,\n\tmsm_mux_blsp11_i2c,\n\tmsm_mux_blsp1_spi,\n\tmsm_mux_blsp1_spi_a,\n\tmsm_mux_blsp1_spi_b,\n\tmsm_mux_blsp2_spi,\n\tmsm_mux_blsp9_spi,\n\tmsm_mux_blsp_i2c1,\n\tmsm_mux_blsp_i2c10,\n\tmsm_mux_blsp_i2c11,\n\tmsm_mux_blsp_i2c12,\n\tmsm_mux_blsp_i2c2,\n\tmsm_mux_blsp_i2c3,\n\tmsm_mux_blsp_i2c4,\n\tmsm_mux_blsp_i2c5,\n\tmsm_mux_blsp_i2c6,\n\tmsm_mux_blsp_i2c7,\n\tmsm_mux_blsp_i2c8,\n\tmsm_mux_blsp_i2c9,\n\tmsm_mux_blsp_spi1,\n\tmsm_mux_blsp_spi10,\n\tmsm_mux_blsp_spi11,\n\tmsm_mux_blsp_spi12,\n\tmsm_mux_blsp_spi2,\n\tmsm_mux_blsp_spi3,\n\tmsm_mux_blsp_spi4,\n\tmsm_mux_blsp_spi5,\n\tmsm_mux_blsp_spi6,\n\tmsm_mux_blsp_spi7,\n\tmsm_mux_blsp_spi8,\n\tmsm_mux_blsp_spi9,\n\tmsm_mux_blsp_uart1_a,\n\tmsm_mux_blsp_uart1_b,\n\tmsm_mux_blsp_uart2_a,\n\tmsm_mux_blsp_uart2_b,\n\tmsm_mux_blsp_uart3_a,\n\tmsm_mux_blsp_uart3_b,\n\tmsm_mux_blsp_uart7_a,\n\tmsm_mux_blsp_uart7_b,\n\tmsm_mux_blsp_uart8,\n\tmsm_mux_blsp_uart8_a,\n\tmsm_mux_blsp_uart8_b,\n\tmsm_mux_blsp_uart9_a,\n\tmsm_mux_blsp_uart9_b,\n\tmsm_mux_blsp_uim1_a,\n\tmsm_mux_blsp_uim1_b,\n\tmsm_mux_blsp_uim2_a,\n\tmsm_mux_blsp_uim2_b,\n\tmsm_mux_blsp_uim3_a,\n\tmsm_mux_blsp_uim3_b,\n\tmsm_mux_blsp_uim7_a,\n\tmsm_mux_blsp_uim7_b,\n\tmsm_mux_blsp_uim8_a,\n\tmsm_mux_blsp_uim8_b,\n\tmsm_mux_blsp_uim9_a,\n\tmsm_mux_blsp_uim9_b,\n\tmsm_mux_bt_reset,\n\tmsm_mux_btfm_slimbus,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_edp_hot,\n\tmsm_mux_edp_lcd,\n\tmsm_mux_gcc_gp1_a,\n\tmsm_mux_gcc_gp1_b,\n\tmsm_mux_gcc_gp2_a,\n\tmsm_mux_gcc_gp2_b,\n\tmsm_mux_gcc_gp3_a,\n\tmsm_mux_gcc_gp3_b,\n\tmsm_mux_gpio,\n\tmsm_mux_hdmi_cec,\n\tmsm_mux_hdmi_ddc,\n\tmsm_mux_hdmi_hot,\n\tmsm_mux_hdmi_rcv,\n\tmsm_mux_isense_dbg,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_lpass_slimbus,\n\tmsm_mux_m_voc,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync0,\n\tmsm_mux_mdp_vsync1,\n\tmsm_mux_mdp_vsync2,\n\tmsm_mux_mdp_vsync3,\n\tmsm_mux_mdp_vsync_a,\n\tmsm_mux_mdp_vsync_b,\n\tmsm_mux_modem_tsync,\n\tmsm_mux_mss_lte,\n\tmsm_mux_nav_dr,\n\tmsm_mux_nav_pps,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pci_e0,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_reset,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_pri_mi2s_ws,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pwr_crypto,\n\tmsm_mux_pwr_modem,\n\tmsm_mux_pwr_nav,\n\tmsm_mux_qdss_cti0_a,\n\tmsm_mux_qdss_cti0_b,\n\tmsm_mux_qdss_cti1_a,\n\tmsm_mux_qdss_cti1_b,\n\tmsm_mux_qdss,\n\tmsm_mux_qlink_enable,\n\tmsm_mux_qlink_request,\n\tmsm_mux_qua_mi2s,\n\tmsm_mux_sd_card,\n\tmsm_mux_sd_write,\n\tmsm_mux_sdc40,\n\tmsm_mux_sdc41,\n\tmsm_mux_sdc42,\n\tmsm_mux_sdc43,\n\tmsm_mux_sdc4_clk,\n\tmsm_mux_sdc4_cmd,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_sp_cmu,\n\tmsm_mux_spkr_i2s,\n\tmsm_mux_ssbi1,\n\tmsm_mux_ssc_irq,\n\tmsm_mux_ter_mi2s,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_tsif0,\n\tmsm_mux_tsif1,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_uim_batt,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_clkout,\n\tmsm_mux_vsense_data0,\n\tmsm_mux_vsense_data1,\n\tmsm_mux_vsense_mode,\n\tmsm_mux_wlan1_adc0,\n\tmsm_mux_wlan1_adc1,\n\tmsm_mux_wlan2_adc0,\n\tmsm_mux_wlan2_adc1,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\",\t\"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\", \"gpio149\",\n};\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const blsp_uim1_a_groups[] = {\n\t\"gpio0\", \"gpio1\",\n};\nstatic const char * const blsp_uart1_a_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio2\", \"gpio3\",\n};\nstatic const char * const blsp_spi8_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_uart8_a_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_uim8_a_groups[] = {\n\t\"gpio4\", \"gpio5\",\n};\nstatic const char * const qdss_cti0_b_groups[] = {\n\t\"gpio4\", \"gpio5\",\n};\nstatic const char * const blsp_i2c8_groups[] = {\n\t\"gpio6\", \"gpio7\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio7\", \"gpio8\", \"gpio9\", \"gpio10\",\n};\nstatic const char * const atest_tsens2_groups[] = {\n\t\"gpio7\",\n};\nstatic const char * const atest_usb1_groups[] = {\n\t\"gpio7\",\n};\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const blsp_uart1_b_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const blsp_uim1_b_groups[] = {\n\t\"gpio8\", \"gpio9\",\n};\nstatic const char * const wlan1_adc1_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const atest_usb13_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const bimc_dte1_groups[] = {\n\t\"gpio8\", \"gpio10\",\n};\nstatic const char * const wlan1_adc0_groups[] = {\n\t\"gpio9\",\n};\nstatic const char * const atest_usb12_groups[] = {\n\t\"gpio9\",\n};\nstatic const char * const bimc_dte0_groups[] = {\n\t\"gpio9\", \"gpio11\",\n};\nstatic const char * const mdp_vsync_a_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const blsp_i2c4_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const atest_gpsadc1_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const wlan2_adc1_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const atest_usb11_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const edp_lcd_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const atest_gpsadc0_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const wlan2_adc0_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const atest_usb10_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const qdss_groups[] = {\n\t\"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio41\", \"gpio42\", \"gpio43\",\n\t\"gpio44\", \"gpio75\", \"gpio76\", \"gpio77\", \"gpio79\", \"gpio80\", \"gpio93\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio89\", \"gpio91\", \"gpio92\", \"gpio96\", \"gpio114\", \"gpio115\",\n\t\"gpio116\", \"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\",\n\t\"gpio122\", \"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n};\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const blsp2_spi_groups[] = {\n\t\"gpio25\", \"gpio29\", \"gpio30\",\n};\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const vsense_data0_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const vsense_data1_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const blsp1_spi_b_groups[] = {\n\t\"gpio23\", \"gpio28\",\n};\nstatic const char * const vsense_mode_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\",\n};\nstatic const char * const blsp1_spi_a_groups[] = {\n\t\"gpio24\", \"gpio27\",\n};\nstatic const char * const vsense_clkout_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const hdmi_rcv_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const hdmi_cec_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\",\n};\nstatic const char * const blsp_uart2_a_groups[] = {\n\t\"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\",\n};\nstatic const char * const blsp_uim2_a_groups[] = {\n\t\"gpio31\", \"gpio34\",\n};\nstatic const char * const pwr_modem_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const hdmi_ddc_groups[] = {\n\t\"gpio32\", \"gpio33\",\n};\nstatic const char * const blsp_i2c2_groups[] = {\n\t\"gpio32\", \"gpio33\",\n};\nstatic const char * const pwr_nav_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const pwr_crypto_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const hdmi_hot_groups[] = {\n\t\"gpio34\",\n};\nstatic const char * const edp_hot_groups[] = {\n\t\"gpio34\",\n};\nstatic const char * const pci_e0_groups[] = {\n\t\"gpio35\", \"gpio36\", \"gpio37\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const agera_pll_groups[] = {\n\t\"gpio36\", \"gpio37\",\n};\nstatic const char * const atest_tsens_groups[] = {\n\t\"gpio36\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio38\",\n};\nstatic const char * const lpass_slimbus_groups[] = {\n\t\"gpio39\", \"gpio70\", \"gpio71\", \"gpio72\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio40\",\n};\nstatic const char * const blsp_spi6_groups[] = {\n\t\"gpio41\", \"gpio42\", \"gpio43\", \"gpio44\",\n};\nstatic const char * const blsp_uart3_b_groups[] = {\n\t\"gpio41\", \"gpio42\", \"gpio43\", \"gpio44\",\n};\nstatic const char * const blsp_uim3_b_groups[] = {\n\t\"gpio41\", \"gpio42\",\n};\nstatic const char * const blsp_i2c6_groups[] = {\n\t\"gpio43\", \"gpio44\",\n};\nstatic const char * const bt_reset_groups[] = {\n\t\"gpio45\",\n};\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\",\n};\nstatic const char * const blsp_uart3_a_groups[] = {\n\t\"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\",\n};\nstatic const char * const blsp_uim3_a_groups[] = {\n\t\"gpio45\", \"gpio46\",\n};\nstatic const char * const blsp_i2c3_groups[] = {\n\t\"gpio47\", \"gpio48\",\n};\nstatic const char * const blsp_spi9_groups[] = {\n\t\"gpio49\", \"gpio50\", \"gpio51\", \"gpio52\",\n};\nstatic const char * const blsp_uart9_a_groups[] = {\n\t\"gpio49\", \"gpio50\", \"gpio51\", \"gpio52\",\n};\nstatic const char * const blsp_uim9_a_groups[] = {\n\t\"gpio49\", \"gpio50\",\n};\nstatic const char * const blsp10_spi_b_groups[] = {\n\t\"gpio49\", \"gpio50\",\n};\nstatic const char * const qdss_cti0_a_groups[] = {\n\t\"gpio49\", \"gpio50\",\n};\nstatic const char * const blsp_i2c9_groups[] = {\n\t\"gpio51\", \"gpio52\",\n};\nstatic const char * const blsp10_spi_a_groups[] = {\n\t\"gpio51\", \"gpio52\",\n};\nstatic const char * const blsp_spi7_groups[] = {\n\t\"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n};\nstatic const char * const blsp_uart7_a_groups[] = {\n\t\"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n};\nstatic const char * const blsp_uim7_a_groups[] = {\n\t\"gpio53\", \"gpio54\",\n};\nstatic const char * const blsp_i2c7_groups[] = {\n\t\"gpio55\", \"gpio56\",\n};\nstatic const char * const qua_mi2s_groups[] = {\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n};\nstatic const char * const blsp10_spi_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const gcc_gp1_a_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const ssc_irq_groups[] = {\n\t\"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\", \"gpio78\",\n\t\"gpio79\", \"gpio80\", \"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\",\n\t\"gpio121\", \"gpio122\", \"gpio123\", \"gpio124\", \"gpio125\",\n};\nstatic const char * const blsp_spi11_groups[] = {\n\t\"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\",\n};\nstatic const char * const blsp_uart8_b_groups[] = {\n\t\"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\",\n};\nstatic const char * const blsp_uim8_b_groups[] = {\n\t\"gpio58\", \"gpio59\",\n};\nstatic const char * const gcc_gp2_a_groups[] = {\n\t\"gpio58\",\n};\nstatic const char * const qdss_cti1_a_groups[] = {\n\t\"gpio58\", \"gpio59\",\n};\nstatic const char * const gcc_gp3_a_groups[] = {\n\t\"gpio59\",\n};\nstatic const char * const blsp_i2c11_groups[] = {\n\t\"gpio60\", \"gpio61\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio60\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio64\", \"gpio65\", \"gpio67\", \"gpio68\",\n};\nstatic const char * const sp_cmu_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const blsp_spi10_groups[] = {\n\t\"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\",\n};\nstatic const char * const blsp_uart7_b_groups[] = {\n\t\"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\",\n};\nstatic const char * const blsp_uim7_b_groups[] = {\n\t\"gpio65\", \"gpio66\",\n};\nstatic const char * const pri_mi2s_ws_groups[] = {\n\t\"gpio66\",\n};\nstatic const char * const blsp_i2c10_groups[] = {\n\t\"gpio67\", \"gpio68\",\n};\nstatic const char * const spkr_i2s_groups[] = {\n\t\"gpio69\", \"gpio70\", \"gpio71\", \"gpio72\",\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio69\",\n};\nstatic const char * const blsp9_spi_groups[] = {\n\t\"gpio70\", \"gpio71\", \"gpio72\",\n};\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const btfm_slimbus_groups[] = {\n\t\"gpio73\", \"gpio74\",\n};\nstatic const char * const ter_mi2s_groups[] = {\n\t\"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\", \"gpio78\",\n};\nstatic const char * const gcc_gp1_b_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\",\n};\nstatic const char * const blsp_spi12_groups[] = {\n\t\"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n};\nstatic const char * const blsp_uart9_b_groups[] = {\n\t\"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n};\nstatic const char * const blsp_uim9_b_groups[] = {\n\t\"gpio81\", \"gpio82\",\n};\nstatic const char * const gcc_gp2_b_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const gcc_gp3_b_groups[] = {\n\t\"gpio82\",\n};\nstatic const char * const blsp_i2c12_groups[] = {\n\t\"gpio83\", \"gpio84\",\n};\nstatic const char * const blsp_spi5_groups[] = {\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\",\n};\nstatic const char * const blsp_uart2_b_groups[] = {\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\",\n};\nstatic const char * const blsp_uim2_b_groups[] = {\n\t\"gpio85\", \"gpio86\",\n};\nstatic const char * const blsp_i2c5_groups[] = {\n\t\"gpio87\", \"gpio88\",\n};\nstatic const char * const tsif0_groups[] = {\n\t\"gpio9\", \"gpio40\", \"gpio89\", \"gpio90\", \"gpio91\",\n};\nstatic const char * const mdp_vsync0_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const mdp_vsync1_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const mdp_vsync2_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const mdp_vsync3_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const blsp1_spi_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const qdss_cti1_b_groups[] = {\n\t\"gpio90\", \"gpio91\",\n};\nstatic const char * const sdc4_cmd_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const tsif1_groups[] = {\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\",\n};\nstatic const char * const sdc43_groups[] = {\n\t\"gpio92\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio92\",\n};\nstatic const char * const sdc4_clk_groups[] = {\n\t\"gpio93\",\n};\nstatic const char * const sdc42_groups[] = {\n\t\"gpio94\",\n};\nstatic const char * const sd_card_groups[] = {\n\t\"gpio95\",\n};\nstatic const char * const sdc41_groups[] = {\n\t\"gpio95\",\n};\nstatic const char * const sdc40_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const mdp_vsync_b_groups[] = {\n\t\"gpio97\", \"gpio98\",\n};\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio97\",\n};\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const blsp_uart8_groups[] = {\n\t\"gpio100\", \"gpio101\",\n};\nstatic const char * const blsp11_i2c_groups[] = {\n\t\"gpio102\", \"gpio103\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio102\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio105\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio106\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio107\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio108\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio109\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio110\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio111\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio112\",\n};\nstatic const char * const uim_batt_groups[] = {\n\t\"gpio113\",\n};\nstatic const char * const nav_dr_groups[] = {\n\t\"gpio115\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\",\n};\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio118\",\n};\nstatic const char * const modem_tsync_groups[] = {\n\t\"gpio128\",\n};\nstatic const char * const nav_pps_groups[] = {\n\t\"gpio128\",\n};\nstatic const char * const qlink_request_groups[] = {\n\t\"gpio130\",\n};\nstatic const char * const qlink_enable_groups[] = {\n\t\"gpio131\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio135\",\n};\nstatic const char * const ssbi1_groups[] = {\n\t\"gpio142\",\n};\nstatic const char * const isense_dbg_groups[] = {\n\t\"gpio143\",\n};\nstatic const char * const mss_lte_groups[] = {\n\t\"gpio144\", \"gpio145\",\n};\n\nstatic const struct pinfunction msm8998_functions[] = {\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(agera_pll),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_gpsadc0),\n\tMSM_PIN_FUNCTION(atest_gpsadc1),\n\tMSM_PIN_FUNCTION(atest_tsens),\n\tMSM_PIN_FUNCTION(atest_tsens2),\n\tMSM_PIN_FUNCTION(atest_usb1),\n\tMSM_PIN_FUNCTION(atest_usb10),\n\tMSM_PIN_FUNCTION(atest_usb11),\n\tMSM_PIN_FUNCTION(atest_usb12),\n\tMSM_PIN_FUNCTION(atest_usb13),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(bimc_dte0),\n\tMSM_PIN_FUNCTION(bimc_dte1),\n\tMSM_PIN_FUNCTION(blsp10_spi),\n\tMSM_PIN_FUNCTION(blsp10_spi_a),\n\tMSM_PIN_FUNCTION(blsp10_spi_b),\n\tMSM_PIN_FUNCTION(blsp11_i2c),\n\tMSM_PIN_FUNCTION(blsp1_spi),\n\tMSM_PIN_FUNCTION(blsp1_spi_a),\n\tMSM_PIN_FUNCTION(blsp1_spi_b),\n\tMSM_PIN_FUNCTION(blsp2_spi),\n\tMSM_PIN_FUNCTION(blsp9_spi),\n\tMSM_PIN_FUNCTION(blsp_i2c1),\n\tMSM_PIN_FUNCTION(blsp_i2c2),\n\tMSM_PIN_FUNCTION(blsp_i2c3),\n\tMSM_PIN_FUNCTION(blsp_i2c4),\n\tMSM_PIN_FUNCTION(blsp_i2c5),\n\tMSM_PIN_FUNCTION(blsp_i2c6),\n\tMSM_PIN_FUNCTION(blsp_i2c7),\n\tMSM_PIN_FUNCTION(blsp_i2c8),\n\tMSM_PIN_FUNCTION(blsp_i2c9),\n\tMSM_PIN_FUNCTION(blsp_i2c10),\n\tMSM_PIN_FUNCTION(blsp_i2c11),\n\tMSM_PIN_FUNCTION(blsp_i2c12),\n\tMSM_PIN_FUNCTION(blsp_spi1),\n\tMSM_PIN_FUNCTION(blsp_spi2),\n\tMSM_PIN_FUNCTION(blsp_spi3),\n\tMSM_PIN_FUNCTION(blsp_spi4),\n\tMSM_PIN_FUNCTION(blsp_spi5),\n\tMSM_PIN_FUNCTION(blsp_spi6),\n\tMSM_PIN_FUNCTION(blsp_spi7),\n\tMSM_PIN_FUNCTION(blsp_spi8),\n\tMSM_PIN_FUNCTION(blsp_spi9),\n\tMSM_PIN_FUNCTION(blsp_spi10),\n\tMSM_PIN_FUNCTION(blsp_spi11),\n\tMSM_PIN_FUNCTION(blsp_spi12),\n\tMSM_PIN_FUNCTION(blsp_uart1_a),\n\tMSM_PIN_FUNCTION(blsp_uart1_b),\n\tMSM_PIN_FUNCTION(blsp_uart2_a),\n\tMSM_PIN_FUNCTION(blsp_uart2_b),\n\tMSM_PIN_FUNCTION(blsp_uart3_a),\n\tMSM_PIN_FUNCTION(blsp_uart3_b),\n\tMSM_PIN_FUNCTION(blsp_uart7_a),\n\tMSM_PIN_FUNCTION(blsp_uart7_b),\n\tMSM_PIN_FUNCTION(blsp_uart8),\n\tMSM_PIN_FUNCTION(blsp_uart8_a),\n\tMSM_PIN_FUNCTION(blsp_uart8_b),\n\tMSM_PIN_FUNCTION(blsp_uart9_a),\n\tMSM_PIN_FUNCTION(blsp_uart9_b),\n\tMSM_PIN_FUNCTION(blsp_uim1_a),\n\tMSM_PIN_FUNCTION(blsp_uim1_b),\n\tMSM_PIN_FUNCTION(blsp_uim2_a),\n\tMSM_PIN_FUNCTION(blsp_uim2_b),\n\tMSM_PIN_FUNCTION(blsp_uim3_a),\n\tMSM_PIN_FUNCTION(blsp_uim3_b),\n\tMSM_PIN_FUNCTION(blsp_uim7_a),\n\tMSM_PIN_FUNCTION(blsp_uim7_b),\n\tMSM_PIN_FUNCTION(blsp_uim8_a),\n\tMSM_PIN_FUNCTION(blsp_uim8_b),\n\tMSM_PIN_FUNCTION(blsp_uim9_a),\n\tMSM_PIN_FUNCTION(blsp_uim9_b),\n\tMSM_PIN_FUNCTION(bt_reset),\n\tMSM_PIN_FUNCTION(btfm_slimbus),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(edp_hot),\n\tMSM_PIN_FUNCTION(edp_lcd),\n\tMSM_PIN_FUNCTION(gcc_gp1_a),\n\tMSM_PIN_FUNCTION(gcc_gp1_b),\n\tMSM_PIN_FUNCTION(gcc_gp2_a),\n\tMSM_PIN_FUNCTION(gcc_gp2_b),\n\tMSM_PIN_FUNCTION(gcc_gp3_a),\n\tMSM_PIN_FUNCTION(gcc_gp3_b),\n\tMSM_PIN_FUNCTION(hdmi_cec),\n\tMSM_PIN_FUNCTION(hdmi_ddc),\n\tMSM_PIN_FUNCTION(hdmi_hot),\n\tMSM_PIN_FUNCTION(hdmi_rcv),\n\tMSM_PIN_FUNCTION(isense_dbg),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(lpass_slimbus),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync0),\n\tMSM_PIN_FUNCTION(mdp_vsync1),\n\tMSM_PIN_FUNCTION(mdp_vsync2),\n\tMSM_PIN_FUNCTION(mdp_vsync3),\n\tMSM_PIN_FUNCTION(mdp_vsync_a),\n\tMSM_PIN_FUNCTION(mdp_vsync_b),\n\tMSM_PIN_FUNCTION(modem_tsync),\n\tMSM_PIN_FUNCTION(mss_lte),\n\tMSM_PIN_FUNCTION(nav_dr),\n\tMSM_PIN_FUNCTION(nav_pps),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pci_e0),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pwr_crypto),\n\tMSM_PIN_FUNCTION(pwr_modem),\n\tMSM_PIN_FUNCTION(pwr_nav),\n\tMSM_PIN_FUNCTION(qdss_cti0_a),\n\tMSM_PIN_FUNCTION(qdss_cti0_b),\n\tMSM_PIN_FUNCTION(qdss_cti1_a),\n\tMSM_PIN_FUNCTION(qdss_cti1_b),\n\tMSM_PIN_FUNCTION(qdss),\n\tMSM_PIN_FUNCTION(qlink_enable),\n\tMSM_PIN_FUNCTION(qlink_request),\n\tMSM_PIN_FUNCTION(qua_mi2s),\n\tMSM_PIN_FUNCTION(sd_card),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sdc40),\n\tMSM_PIN_FUNCTION(sdc41),\n\tMSM_PIN_FUNCTION(sdc42),\n\tMSM_PIN_FUNCTION(sdc43),\n\tMSM_PIN_FUNCTION(sdc4_clk),\n\tMSM_PIN_FUNCTION(sdc4_cmd),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(sp_cmu),\n\tMSM_PIN_FUNCTION(spkr_i2s),\n\tMSM_PIN_FUNCTION(ssbi1),\n\tMSM_PIN_FUNCTION(ssc_irq),\n\tMSM_PIN_FUNCTION(ter_mi2s),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(tsif0),\n\tMSM_PIN_FUNCTION(tsif1),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(uim_batt),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_clkout),\n\tMSM_PIN_FUNCTION(vsense_data0),\n\tMSM_PIN_FUNCTION(vsense_data1),\n\tMSM_PIN_FUNCTION(vsense_mode),\n\tMSM_PIN_FUNCTION(wlan1_adc0),\n\tMSM_PIN_FUNCTION(wlan1_adc1),\n\tMSM_PIN_FUNCTION(wlan2_adc0),\n\tMSM_PIN_FUNCTION(wlan2_adc1),\n};\n\nstatic const struct msm_pingroup msm8998_groups[] = {\n\tPINGROUP(0, EAST, blsp_spi1, blsp_uart1_a, blsp_uim1_a, _, _, _, _, _, _),\n\tPINGROUP(1, EAST, blsp_spi1, blsp_uart1_a, blsp_uim1_a, _, _, _, _, _, _),\n\tPINGROUP(2, EAST, blsp_spi1, blsp_uart1_a, blsp_i2c1, _, _, _, _, _, _),\n\tPINGROUP(3, EAST, blsp_spi1, blsp_uart1_a, blsp_i2c1, _, _, _, _, _, _),\n\tPINGROUP(4, WEST, blsp_spi8, blsp_uart8_a, blsp_uim8_a, _, qdss_cti0_b, _, _, _, _),\n\tPINGROUP(5, WEST, blsp_spi8, blsp_uart8_a, blsp_uim8_a, _, qdss_cti0_b, _, _, _, _),\n\tPINGROUP(6, WEST, blsp_spi8, blsp_uart8_a, blsp_i2c8, _, _, _, _, _, _),\n\tPINGROUP(7, WEST, blsp_spi8, blsp_uart8_a, blsp_i2c8, ddr_bist, _, atest_tsens2, atest_usb1, _, _),\n\tPINGROUP(8, EAST, blsp_spi4, blsp_uart1_b, blsp_uim1_b, _, ddr_bist, _, wlan1_adc1, atest_usb13, bimc_dte1),\n\tPINGROUP(9, EAST, blsp_spi4, blsp_uart1_b, blsp_uim1_b, tsif0, ddr_bist, _, wlan1_adc0, atest_usb12, bimc_dte0),\n\tPINGROUP(10, EAST, mdp_vsync_a, blsp_spi4, blsp_uart1_b, blsp_i2c4, ddr_bist, atest_gpsadc1, wlan2_adc1, atest_usb11, bimc_dte1),\n\tPINGROUP(11, EAST, mdp_vsync_a, edp_lcd, blsp_spi4, blsp_uart1_b, blsp_i2c4, dbg_out, atest_gpsadc0, wlan2_adc0, atest_usb10),\n\tPINGROUP(12, EAST, mdp_vsync, m_voc, _, _, _, _, _, _, _),\n\tPINGROUP(13, EAST, cam_mclk, pll_bypassnl, qdss, _, _, _, _, _, _),\n\tPINGROUP(14, EAST, cam_mclk, pll_reset, qdss, _, _, _, _, _, _),\n\tPINGROUP(15, EAST, cam_mclk, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(16, EAST, cam_mclk, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(17, EAST, cci_i2c, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(18, EAST, cci_i2c, phase_flag, qdss, _, _, _, _, _, _),\n\tPINGROUP(19, EAST, cci_i2c, phase_flag, qdss, _, _, _, _, _, _),\n\tPINGROUP(20, EAST, cci_i2c, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(21, EAST, cci_timer0, _, qdss, vsense_data0, _, _, _, _, _),\n\tPINGROUP(22, EAST, cci_timer1, _, qdss, vsense_data1, _, _, _, _, _),\n\tPINGROUP(23, EAST, cci_timer2, blsp1_spi_b, qdss, vsense_mode, _, _, _, _, _),\n\tPINGROUP(24, EAST, cci_timer3, cci_async, blsp1_spi_a, _, qdss, vsense_clkout, _, _, _),\n\tPINGROUP(25, EAST, cci_timer4, cci_async, blsp2_spi, _, qdss, _, _, _, _),\n\tPINGROUP(26, EAST, cci_async, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(27, EAST, blsp1_spi_a, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(28, EAST, blsp1_spi_b, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(29, EAST, blsp2_spi, _, qdss, _, _, _, _, _, _),\n\tPINGROUP(30, EAST, hdmi_rcv, blsp2_spi, qdss, _, _, _, _, _, _),\n\tPINGROUP(31, EAST, hdmi_cec, blsp_spi2, blsp_uart2_a, blsp_uim2_a, pwr_modem, _, _, _, _),\n\tPINGROUP(32, EAST, hdmi_ddc, blsp_spi2, blsp_uart2_a, blsp_i2c2, pwr_nav, _, _, _, _),\n\tPINGROUP(33, EAST, hdmi_ddc, blsp_spi2, blsp_uart2_a, blsp_i2c2, pwr_crypto, _, _, _, _),\n\tPINGROUP(34, EAST, hdmi_hot, edp_hot, blsp_spi2, blsp_uart2_a, blsp_uim2_a, _, _, _, _),\n\tPINGROUP(35, NORTH, pci_e0, jitter_bist, _, _, _, _, _, _, _),\n\tPINGROUP(36, NORTH, pci_e0, agera_pll, _, atest_tsens, _, _, _, _, _),\n\tPINGROUP(37, NORTH, agera_pll, _, _, _, _, _, _, _, _),\n\tPINGROUP(38, WEST, usb_phy, _, _, _, _, _, _, _, _),\n\tPINGROUP(39, WEST, lpass_slimbus, _, _, _, _, _, _, _, _),\n\tPINGROUP(40, EAST, sd_write, tsif0, _, _, _, _, _, _, _),\n\tPINGROUP(41, EAST, blsp_spi6, blsp_uart3_b, blsp_uim3_b, _, qdss, _, _, _, _),\n\tPINGROUP(42, EAST, blsp_spi6, blsp_uart3_b, blsp_uim3_b, _, qdss, _, _, _, _),\n\tPINGROUP(43, EAST, blsp_spi6, blsp_uart3_b, blsp_i2c6, _, qdss, _, _, _, _),\n\tPINGROUP(44, EAST, blsp_spi6, blsp_uart3_b, blsp_i2c6, _, qdss, _, _, _, _),\n\tPINGROUP(45, EAST, blsp_spi3, blsp_uart3_a, blsp_uim3_a, _, _, _, _, _, _),\n\tPINGROUP(46, EAST, blsp_spi3, blsp_uart3_a, blsp_uim3_a, _, _, _, _, _, _),\n\tPINGROUP(47, EAST, blsp_spi3, blsp_uart3_a, blsp_i2c3, _, _, _, _, _, _),\n\tPINGROUP(48, EAST, blsp_spi3, blsp_uart3_a, blsp_i2c3, _, _, _, _, _, _),\n\tPINGROUP(49, NORTH, blsp_spi9, blsp_uart9_a, blsp_uim9_a, blsp10_spi_b, qdss_cti0_a, _, _, _, _),\n\tPINGROUP(50, NORTH, blsp_spi9, blsp_uart9_a, blsp_uim9_a, blsp10_spi_b, qdss_cti0_a, _, _, _, _),\n\tPINGROUP(51, NORTH, blsp_spi9, blsp_uart9_a, blsp_i2c9, blsp10_spi_a, _, _, _, _, _),\n\tPINGROUP(52, NORTH, blsp_spi9, blsp_uart9_a, blsp_i2c9, blsp10_spi_a, _, _, _, _, _),\n\tPINGROUP(53, WEST, blsp_spi7, blsp_uart7_a, blsp_uim7_a, _, _, _, _, _, _),\n\tPINGROUP(54, WEST, blsp_spi7, blsp_uart7_a, blsp_uim7_a, _, _, _, _, _, _),\n\tPINGROUP(55, WEST, blsp_spi7, blsp_uart7_a, blsp_i2c7, _, _, _, _, _, _),\n\tPINGROUP(56, WEST, blsp_spi7, blsp_uart7_a, blsp_i2c7, _, _, _, _, _, _),\n\tPINGROUP(57, WEST, qua_mi2s, blsp10_spi, gcc_gp1_a, _, _, _, _, _, _),\n\tPINGROUP(58, WEST, qua_mi2s, blsp_spi11, blsp_uart8_b, blsp_uim8_b, gcc_gp2_a, _, qdss_cti1_a, _, _),\n\tPINGROUP(59, WEST, qua_mi2s, blsp_spi11, blsp_uart8_b, blsp_uim8_b, gcc_gp3_a, _, qdss_cti1_a, _, _),\n\tPINGROUP(60, WEST, qua_mi2s, blsp_spi11, blsp_uart8_b, blsp_i2c11, cri_trng0, _, _, _, _),\n\tPINGROUP(61, WEST, qua_mi2s, blsp_spi11, blsp_uart8_b, blsp_i2c11, cri_trng1, _, _, _, _),\n\tPINGROUP(62, WEST, qua_mi2s, cri_trng, _, _, _, _, _, _, _),\n\tPINGROUP(63, WEST, qua_mi2s, _, _, _, _, _, _, _, _),\n\tPINGROUP(64, WEST, pri_mi2s, sp_cmu, _, _, _, _, _, _, _),\n\tPINGROUP(65, WEST, pri_mi2s, blsp_spi10, blsp_uart7_b, blsp_uim7_b, _, _, _, _, _),\n\tPINGROUP(66, WEST, pri_mi2s_ws, blsp_spi10, blsp_uart7_b, blsp_uim7_b, _, _, _, _, _),\n\tPINGROUP(67, WEST, pri_mi2s, blsp_spi10, blsp_uart7_b, blsp_i2c10, _, _, _, _, _),\n\tPINGROUP(68, WEST, pri_mi2s, blsp_spi10, blsp_uart7_b, blsp_i2c10, _, _, _, _, _),\n\tPINGROUP(69, WEST, spkr_i2s, audio_ref, _, _, _, _, _, _, _),\n\tPINGROUP(70, WEST, lpass_slimbus, spkr_i2s, blsp9_spi, _, _, _, _, _, _),\n\tPINGROUP(71, WEST, lpass_slimbus, spkr_i2s, blsp9_spi, tsense_pwm1, tsense_pwm2, _, _, _, _),\n\tPINGROUP(72, WEST, lpass_slimbus, spkr_i2s, blsp9_spi, _, _, _, _, _, _),\n\tPINGROUP(73, WEST, btfm_slimbus, phase_flag, _, _, _, _, _, _, _),\n\tPINGROUP(74, WEST, btfm_slimbus, ter_mi2s, phase_flag, _, _, _, _, _, _),\n\tPINGROUP(75, WEST, ter_mi2s, phase_flag, qdss, _, _, _, _, _, _),\n\tPINGROUP(76, WEST, ter_mi2s, phase_flag, qdss, _, _, _, _, _, _),\n\tPINGROUP(77, WEST, ter_mi2s, phase_flag, qdss, _, _, _, _, _, _),\n\tPINGROUP(78, WEST, ter_mi2s, gcc_gp1_b, _, _, _, _, _, _, _),\n\tPINGROUP(79, WEST, sec_mi2s, _, qdss, _, _, _, _, _, _),\n\tPINGROUP(80, WEST, sec_mi2s, _, qdss, _, _, _, _, _, _),\n\tPINGROUP(81, WEST, sec_mi2s, blsp_spi12, blsp_uart9_b, blsp_uim9_b, gcc_gp2_b, _, _, _, _),\n\tPINGROUP(82, WEST, sec_mi2s, blsp_spi12, blsp_uart9_b, blsp_uim9_b, gcc_gp3_b, _, _, _, _),\n\tPINGROUP(83, WEST, sec_mi2s, blsp_spi12, blsp_uart9_b, blsp_i2c12, _, _, _, _, _),\n\tPINGROUP(84, WEST, blsp_spi12, blsp_uart9_b, blsp_i2c12, _, _, _, _, _, _),\n\tPINGROUP(85, EAST, blsp_spi5, blsp_uart2_b, blsp_uim2_b, _, _, _, _, _, _),\n\tPINGROUP(86, EAST, blsp_spi5, blsp_uart2_b, blsp_uim2_b, _, _, _, _, _, _),\n\tPINGROUP(87, EAST, blsp_spi5, blsp_uart2_b, blsp_i2c5, _, _, _, _, _, _),\n\tPINGROUP(88, EAST, blsp_spi5, blsp_uart2_b, blsp_i2c5, _, _, _, _, _, _),\n\tPINGROUP(89, EAST, tsif0, phase_flag, _, _, _, _, _, _, _),\n\tPINGROUP(90, EAST, tsif0, mdp_vsync0, mdp_vsync1, mdp_vsync2, mdp_vsync3, blsp1_spi, tgu_ch0, qdss_cti1_b, _),\n\tPINGROUP(91, EAST, tsif0, sdc4_cmd, tgu_ch1, phase_flag, qdss_cti1_b, _, _, _, _),\n\tPINGROUP(92, EAST, tsif1, sdc43, vfr_1, phase_flag, _, _, _, _, _),\n\tPINGROUP(93, EAST, tsif1, sdc4_clk, _, qdss, _, _, _, _, _),\n\tPINGROUP(94, EAST, tsif1, sdc42, _, _, _, _, _, _, _),\n\tPINGROUP(95, EAST, tsif1, sdc41, _, _, _, _, _, _, _),\n\tPINGROUP(96, EAST, tsif1, sdc40, phase_flag, _, _, _, _, _, _),\n\tPINGROUP(97, WEST, _, mdp_vsync_b, ldo_en, _, _, _, _, _, _),\n\tPINGROUP(98, WEST, _, mdp_vsync_b, ldo_update, _, _, _, _, _, _),\n\tPINGROUP(99, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(100, WEST, _, _, blsp_uart8, _, _, _, _, _, _),\n\tPINGROUP(101, WEST, _, blsp_uart8, _, _, _, _, _, _, _),\n\tPINGROUP(102, WEST, _, blsp11_i2c, prng_rosc, _, _, _, _, _, _),\n\tPINGROUP(103, WEST, _, blsp11_i2c, phase_flag, _, _, _, _, _, _),\n\tPINGROUP(104, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(105, NORTH, uim2_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(106, NORTH, uim2_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(107, NORTH, uim2_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(108, NORTH, uim2_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(109, NORTH, uim1_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(110, NORTH, uim1_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(111, NORTH, uim1_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(112, NORTH, uim1_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(113, NORTH, uim_batt, _, _, _, _, _, _, _, _),\n\tPINGROUP(114, WEST, _, _, phase_flag, _, _, _, _, _, _),\n\tPINGROUP(115, WEST, _, nav_dr, phase_flag, _, _, _, _, _, _),\n\tPINGROUP(116, WEST, phase_flag, _, _, _, _, _, _, _, _),\n\tPINGROUP(117, EAST, phase_flag, qdss, atest_char, _, _, _, _, _, _),\n\tPINGROUP(118, EAST, adsp_ext, phase_flag, qdss, atest_char, _, _, _, _, _),\n\tPINGROUP(119, EAST, phase_flag, qdss, atest_char, _, _, _, _, _, _),\n\tPINGROUP(120, EAST, phase_flag, qdss, atest_char, _, _, _, _, _, _),\n\tPINGROUP(121, EAST, phase_flag, qdss, atest_char, _, _, _, _, _, _),\n\tPINGROUP(122, EAST, phase_flag, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(123, EAST, phase_flag, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(124, EAST, phase_flag, qdss, _, _, _, _, _, _, _),\n\tPINGROUP(125, EAST, phase_flag, _, _, _, _, _, _, _, _),\n\tPINGROUP(126, EAST, phase_flag, _, _, _, _, _, _, _, _),\n\tPINGROUP(127, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(128, WEST, modem_tsync, nav_pps, phase_flag, _, _, _, _, _, _),\n\tPINGROUP(129, WEST, phase_flag, _, _, _, _, _, _, _, _),\n\tPINGROUP(130, NORTH, qlink_request, phase_flag, _, _, _, _, _, _, _),\n\tPINGROUP(131, NORTH, qlink_enable, phase_flag, _, _, _, _, _, _, _),\n\tPINGROUP(132, WEST, _, phase_flag, _, _, _, _, _, _, _),\n\tPINGROUP(133, WEST, phase_flag, _, _, _, _, _, _, _, _),\n\tPINGROUP(134, WEST, phase_flag, _, _, _, _, _, _, _, _),\n\tPINGROUP(135, WEST, _, pa_indicator, _, _, _, _, _, _, _),\n\tPINGROUP(136, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(137, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(138, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(139, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(140, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(141, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(142, WEST, _, ssbi1, _, _, _, _, _, _, _),\n\tPINGROUP(143, WEST, isense_dbg, _, _, _, _, _, _, _, _),\n\tPINGROUP(144, WEST, mss_lte, _, _, _, _, _, _, _, _),\n\tPINGROUP(145, WEST, mss_lte, _, _, _, _, _, _, _, _),\n\tPINGROUP(146, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(147, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(148, WEST, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(149, WEST, _, _, _, _, _, _, _, _, _),\n\tSDC_QDSD_PINGROUP(sdc2_clk, 0x999000, 14, 6),\n\tSDC_QDSD_PINGROUP(sdc2_cmd, 0x999000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc2_data, 0x999000, 9, 0),\n\tUFS_RESET(ufs_reset, 0x19d000),\n};\n\nstatic const struct msm_gpio_wakeirq_map msm8998_mpm_map[] = {\n\t{ 1, 3 }, { 5, 4 }, { 9, 5 }, { 11, 6 }, { 22, 8 }, { 24, 9 }, { 26, 10 },\n\t{ 34, 11 }, { 36, 12 }, { 37, 13 }, { 38, 14 }, { 40, 15 }, { 42, 16 }, { 46, 17 },\n\t{ 50, 18 }, { 53, 19 }, { 54, 20 }, { 56, 21 }, { 57, 22 }, { 58, 23 }, { 59, 24 },\n\t{ 60, 25 }, { 61, 26 }, { 62, 27 }, { 63, 28 }, { 64, 29 }, { 66, 7 }, { 71, 30 },\n\t{ 73, 31 }, { 77, 32 }, { 78, 33 }, { 79, 34 }, { 80, 35 }, { 82, 36 }, { 86, 37 },\n\t{ 91, 38 }, { 92, 39 }, { 95, 40 }, { 97, 41 }, { 101, 42 }, { 104, 43 }, { 106, 44 },\n\t{ 108, 45 }, { 110, 48 }, { 112, 46 }, { 113, 47 }, { 115, 51 }, { 116, 54 }, { 117, 55 },\n\t{ 118, 56 }, { 119, 57 }, { 120, 58 }, { 121, 59 }, { 122, 60 }, { 123, 61 }, { 124, 62 },\n\t{ 125, 63 }, { 126, 64 }, { 127, 50 }, { 129, 65 }, { 131, 66 }, { 132, 67 }, { 133, 68 },\n};\n\nstatic const struct msm_pinctrl_soc_data msm8998_pinctrl = {\n\t.pins = msm8998_pins,\n\t.npins = ARRAY_SIZE(msm8998_pins),\n\t.functions = msm8998_functions,\n\t.nfunctions = ARRAY_SIZE(msm8998_functions),\n\t.groups = msm8998_groups,\n\t.ngroups = ARRAY_SIZE(msm8998_groups),\n\t.ngpios = 150,\n\t.wakeirq_map = msm8998_mpm_map,\n\t.nwakeirq_map = ARRAY_SIZE(msm8998_mpm_map),\n};\n\nstatic int msm8998_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &msm8998_pinctrl);\n}\n\nstatic const struct of_device_id msm8998_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,msm8998-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver msm8998_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"msm8998-pinctrl\",\n\t\t.of_match_table = msm8998_pinctrl_of_match,\n\t},\n\t.probe = msm8998_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init msm8998_pinctrl_init(void)\n{\n\treturn platform_driver_register(&msm8998_pinctrl_driver);\n}\narch_initcall(msm8998_pinctrl_init);\n\nstatic void __exit msm8998_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&msm8998_pinctrl_driver);\n}\nmodule_exit(msm8998_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI msm8998 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, msm8998_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}