#include "system/Streams.h"

#include "system/scheduling/Scheduler.h"
#include "system/tasking/Task.h"

#include "ac97/AC97.h"

AC97::AC97(DeviceAddress address) : PCIDevice(address, DeviceClass::SOUND)
{
    // set values
    _volume_PCM = AC97_PCM_OUT_VOLUME;
    _volume_master = AC97_MASTER_VOLUME;

    // get native audio bus master bar and native audio mixer bar
    nabmbar = bar(1).base();
    nambar = bar(0).base();

    // reset
    out16(nambar + AC97_RESET, 42);
    out8(nabmbar + AC97_GLB_CTRL_STAT, 0x02);

    //  enable all device interrupts
    out8(nabmbar + AC97_PO_CR, AC97_X_CR_FEIE | AC97_X_CR_IOCE);

    pci_address().write16(PCI_COMMAND, 0x5);

    // default the pcm output to full volume
    out16(nambar + AC97_PCM_OUT_VOLUME, 0x0000);

    initialise_buffers();

    // tell the ac97 where buffer descriptor list is
    out32(nabmbar + AC97_PO_BDBAR, buffer_descriptors_range->physical_base());

    // set last valid index
    _last_valid_index = 0;
    out8(nabmbar + AC97_PO_LVI, _last_valid_index);

    // detect wheter device supports MSB
    out32(nambar + AC97_MASTER_VOLUME, 0x2020);
    uint16_t t = in32(nambar + AC97_MASTER_VOLUME) & 0x1f;
    if (t == 0x1f)
    {
        Kernel::logln("This device only supports 5 bits of audio volume.");
        _quirk_5bit_volume = true;
        out32(nambar + AC97_MASTER_VOLUME, 0x0f0f);
    }
    else
    {
        _quirk_5bit_volume = false;
        out32(nambar + AC97_MASTER_VOLUME, 0x1f1f);
    }

    // Enable variable rate audio
    out16(nambar + AC97_EXT_AUDIO_STC, in16(nambar + AC97_EXT_AUDIO_STC) | 1);
    task_sleep(scheduler_running(), 10);

    // General Sample rate: 44100 Hz
    out16(nambar + AC97_FRONT_SPLRATE, AC97_PLAYBACK_SPEED);
    out16(nambar + AC97_LR_SPLRATE, AC97_PLAYBACK_SPEED);

    out8(nabmbar + AC97_PO_CR, in8(nabmbar + AC97_PO_CR) | AC97_X_CR_RPBM);

    Kernel::logln("AC97 initialised successfully");
}

void AC97::initialise_buffers()
{
    buffer_descriptors_range = make<MMIORange>(sizeof(AC97BufferDescriptor) * AC97_BDL_LEN);
    buffer_descriptors_list = reinterpret_cast<AC97BufferDescriptor *>(buffer_descriptors_range->base());

    for (size_t i = 0; i < AC97_BDL_LEN; i++)
    {
        buffers.push_back(make<MMIORange>((size_t)AC97_BDL_BUFFER_LEN * 2));
        buffer_descriptors_list[i].pointer = buffers[i]->physical_base();
        AC97_CL_SET_LENGTH(buffer_descriptors_list[i].cl, AC97_BDL_BUFFER_LEN);
        memset((char *)buffers[i]->base(), 0, AC97_BDL_BUFFER_LEN * 2);

        buffer_descriptors_list[i].cl |= AC97_CL_IOC;
    }
}

AC97::~AC97()
{
}

void AC97::query_from_buffer(void *destination, size_t size)
{
    size_t writtent = _buffer.read((char *)destination, size);

    if (writtent < size)
    {
        memset((char *)destination + writtent, 0, size - writtent);
    }
}

void AC97::acknowledge_interrupt()
{
    _status = in16(nabmbar + AC97_PO_SR);

    if (_status)
    {
        out16(nabmbar + AC97_PO_SR, _status & 0x1E);
    }
}

void AC97::handle_interrupt()
{
    if (_status & AC97_X_SR_BCIS)
    {
        size_t f = (_last_valid_index + 2) % AC97_BDL_LEN;

        query_from_buffer((void *)buffers[f]->base(), AC97_BDL_BUFFER_LEN * 2);
        _last_valid_index = (_last_valid_index + 1) % AC97_BDL_LEN;
        out8(nabmbar + AC97_PO_LVI, _last_valid_index);
    }
    else if (_status & AC97_X_SR_LVBCI)
    {
        Kernel::logln("IRQ is lvbci");
    }
    else if (_status & AC97_X_SR_FIFOE)
    {
        Kernel::logln("IRQ is fifoe");
    }
}

bool AC97::can_write()
{
    return !_buffer.full();
}

ResultOr<size_t> AC97::write(size64_t offset, const void *buffer, size_t size)
{
    UNUSED(offset);

    return _buffer.write((char *)buffer, size);
}

HjResult AC97::call(IOCall request, void *args)
{
    UNUSED(request);
    UNUSED(args);

    return ERR_INAPPROPRIATE_CALL_FOR_DEVICE;
}
