
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001e8  00800200  00001822  000018b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001822  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000026  008003e8  008003e8  00001a9e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a9e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001afc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000278  00000000  00000000  00001b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000026f9  00000000  00000000  00001db4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000180f  00000000  00000000  000044ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014be  00000000  00000000  00005cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000005bc  00000000  00000000  0000717c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000ab6  00000000  00000000  00007738  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ec4  00000000  00000000  000081ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  000090b2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0f c4       	rjmp	.+2078   	; 0x8bc <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	7c 04       	cpc	r7, r12
      e6:	ce 04       	cpc	r12, r14
      e8:	ce 04       	cpc	r12, r14
      ea:	ce 04       	cpc	r12, r14
      ec:	ce 04       	cpc	r12, r14
      ee:	ce 04       	cpc	r12, r14
      f0:	ce 04       	cpc	r12, r14
      f2:	ce 04       	cpc	r12, r14
      f4:	7c 04       	cpc	r7, r12
      f6:	ce 04       	cpc	r12, r14
      f8:	ce 04       	cpc	r12, r14
      fa:	ce 04       	cpc	r12, r14
      fc:	ce 04       	cpc	r12, r14
      fe:	ce 04       	cpc	r12, r14
     100:	ce 04       	cpc	r12, r14
     102:	ce 04       	cpc	r12, r14
     104:	7e 04       	cpc	r7, r14
     106:	ce 04       	cpc	r12, r14
     108:	ce 04       	cpc	r12, r14
     10a:	ce 04       	cpc	r12, r14
     10c:	ce 04       	cpc	r12, r14
     10e:	ce 04       	cpc	r12, r14
     110:	ce 04       	cpc	r12, r14
     112:	ce 04       	cpc	r12, r14
     114:	ce 04       	cpc	r12, r14
     116:	ce 04       	cpc	r12, r14
     118:	ce 04       	cpc	r12, r14
     11a:	ce 04       	cpc	r12, r14
     11c:	ce 04       	cpc	r12, r14
     11e:	ce 04       	cpc	r12, r14
     120:	ce 04       	cpc	r12, r14
     122:	ce 04       	cpc	r12, r14
     124:	7e 04       	cpc	r7, r14
     126:	ce 04       	cpc	r12, r14
     128:	ce 04       	cpc	r12, r14
     12a:	ce 04       	cpc	r12, r14
     12c:	ce 04       	cpc	r12, r14
     12e:	ce 04       	cpc	r12, r14
     130:	ce 04       	cpc	r12, r14
     132:	ce 04       	cpc	r12, r14
     134:	ce 04       	cpc	r12, r14
     136:	ce 04       	cpc	r12, r14
     138:	ce 04       	cpc	r12, r14
     13a:	ce 04       	cpc	r12, r14
     13c:	ce 04       	cpc	r12, r14
     13e:	ce 04       	cpc	r12, r14
     140:	ce 04       	cpc	r12, r14
     142:	ce 04       	cpc	r12, r14
     144:	ca 04       	cpc	r12, r10
     146:	ce 04       	cpc	r12, r14
     148:	ce 04       	cpc	r12, r14
     14a:	ce 04       	cpc	r12, r14
     14c:	ce 04       	cpc	r12, r14
     14e:	ce 04       	cpc	r12, r14
     150:	ce 04       	cpc	r12, r14
     152:	ce 04       	cpc	r12, r14
     154:	a7 04       	cpc	r10, r7
     156:	ce 04       	cpc	r12, r14
     158:	ce 04       	cpc	r12, r14
     15a:	ce 04       	cpc	r12, r14
     15c:	ce 04       	cpc	r12, r14
     15e:	ce 04       	cpc	r12, r14
     160:	ce 04       	cpc	r12, r14
     162:	ce 04       	cpc	r12, r14
     164:	ce 04       	cpc	r12, r14
     166:	ce 04       	cpc	r12, r14
     168:	ce 04       	cpc	r12, r14
     16a:	ce 04       	cpc	r12, r14
     16c:	ce 04       	cpc	r12, r14
     16e:	ce 04       	cpc	r12, r14
     170:	ce 04       	cpc	r12, r14
     172:	ce 04       	cpc	r12, r14
     174:	9b 04       	cpc	r9, r11
     176:	ce 04       	cpc	r12, r14
     178:	ce 04       	cpc	r12, r14
     17a:	ce 04       	cpc	r12, r14
     17c:	ce 04       	cpc	r12, r14
     17e:	ce 04       	cpc	r12, r14
     180:	ce 04       	cpc	r12, r14
     182:	ce 04       	cpc	r12, r14
     184:	b9 04       	cpc	r11, r9
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e2 e2       	ldi	r30, 0x22	; 34
     1cc:	f8 e1       	ldi	r31, 0x18	; 24
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a8 3e       	cpi	r26, 0xE8	; 232
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	24 e0       	ldi	r18, 0x04	; 4
     1e0:	a8 ee       	ldi	r26, 0xE8	; 232
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	ae 30       	cpi	r26, 0x0E	; 14
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 0f 0c 	jmp	0x181e	; 0x181e <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "ADC.h"
#include "sleep.h"
#include "TWI_Master.h"
uint8_t timerFlag = 0;

ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 e8 03 	sts	0x03E8, r24	; 0x8003e8 <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:



int main(void)
//p.23 for can read instructions
{
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	cd b7       	in	r28, 0x3d	; 61
     238:	de b7       	in	r29, 0x3e	; 62
     23a:	2b 97       	sbiw	r28, 0x0b	; 11
     23c:	0f b6       	in	r0, 0x3f	; 63
     23e:	f8 94       	cli
     240:	de bf       	out	0x3e, r29	; 62
     242:	0f be       	out	0x3f, r0	; 63
     244:	cd bf       	out	0x3d, r28	; 61
	setupInit();
     246:	7a d2       	rcall	.+1268   	; 0x73c <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     248:	87 e0       	ldi	r24, 0x07	; 7
     24a:	92 e0       	ldi	r25, 0x02	; 2
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	e4 d6       	rcall	.+3528   	; 0x101a <printf>


	//test_SRAM();
	volatile CAN_message_t message;
	message.ID = 0b10101010111;
     252:	87 e5       	ldi	r24, 0x57	; 87
     254:	95 e0       	ldi	r25, 0x05	; 5
     256:	9a 87       	std	Y+10, r25	; 0x0a
     258:	89 87       	std	Y+9, r24	; 0x09
	message.data_length = 3;
     25a:	83 e0       	ldi	r24, 0x03	; 3
     25c:	8b 87       	std	Y+11, r24	; 0x0b
	message.data[0] = 13;
     25e:	8d e0       	ldi	r24, 0x0D	; 13
     260:	89 83       	std	Y+1, r24	; 0x01
	message.data[1] = 22;
     262:	86 e1       	ldi	r24, 0x16	; 22
     264:	8a 83       	std	Y+2, r24	; 0x02
	message.data[2] = 33;
     266:	81 e2       	ldi	r24, 0x21	; 33
     268:	8b 83       	std	Y+3, r24	; 0x03
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26a:	2f ef       	ldi	r18, 0xFF	; 255
     26c:	87 ea       	ldi	r24, 0xA7	; 167
     26e:	91 e6       	ldi	r25, 0x61	; 97
     270:	21 50       	subi	r18, 0x01	; 1
     272:	80 40       	sbci	r24, 0x00	; 0
     274:	90 40       	sbci	r25, 0x00	; 0
     276:	e1 f7       	brne	.-8      	; 0x270 <main+0x3e>
     278:	00 c0       	rjmp	.+0      	; 0x27a <main+0x48>
     27a:	00 00       	nop
	
	_delay_ms(2000);
	pwm_setPulseWidth(2);
     27c:	60 e0       	ldi	r22, 0x00	; 0
     27e:	70 e0       	ldi	r23, 0x00	; 0
     280:	80 e0       	ldi	r24, 0x00	; 0
     282:	90 e4       	ldi	r25, 0x40	; 64
     284:	2f d2       	rcall	.+1118   	; 0x6e4 <pwm_setPulseWidth>
     286:	0f 90       	pop	r0
     288:	0f 90       	pop	r0

		sleep_now();
		if (CANFlag) {
			
			cli();
			printf("Message received");
     28a:	08 e3       	ldi	r16, 0x38	; 56
     28c:	12 e0       	ldi	r17, 0x02	; 2
			CAN_controller_bitModify(mask, CANINTF, 0b00);
			sei();
			
		}
		if (timerFlag) {
			TCNT3 = 0x00;
     28e:	0f 2e       	mov	r0, r31
     290:	f4 e9       	ldi	r31, 0x94	; 148
     292:	ef 2e       	mov	r14, r31
     294:	f1 2c       	mov	r15, r1
	while (1) {
		

		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     296:	f0 2d       	mov	r31, r0
     298:	7d d2       	rcall	.+1274   	; 0x794 <sleep_now>
		if (CANFlag) {
     29a:	80 91 e8 03 	lds	r24, 0x03E8	; 0x8003e8 <__data_end>
     29e:	88 23       	and	r24, r24
			
			cli();
     2a0:	81 f0       	breq	.+32     	; 0x2c2 <main+0x90>
			printf("Message received");
     2a2:	f8 94       	cli
     2a4:	1f 93       	push	r17
			CANFlag=0;
     2a6:	0f 93       	push	r16
     2a8:	b8 d6       	rcall	.+3440   	; 0x101a <printf>
			CAN_receiveMessage();
     2aa:	10 92 e8 03 	sts	0x03E8, r1	; 0x8003e8 <__data_end>
			//joystick_readPositionOverCAN();
			joystick_printPosition();
     2ae:	11 d0       	rcall	.+34     	; 0x2d2 <CAN_receiveMessage>
			joystick_setServo();
     2b0:	b1 d1       	rcall	.+866    	; 0x614 <joystick_printPosition>
     2b2:	d2 d1       	rcall	.+932    	; 0x658 <joystick_setServo>
			uint8_t mask = 0b11; 
			
			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2b4:	40 e0       	ldi	r20, 0x00	; 0
     2b6:	6c e2       	ldi	r22, 0x2C	; 44
     2b8:	83 e0       	ldi	r24, 0x03	; 3
     2ba:	88 d0       	rcall	.+272    	; 0x3cc <CAN_controller_bitModify>
     2bc:	78 94       	sei
			sei();
     2be:	0f 90       	pop	r0
     2c0:	0f 90       	pop	r0
     2c2:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <timerFlag>
			
		}
		if (timerFlag) {
     2c6:	88 23       	and	r24, r24
     2c8:	39 f3       	breq	.-50     	; 0x298 <main+0x66>
     2ca:	f7 01       	movw	r30, r14
			TCNT3 = 0x00;
     2cc:	11 82       	std	Z+1, r1	; 0x01
     2ce:	10 82       	st	Z, r1
     2d0:	e3 cf       	rjmp	.-58     	; 0x298 <main+0x66>

000002d2 <CAN_receiveMessage>:
     2d2:	cf 92       	push	r12
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     2d4:	df 92       	push	r13
     2d6:	ef 92       	push	r14
     2d8:	ff 92       	push	r15
     2da:	0f 93       	push	r16
     2dc:	1f 93       	push	r17
     2de:	cf 93       	push	r28
	printf("Receiving message");
     2e0:	8b ea       	ldi	r24, 0xAB	; 171
     2e2:	92 e0       	ldi	r25, 0x02	; 2
     2e4:	9f 93       	push	r25
     2e6:	8f 93       	push	r24
     2e8:	98 d6       	rcall	.+3376   	; 0x101a <printf>
	CAN_message_t * received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message->ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     2ea:	82 e6       	ldi	r24, 0x62	; 98
     2ec:	5e d0       	rcall	.+188    	; 0x3aa <CAN_controller_read>
     2ee:	c8 2f       	mov	r28, r24
     2f0:	81 e6       	ldi	r24, 0x61	; 97
     2f2:	5b d0       	rcall	.+182    	; 0x3aa <CAN_controller_read>
     2f4:	c2 95       	swap	r28
     2f6:	c6 95       	lsr	r28
     2f8:	c7 70       	andi	r28, 0x07	; 7
     2fa:	28 e0       	ldi	r18, 0x08	; 8
     2fc:	82 9f       	mul	r24, r18
     2fe:	c0 01       	movw	r24, r0
     300:	11 24       	eor	r1, r1
     302:	8c 0f       	add	r24, r28
     304:	91 1d       	adc	r25, r1
     306:	c1 2c       	mov	r12, r1
     308:	d1 2c       	mov	r13, r1
     30a:	f6 01       	movw	r30, r12
     30c:	91 87       	std	Z+9, r25	; 0x09
     30e:	80 87       	std	Z+8, r24	; 0x08
				
				//printf("Whole id: %i\n\r", received_message->ID);
				received_message->data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     310:	85 e6       	ldi	r24, 0x65	; 101
     312:	4b d0       	rcall	.+150    	; 0x3aa <CAN_controller_read>
     314:	8f 70       	andi	r24, 0x0F	; 15
     316:	f6 01       	movw	r30, r12
     318:	82 87       	std	Z+10, r24	; 0x0a
     31a:	82 85       	ldd	r24, Z+10	; 0x0a
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message->data_length; i++) {
     31c:	0f 90       	pop	r0
     31e:	0f 90       	pop	r0
     320:	88 23       	and	r24, r24
     322:	89 f0       	breq	.+34     	; 0x346 <CAN_receiveMessage+0x74>
     324:	c0 e0       	ldi	r28, 0x00	; 0
     326:	0c 2f       	mov	r16, r28
					received_message->data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     328:	10 e0       	ldi	r17, 0x00	; 0
     32a:	86 e6       	ldi	r24, 0x66	; 102
     32c:	8c 0f       	add	r24, r28
     32e:	3d d0       	rcall	.+122    	; 0x3aa <CAN_controller_read>
     330:	c1 2c       	mov	r12, r1
     332:	d1 2c       	mov	r13, r1
     334:	f6 01       	movw	r30, r12
     336:	e0 0f       	add	r30, r16
     338:	f1 1f       	adc	r31, r17
     33a:	80 83       	st	Z, r24
     33c:	cf 5f       	subi	r28, 0xFF	; 255
				received_message->ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message->ID);
				received_message->data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message->data_length; i++) {
     33e:	f6 01       	movw	r30, r12
     340:	82 85       	ldd	r24, Z+10	; 0x0a
     342:	8c 13       	cpse	r24, r28
     344:	f0 cf       	rjmp	.-32     	; 0x326 <CAN_receiveMessage+0x54>
     346:	c1 2c       	mov	r12, r1

				}
				break;
	}
	
	switch(received_message->ID) {
     348:	d1 2c       	mov	r13, r1
     34a:	f6 01       	movw	r30, r12
     34c:	80 85       	ldd	r24, Z+8	; 0x08
     34e:	91 85       	ldd	r25, Z+9	; 0x09
     350:	81 30       	cpi	r24, 0x01	; 1
     352:	91 05       	cpc	r25, r1
     354:	19 f0       	breq	.+6      	; 0x35c <CAN_receiveMessage+0x8a>
     356:	02 97       	sbiw	r24, 0x02	; 2
     358:	89 f0       	breq	.+34     	; 0x37c <CAN_receiveMessage+0xaa>
     35a:	1f c0       	rjmp	.+62     	; 0x39a <CAN_receiveMessage+0xc8>
     35c:	c1 2c       	mov	r12, r1
		case 1:
			joystick_readPositionOverCAN(*received_message);
     35e:	d1 2c       	mov	r13, r1
     360:	f6 01       	movw	r30, r12
     362:	e0 80       	ld	r14, Z
     364:	f1 80       	ldd	r15, Z+1	; 0x01
     366:	02 81       	ldd	r16, Z+2	; 0x02
     368:	13 81       	ldd	r17, Z+3	; 0x03
     36a:	24 81       	ldd	r18, Z+4	; 0x04
     36c:	35 81       	ldd	r19, Z+5	; 0x05
     36e:	46 81       	ldd	r20, Z+6	; 0x06
     370:	57 81       	ldd	r21, Z+7	; 0x07
     372:	60 85       	ldd	r22, Z+8	; 0x08
     374:	71 85       	ldd	r23, Z+9	; 0x09
     376:	82 85       	ldd	r24, Z+10	; 0x0a
     378:	ee d0       	rcall	.+476    	; 0x556 <joystick_readPositionOverCAN>
     37a:	0f c0       	rjmp	.+30     	; 0x39a <CAN_receiveMessage+0xc8>
			break;
     37c:	c1 2c       	mov	r12, r1
		case 2:
			slider_readPositionOverCAN(*received_message);
     37e:	d1 2c       	mov	r13, r1
     380:	f6 01       	movw	r30, r12
     382:	e0 80       	ld	r14, Z
     384:	f1 80       	ldd	r15, Z+1	; 0x01
     386:	02 81       	ldd	r16, Z+2	; 0x02
     388:	13 81       	ldd	r17, Z+3	; 0x03
     38a:	24 81       	ldd	r18, Z+4	; 0x04
     38c:	35 81       	ldd	r19, Z+5	; 0x05
     38e:	46 81       	ldd	r20, Z+6	; 0x06
     390:	57 81       	ldd	r21, Z+7	; 0x07
     392:	60 85       	ldd	r22, Z+8	; 0x08
     394:	71 85       	ldd	r23, Z+9	; 0x09
     396:	82 85       	ldd	r24, Z+10	; 0x0a
     398:	10 d2       	rcall	.+1056   	; 0x7ba <slider_readPositionOverCAN>
     39a:	cf 91       	pop	r28
	}
	
	
	
	
}
     39c:	1f 91       	pop	r17
     39e:	0f 91       	pop	r16
     3a0:	ff 90       	pop	r15
     3a2:	ef 90       	pop	r14
     3a4:	df 90       	pop	r13
     3a6:	cf 90       	pop	r12
     3a8:	08 95       	ret

000003aa <CAN_controller_read>:
     3aa:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     3ac:	c8 2f       	mov	r28, r24
     3ae:	60 e0       	ldi	r22, 0x00	; 0
     3b0:	87 e0       	ldi	r24, 0x07	; 7
     3b2:	47 d2       	rcall	.+1166   	; 0x842 <SPI_setChipSelect>
     3b4:	83 e0       	ldi	r24, 0x03	; 3
     3b6:	3a d2       	rcall	.+1140   	; 0x82c <SPI_masterWrite>
     3b8:	8c 2f       	mov	r24, r28
     3ba:	38 d2       	rcall	.+1136   	; 0x82c <SPI_masterWrite>
     3bc:	3c d2       	rcall	.+1144   	; 0x836 <SPI_masterRead>
     3be:	c8 2f       	mov	r28, r24
     3c0:	61 e0       	ldi	r22, 0x01	; 1
     3c2:	87 e0       	ldi	r24, 0x07	; 7
     3c4:	3e d2       	rcall	.+1148   	; 0x842 <SPI_setChipSelect>
     3c6:	8c 2f       	mov	r24, r28
     3c8:	cf 91       	pop	r28
     3ca:	08 95       	ret

000003cc <CAN_controller_bitModify>:
     3cc:	1f 93       	push	r17
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
     3d2:	d8 2f       	mov	r29, r24
     3d4:	16 2f       	mov	r17, r22
     3d6:	c4 2f       	mov	r28, r20
     3d8:	60 e0       	ldi	r22, 0x00	; 0
     3da:	87 e0       	ldi	r24, 0x07	; 7
     3dc:	32 d2       	rcall	.+1124   	; 0x842 <SPI_setChipSelect>
     3de:	85 e0       	ldi	r24, 0x05	; 5
     3e0:	25 d2       	rcall	.+1098   	; 0x82c <SPI_masterWrite>
     3e2:	81 2f       	mov	r24, r17
     3e4:	23 d2       	rcall	.+1094   	; 0x82c <SPI_masterWrite>
     3e6:	8d 2f       	mov	r24, r29
     3e8:	21 d2       	rcall	.+1090   	; 0x82c <SPI_masterWrite>
     3ea:	8c 2f       	mov	r24, r28
     3ec:	1f d2       	rcall	.+1086   	; 0x82c <SPI_masterWrite>
     3ee:	61 e0       	ldi	r22, 0x01	; 1
     3f0:	87 e0       	ldi	r24, 0x07	; 7
     3f2:	27 d2       	rcall	.+1102   	; 0x842 <SPI_setChipSelect>
     3f4:	df 91       	pop	r29
     3f6:	cf 91       	pop	r28
     3f8:	1f 91       	pop	r17
     3fa:	08 95       	ret

000003fc <CAN_controller_reset>:
     3fc:	60 e0       	ldi	r22, 0x00	; 0
     3fe:	87 e0       	ldi	r24, 0x07	; 7
     400:	20 d2       	rcall	.+1088   	; 0x842 <SPI_setChipSelect>
     402:	8d eb       	ldi	r24, 0xBD	; 189
     404:	92 e0       	ldi	r25, 0x02	; 2
     406:	9f 93       	push	r25
     408:	8f 93       	push	r24
     40a:	07 d6       	rcall	.+3086   	; 0x101a <printf>
     40c:	80 ec       	ldi	r24, 0xC0	; 192
     40e:	0e d2       	rcall	.+1052   	; 0x82c <SPI_masterWrite>
     410:	61 e0       	ldi	r22, 0x01	; 1
     412:	87 e0       	ldi	r24, 0x07	; 7
     414:	16 d2       	rcall	.+1068   	; 0x842 <SPI_setChipSelect>
     416:	0f 90       	pop	r0
     418:	0f 90       	pop	r0
     41a:	08 95       	ret

0000041c <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     41c:	cf 93       	push	r28
     41e:	df 93       	push	r29
     420:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     422:	ec df       	rcall	.-40     	; 0x3fc <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     424:	8e e0       	ldi	r24, 0x0E	; 14
     426:	c1 df       	rcall	.-126    	; 0x3aa <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     428:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     42a:	80 38       	cpi	r24, 0x80	; 128
     42c:	61 f0       	breq	.+24     	; 0x446 <CAN_controller_setMode+0x2a>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     42e:	1f 92       	push	r1
     430:	8f 93       	push	r24
     432:	89 ec       	ldi	r24, 0xC9	; 201
     434:	92 e0       	ldi	r25, 0x02	; 2
     436:	9f 93       	push	r25
     438:	8f 93       	push	r24
     43a:	ef d5       	rcall	.+3038   	; 0x101a <printf>
		return;
     43c:	0f 90       	pop	r0
     43e:	0f 90       	pop	r0
     440:	0f 90       	pop	r0
     442:	0f 90       	pop	r0
     444:	32 c0       	rjmp	.+100    	; 0x4aa <CAN_controller_setMode+0x8e>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     446:	4c 2f       	mov	r20, r28
     448:	4c 60       	ori	r20, 0x0C	; 12
     44a:	6f e0       	ldi	r22, 0x0F	; 15
     44c:	8e ee       	ldi	r24, 0xEE	; 238
     44e:	be df       	rcall	.-132    	; 0x3cc <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     450:	41 e0       	ldi	r20, 0x01	; 1
     452:	6b e2       	ldi	r22, 0x2B	; 43
     454:	8f ef       	ldi	r24, 0xFF	; 255
     456:	ba df       	rcall	.-140    	; 0x3cc <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     458:	40 e6       	ldi	r20, 0x60	; 96
     45a:	60 e6       	ldi	r22, 0x60	; 96
     45c:	80 e6       	ldi	r24, 0x60	; 96
     45e:	b6 df       	rcall	.-148    	; 0x3cc <CAN_controller_bitModify>
     460:	2f ef       	ldi	r18, 0xFF	; 255
     462:	83 ec       	ldi	r24, 0xC3	; 195
     464:	99 e0       	ldi	r25, 0x09	; 9
     466:	21 50       	subi	r18, 0x01	; 1
     468:	80 40       	sbci	r24, 0x00	; 0
     46a:	90 40       	sbci	r25, 0x00	; 0
     46c:	e1 f7       	brne	.-8      	; 0x466 <CAN_controller_setMode+0x4a>
     46e:	00 c0       	rjmp	.+0      	; 0x470 <CAN_controller_setMode+0x54>
     470:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     472:	8e e0       	ldi	r24, 0x0E	; 14
     474:	9a df       	rcall	.-204    	; 0x3aa <CAN_controller_read>
     476:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     478:	d0 7e       	andi	r29, 0xE0	; 224
     47a:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     47c:	59 f0       	breq	.+22     	; 0x494 <CAN_controller_setMode+0x78>
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     47e:	1f 92       	push	r1
     480:	df 93       	push	r29
     482:	84 ee       	ldi	r24, 0xE4	; 228
     484:	92 e0       	ldi	r25, 0x02	; 2
     486:	9f 93       	push	r25
     488:	8f 93       	push	r24
     48a:	c7 d5       	rcall	.+2958   	; 0x101a <printf>
     48c:	0f 90       	pop	r0
     48e:	0f 90       	pop	r0
     490:	0f 90       	pop	r0
     492:	0f 90       	pop	r0

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     494:	1f 92       	push	r1
     496:	df 93       	push	r29
     498:	84 e0       	ldi	r24, 0x04	; 4
     49a:	93 e0       	ldi	r25, 0x03	; 3
     49c:	9f 93       	push	r25
     49e:	8f 93       	push	r24
     4a0:	bc d5       	rcall	.+2936   	; 0x101a <printf>
     4a2:	0f 90       	pop	r0
     4a4:	0f 90       	pop	r0
     4a6:	0f 90       	pop	r0
     4a8:	0f 90       	pop	r0
     4aa:	df 91       	pop	r29
}
     4ac:	cf 91       	pop	r28
     4ae:	08 95       	ret

000004b0 <CAN_controller_init>:
     4b0:	83 e1       	ldi	r24, 0x13	; 19
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     4b2:	93 e0       	ldi	r25, 0x03	; 3
     4b4:	9f 93       	push	r25
     4b6:	8f 93       	push	r24
     4b8:	b0 d5       	rcall	.+2912   	; 0x101a <printf>
	SPI_masterInit();
     4ba:	af d1       	rcall	.+862    	; 0x81a <SPI_masterInit>
     4bc:	8a e2       	ldi	r24, 0x2A	; 42
	printf("SPI master init done \n\r");
     4be:	93 e0       	ldi	r25, 0x03	; 3
     4c0:	9f 93       	push	r25
     4c2:	8f 93       	push	r24
     4c4:	aa d5       	rcall	.+2900   	; 0x101a <printf>

	CAN_controller_setMode(MODE_NORMAL);
     4c6:	80 e0       	ldi	r24, 0x00	; 0
     4c8:	a9 df       	rcall	.-174    	; 0x41c <CAN_controller_setMode>
     4ca:	82 e4       	ldi	r24, 0x42	; 66
	printf("Modes set \n\r");
     4cc:	93 e0       	ldi	r25, 0x03	; 3
     4ce:	9f 93       	push	r25
     4d0:	8f 93       	push	r24
     4d2:	a3 d5       	rcall	.+2886   	; 0x101a <printf>
     4d4:	ec 9a       	sbi	0x1d, 4	; 29

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     4d6:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= 1 << ISC41; //Turn on falling edge
     4d8:	f0 e0       	ldi	r31, 0x00	; 0
     4da:	80 81       	ld	r24, Z
     4dc:	82 60       	ori	r24, 0x02	; 2
     4de:	80 83       	st	Z, r24
     4e0:	80 81       	ld	r24, Z
	EICRB &= ~(1 << ISC40); //....
     4e2:	8e 7f       	andi	r24, 0xFE	; 254
     4e4:	80 83       	st	Z, r24
     4e6:	8d b1       	in	r24, 0x0d	; 13

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     4e8:	80 71       	andi	r24, 0x10	; 16
     4ea:	8d b9       	out	0x0d, r24	; 13
     4ec:	2f ef       	ldi	r18, 0xFF	; 255
     4ee:	83 ec       	ldi	r24, 0xC3	; 195
     4f0:	99 e0       	ldi	r25, 0x09	; 9
     4f2:	21 50       	subi	r18, 0x01	; 1
     4f4:	80 40       	sbci	r24, 0x00	; 0
     4f6:	90 40       	sbci	r25, 0x00	; 0
     4f8:	e1 f7       	brne	.-8      	; 0x4f2 <CAN_controller_init+0x42>
     4fa:	00 c0       	rjmp	.+0      	; 0x4fc <CAN_controller_init+0x4c>
     4fc:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     4fe:	8f e4       	ldi	r24, 0x4F	; 79
     500:	93 e0       	ldi	r25, 0x03	; 3
     502:	9f 93       	push	r25
     504:	8f 93       	push	r24
     506:	89 d5       	rcall	.+2834   	; 0x101a <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     508:	8e e0       	ldi	r24, 0x0E	; 14
     50a:	4f df       	rcall	.-354    	; 0x3aa <CAN_controller_read>
	printf("Data: %i\n\r", status);
     50c:	1f 92       	push	r1
     50e:	8f 93       	push	r24
     510:	88 e6       	ldi	r24, 0x68	; 104
     512:	93 e0       	ldi	r25, 0x03	; 3
     514:	9f 93       	push	r25
     516:	8f 93       	push	r24
     518:	80 d5       	rcall	.+2816   	; 0x101a <printf>
     51a:	8d b7       	in	r24, 0x3d	; 61
}
     51c:	9e b7       	in	r25, 0x3e	; 62
     51e:	0c 96       	adiw	r24, 0x0c	; 12
     520:	0f b6       	in	r0, 0x3f	; 63
     522:	f8 94       	cli
     524:	9e bf       	out	0x3e, r25	; 62
     526:	0f be       	out	0x3f, r0	; 63
     528:	8d bf       	out	0x3d, r24	; 61
     52a:	08 95       	ret

0000052c <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     52c:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     52e:	aa e7       	ldi	r26, 0x7A	; 122
     530:	b0 e0       	ldi	r27, 0x00	; 0
     532:	8c 91       	ld	r24, X
     534:	87 60       	ori	r24, 0x07	; 7
     536:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     538:	ec e7       	ldi	r30, 0x7C	; 124
     53a:	f0 e0       	ldi	r31, 0x00	; 0
     53c:	80 81       	ld	r24, Z
     53e:	8f 7d       	andi	r24, 0xDF	; 223
     540:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     542:	80 81       	ld	r24, Z
     544:	8f 77       	andi	r24, 0x7F	; 127
     546:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     548:	80 81       	ld	r24, Z
     54a:	80 64       	ori	r24, 0x40	; 64
     54c:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     54e:	8c 91       	ld	r24, X
     550:	80 68       	ori	r24, 0x80	; 128
     552:	8c 93       	st	X, r24
     554:	08 95       	ret

00000556 <joystick_readPositionOverCAN>:
#include "CAN.h"
#include "pwm.h"
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
void joystick_readPositionOverCAN(CAN_message_t mess) {
     556:	8f 92       	push	r8
     558:	9f 92       	push	r9
     55a:	af 92       	push	r10
     55c:	bf 92       	push	r11
     55e:	ef 92       	push	r14
     560:	ff 92       	push	r15
     562:	0f 93       	push	r16
     564:	1f 93       	push	r17
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
     56a:	cd b7       	in	r28, 0x3d	; 61
     56c:	de b7       	in	r29, 0x3e	; 62
     56e:	2b 97       	sbiw	r28, 0x0b	; 11
     570:	0f b6       	in	r0, 0x3f	; 63
     572:	f8 94       	cli
     574:	de bf       	out	0x3e, r29	; 62
     576:	0f be       	out	0x3f, r0	; 63
     578:	cd bf       	out	0x3d, r28	; 61
     57a:	e9 82       	std	Y+1, r14	; 0x01
     57c:	fa 82       	std	Y+2, r15	; 0x02
     57e:	0b 83       	std	Y+3, r16	; 0x03
     580:	1c 83       	std	Y+4, r17	; 0x04
     582:	2d 83       	std	Y+5, r18	; 0x05
     584:	3e 83       	std	Y+6, r19	; 0x06
     586:	4f 83       	std	Y+7, r20	; 0x07
     588:	58 87       	std	Y+8, r21	; 0x08
     58a:	69 87       	std	Y+9, r22	; 0x09
     58c:	7a 87       	std	Y+10, r23	; 0x0a
     58e:	8b 87       	std	Y+11, r24	; 0x0b
	
	if (mess.ID == 0x01) {
     590:	89 85       	ldd	r24, Y+9	; 0x09
     592:	9a 85       	ldd	r25, Y+10	; 0x0a
     594:	01 97       	sbiw	r24, 0x01	; 1
     596:	69 f5       	brne	.+90     	; 0x5f2 <joystick_readPositionOverCAN+0x9c>
		joystick_pos.x_pos = mess.data[0];
     598:	89 81       	ldd	r24, Y+1	; 0x01
     59a:	01 ef       	ldi	r16, 0xF1	; 241
     59c:	13 e0       	ldi	r17, 0x03	; 3
     59e:	f8 01       	movw	r30, r16
     5a0:	80 83       	st	Z, r24
		joystick_pos.y_pos = mess.data[1];
     5a2:	8a 81       	ldd	r24, Y+2	; 0x02
     5a4:	81 83       	std	Z+1, r24	; 0x01
		joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     5a6:	60 81       	ld	r22, Z
     5a8:	f1 80       	ldd	r15, Z+1	; 0x01
     5aa:	06 2e       	mov	r0, r22
     5ac:	00 0c       	add	r0, r0
     5ae:	77 0b       	sbc	r23, r23
     5b0:	88 0b       	sbc	r24, r24
     5b2:	99 0b       	sbc	r25, r25
     5b4:	9a d3       	rcall	.+1844   	; 0xcea <__floatsisf>
     5b6:	4b 01       	movw	r8, r22
     5b8:	5c 01       	movw	r10, r24
     5ba:	6f 2d       	mov	r22, r15
     5bc:	ff 0c       	add	r15, r15
     5be:	77 0b       	sbc	r23, r23
     5c0:	88 0b       	sbc	r24, r24
     5c2:	99 0b       	sbc	r25, r25
     5c4:	92 d3       	rcall	.+1828   	; 0xcea <__floatsisf>
     5c6:	a5 01       	movw	r20, r10
     5c8:	94 01       	movw	r18, r8
     5ca:	9d d2       	rcall	.+1338   	; 0xb06 <atan2>
     5cc:	20 e0       	ldi	r18, 0x00	; 0
     5ce:	30 e0       	ldi	r19, 0x00	; 0
     5d0:	44 eb       	ldi	r20, 0xB4	; 180
     5d2:	53 e4       	ldi	r21, 0x43	; 67
     5d4:	6a d4       	rcall	.+2260   	; 0xeaa <__mulsf3>
     5d6:	20 e0       	ldi	r18, 0x00	; 0
     5d8:	30 e0       	ldi	r19, 0x00	; 0
     5da:	40 e0       	ldi	r20, 0x00	; 0
     5dc:	5f e3       	ldi	r21, 0x3F	; 63
     5de:	65 d4       	rcall	.+2250   	; 0xeaa <__mulsf3>
     5e0:	23 ec       	ldi	r18, 0xC3	; 195
     5e2:	35 ef       	ldi	r19, 0xF5	; 245
     5e4:	48 e4       	ldi	r20, 0x48	; 72
     5e6:	50 e4       	ldi	r21, 0x40	; 64
     5e8:	e5 d2       	rcall	.+1482   	; 0xbb4 <__divsf3>
     5ea:	4c d3       	rcall	.+1688   	; 0xc84 <__fixsfsi>
     5ec:	f8 01       	movw	r30, r16
     5ee:	73 83       	std	Z+3, r23	; 0x03
     5f0:	62 83       	std	Z+2, r22	; 0x02
	}
}
     5f2:	2b 96       	adiw	r28, 0x0b	; 11
     5f4:	0f b6       	in	r0, 0x3f	; 63
     5f6:	f8 94       	cli
     5f8:	de bf       	out	0x3e, r29	; 62
     5fa:	0f be       	out	0x3f, r0	; 63
     5fc:	cd bf       	out	0x3d, r28	; 61
     5fe:	df 91       	pop	r29
     600:	cf 91       	pop	r28
     602:	1f 91       	pop	r17
     604:	0f 91       	pop	r16
     606:	ff 90       	pop	r15
     608:	ef 90       	pop	r14
     60a:	bf 90       	pop	r11
     60c:	af 90       	pop	r10
     60e:	9f 90       	pop	r9
     610:	8f 90       	pop	r8
     612:	08 95       	ret

00000614 <joystick_printPosition>:

void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
     614:	e1 ef       	ldi	r30, 0xF1	; 241
     616:	f3 e0       	ldi	r31, 0x03	; 3
     618:	22 81       	ldd	r18, Z+2	; 0x02
     61a:	33 81       	ldd	r19, Z+3	; 0x03
     61c:	91 81       	ldd	r25, Z+1	; 0x01
     61e:	80 81       	ld	r24, Z
     620:	3f 93       	push	r19
     622:	2f 93       	push	r18
     624:	29 2f       	mov	r18, r25
     626:	09 2e       	mov	r0, r25
     628:	00 0c       	add	r0, r0
     62a:	33 0b       	sbc	r19, r19
     62c:	3f 93       	push	r19
     62e:	9f 93       	push	r25
     630:	28 2f       	mov	r18, r24
     632:	08 2e       	mov	r0, r24
     634:	00 0c       	add	r0, r0
     636:	33 0b       	sbc	r19, r19
     638:	3f 93       	push	r19
     63a:	8f 93       	push	r24
     63c:	83 e7       	ldi	r24, 0x73	; 115
     63e:	93 e0       	ldi	r25, 0x03	; 3
     640:	9f 93       	push	r25
     642:	8f 93       	push	r24
     644:	ea d4       	rcall	.+2516   	; 0x101a <printf>
}
     646:	8d b7       	in	r24, 0x3d	; 61
     648:	9e b7       	in	r25, 0x3e	; 62
     64a:	08 96       	adiw	r24, 0x08	; 8
     64c:	0f b6       	in	r0, 0x3f	; 63
     64e:	f8 94       	cli
     650:	9e bf       	out	0x3e, r25	; 62
     652:	0f be       	out	0x3f, r0	; 63
     654:	8d bf       	out	0x3d, r24	; 61
     656:	08 95       	ret

00000658 <joystick_setServo>:

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     658:	60 91 f1 03 	lds	r22, 0x03F1	; 0x8003f1 <joystick_pos>
		//printf("servo value: %i\n\r",(var*100));
		pwm_setPulseWidth(var);
     65c:	06 2e       	mov	r0, r22
     65e:	00 0c       	add	r0, r0
     660:	77 0b       	sbc	r23, r23
     662:	88 0b       	sbc	r24, r24
     664:	99 0b       	sbc	r25, r25
     666:	41 d3       	rcall	.+1666   	; 0xcea <__floatsisf>
     668:	20 e0       	ldi	r18, 0x00	; 0
     66a:	30 e0       	ldi	r19, 0x00	; 0
     66c:	48 ec       	ldi	r20, 0xC8	; 200
     66e:	52 e4       	ldi	r21, 0x42	; 66
     670:	d7 d1       	rcall	.+942    	; 0xa20 <__addsf3>
     672:	20 e0       	ldi	r18, 0x00	; 0
     674:	30 e0       	ldi	r19, 0x00	; 0
     676:	48 e4       	ldi	r20, 0x48	; 72
     678:	53 e4       	ldi	r21, 0x43	; 67
     67a:	9c d2       	rcall	.+1336   	; 0xbb4 <__divsf3>
     67c:	29 e9       	ldi	r18, 0x99	; 153
     67e:	39 e9       	ldi	r19, 0x99	; 153
     680:	49 e9       	ldi	r20, 0x99	; 153
     682:	5f e3       	ldi	r21, 0x3F	; 63
     684:	12 d4       	rcall	.+2084   	; 0xeaa <__mulsf3>
     686:	26 e6       	ldi	r18, 0x66	; 102
     688:	36 e6       	ldi	r19, 0x66	; 102
     68a:	46 e6       	ldi	r20, 0x66	; 102
     68c:	5f e3       	ldi	r21, 0x3F	; 63
     68e:	c8 d1       	rcall	.+912    	; 0xa20 <__addsf3>
     690:	9b 01       	movw	r18, r22
     692:	ac 01       	movw	r20, r24
     694:	60 e0       	ldi	r22, 0x00	; 0
     696:	70 e0       	ldi	r23, 0x00	; 0
     698:	80 e4       	ldi	r24, 0x40	; 64
     69a:	90 e4       	ldi	r25, 0x40	; 64
     69c:	c0 d1       	rcall	.+896    	; 0xa1e <__subsf3>
     69e:	22 c0       	rjmp	.+68     	; 0x6e4 <pwm_setPulseWidth>
     6a0:	08 95       	ret

000006a2 <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     6a2:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     6a4:	e1 e8       	ldi	r30, 0x81	; 129
     6a6:	f0 e0       	ldi	r31, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	88 7f       	andi	r24, 0xF8	; 248
     6ac:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     6ae:	80 81       	ld	r24, Z
     6b0:	82 60       	ori	r24, 0x02	; 2
     6b2:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     6b4:	a0 e8       	ldi	r26, 0x80	; 128
     6b6:	b0 e0       	ldi	r27, 0x00	; 0
     6b8:	8c 91       	ld	r24, X
     6ba:	82 60       	ori	r24, 0x02	; 2
     6bc:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     6be:	80 81       	ld	r24, Z
     6c0:	88 61       	ori	r24, 0x18	; 24
     6c2:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     6c4:	8c 91       	ld	r24, X
     6c6:	80 68       	ori	r24, 0x80	; 128
     6c8:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     6ca:	80 e4       	ldi	r24, 0x40	; 64
     6cc:	9c e9       	ldi	r25, 0x9C	; 156
     6ce:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     6d2:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     6d6:	88 eb       	ldi	r24, 0xB8	; 184
     6d8:	9b e0       	ldi	r25, 0x0B	; 11
     6da:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     6de:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     6e2:	08 95       	ret

000006e4 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     6e4:	cf 92       	push	r12
     6e6:	df 92       	push	r13
     6e8:	ef 92       	push	r14
     6ea:	ff 92       	push	r15
     6ec:	6b 01       	movw	r12, r22
     6ee:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     6f0:	26 e6       	ldi	r18, 0x66	; 102
     6f2:	36 e6       	ldi	r19, 0x66	; 102
     6f4:	46 e6       	ldi	r20, 0x66	; 102
     6f6:	5f e3       	ldi	r21, 0x3F	; 63
     6f8:	cd d3       	rcall	.+1946   	; 0xe94 <__gesf2>
     6fa:	88 23       	and	r24, r24
     6fc:	d4 f0       	brlt	.+52     	; 0x732 <pwm_setPulseWidth+0x4e>
     6fe:	26 e6       	ldi	r18, 0x66	; 102
     700:	36 e6       	ldi	r19, 0x66	; 102
     702:	46 e0       	ldi	r20, 0x06	; 6
     704:	50 e4       	ldi	r21, 0x40	; 64
     706:	c7 01       	movw	r24, r14
     708:	b6 01       	movw	r22, r12
     70a:	50 d2       	rcall	.+1184   	; 0xbac <__cmpsf2>
     70c:	18 16       	cp	r1, r24
     70e:	8c f0       	brlt	.+34     	; 0x732 <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     710:	20 e0       	ldi	r18, 0x00	; 0
     712:	30 e0       	ldi	r19, 0x00	; 0
     714:	40 ea       	ldi	r20, 0xA0	; 160
     716:	51 e4       	ldi	r21, 0x41	; 65
     718:	c7 01       	movw	r24, r14
     71a:	b6 01       	movw	r22, r12
     71c:	4b d2       	rcall	.+1174   	; 0xbb4 <__divsf3>
     71e:	20 e0       	ldi	r18, 0x00	; 0
     720:	30 e4       	ldi	r19, 0x40	; 64
     722:	4c e1       	ldi	r20, 0x1C	; 28
     724:	57 e4       	ldi	r21, 0x47	; 71
     726:	c1 d3       	rcall	.+1922   	; 0xeaa <__mulsf3>
     728:	b2 d2       	rcall	.+1380   	; 0xc8e <__fixunssfsi>
     72a:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     72e:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     732:	ff 90       	pop	r15
     734:	ef 90       	pop	r14
     736:	df 90       	pop	r13
     738:	cf 90       	pop	r12
     73a:	08 95       	ret

0000073c <setupInit>:
#include "ADC.h"
#include "sleep.h"
#include "TWI_Master.h"

void setupInit(void){
	cli();
     73c:	f8 94       	cli
	USART_init(MYUBRR);
     73e:	87 e6       	ldi	r24, 0x67	; 103
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	52 d1       	rcall	.+676    	; 0x9e8 <USART_init>
	printf("finished uart setup2)");
     744:	8c e8       	ldi	r24, 0x8C	; 140
     746:	93 e0       	ldi	r25, 0x03	; 3
     748:	9f 93       	push	r25
     74a:	8f 93       	push	r24
	CAN_controller_init();
     74c:	66 d4       	rcall	.+2252   	; 0x101a <printf>
     74e:	b0 de       	rcall	.-672    	; 0x4b0 <CAN_controller_init>
	printf("finished can setup");
     750:	82 ea       	ldi	r24, 0xA2	; 162
     752:	93 e0       	ldi	r25, 0x03	; 3
     754:	9f 93       	push	r25
     756:	8f 93       	push	r24
	pwm_init();
     758:	60 d4       	rcall	.+2240   	; 0x101a <printf>
	printf("finished pwm");
     75a:	a3 df       	rcall	.-186    	; 0x6a2 <pwm_init>
     75c:	85 eb       	ldi	r24, 0xB5	; 181
     75e:	93 e0       	ldi	r25, 0x03	; 3
     760:	9f 93       	push	r25
     762:	8f 93       	push	r24
	ADC_init();
     764:	5a d4       	rcall	.+2228   	; 0x101a <printf>
	printf("Finished setup");
     766:	e2 de       	rcall	.-572    	; 0x52c <ADC_init>
     768:	82 ec       	ldi	r24, 0xC2	; 194
     76a:	93 e0       	ldi	r25, 0x03	; 3
     76c:	9f 93       	push	r25
     76e:	8f 93       	push	r24
	timer_init();
     770:	54 d4       	rcall	.+2216   	; 0x101a <printf>
     772:	84 d0       	rcall	.+264    	; 0x87c <timer_init>
	sleep_init();
     774:	0b d0       	rcall	.+22     	; 0x78c <sleep_init>
     776:	98 d0       	rcall	.+304    	; 0x8a8 <TWI_Master_Initialise>
	TWI_Master_Initialise();
     778:	78 94       	sei
     77a:	8d b7       	in	r24, 0x3d	; 61
	sei();
     77c:	9e b7       	in	r25, 0x3e	; 62
     77e:	08 96       	adiw	r24, 0x08	; 8
     780:	0f b6       	in	r0, 0x3f	; 63
     782:	f8 94       	cli
     784:	9e bf       	out	0x3e, r25	; 62
     786:	0f be       	out	0x3f, r0	; 63
     788:	8d bf       	out	0x3d, r24	; 61
     78a:	08 95       	ret

0000078c <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     78c:	83 b7       	in	r24, 0x33	; 51
     78e:	81 7f       	andi	r24, 0xF1	; 241
     790:	83 bf       	out	0x33, r24	; 51
     792:	08 95       	ret

00000794 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     794:	80 b7       	in	r24, 0x30	; 48
     796:	88 68       	ori	r24, 0x88	; 136
     798:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     79a:	ea e7       	ldi	r30, 0x7A	; 122
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	8f 77       	andi	r24, 0x7F	; 127
     7a2:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     7a4:	83 b7       	in	r24, 0x33	; 51
     7a6:	81 60       	ori	r24, 0x01	; 1
     7a8:	83 bf       	out	0x33, r24	; 51
     7aa:	88 95       	sleep
     7ac:	83 b7       	in	r24, 0x33	; 51
     7ae:	8e 7f       	andi	r24, 0xFE	; 254
     7b0:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     7b2:	80 81       	ld	r24, Z
     7b4:	80 68       	ori	r24, 0x80	; 128
     7b6:	80 83       	st	Z, r24
     7b8:	08 95       	ret

000007ba <slider_readPositionOverCAN>:
 *
 * Created: 01.11.2019 10:48:07
 *  Author: sanderfu
 */ 
#include "slider.h"
void slider_readPositionOverCAN(CAN_message_t mess) {
     7ba:	ef 92       	push	r14
     7bc:	ff 92       	push	r15
     7be:	0f 93       	push	r16
     7c0:	1f 93       	push	r17
     7c2:	cf 93       	push	r28
     7c4:	df 93       	push	r29
     7c6:	cd b7       	in	r28, 0x3d	; 61
     7c8:	de b7       	in	r29, 0x3e	; 62
     7ca:	2b 97       	sbiw	r28, 0x0b	; 11
     7cc:	0f b6       	in	r0, 0x3f	; 63
     7ce:	f8 94       	cli
     7d0:	de bf       	out	0x3e, r29	; 62
     7d2:	0f be       	out	0x3f, r0	; 63
     7d4:	cd bf       	out	0x3d, r28	; 61
     7d6:	e9 82       	std	Y+1, r14	; 0x01
     7d8:	fa 82       	std	Y+2, r15	; 0x02
     7da:	0b 83       	std	Y+3, r16	; 0x03
     7dc:	1c 83       	std	Y+4, r17	; 0x04
     7de:	2d 83       	std	Y+5, r18	; 0x05
     7e0:	3e 83       	std	Y+6, r19	; 0x06
     7e2:	4f 83       	std	Y+7, r20	; 0x07
     7e4:	58 87       	std	Y+8, r21	; 0x08
     7e6:	69 87       	std	Y+9, r22	; 0x09
     7e8:	7a 87       	std	Y+10, r23	; 0x0a
     7ea:	8b 87       	std	Y+11, r24	; 0x0b
	
	if (mess.ID == 0x02) {
     7ec:	89 85       	ldd	r24, Y+9	; 0x09
     7ee:	9a 85       	ldd	r25, Y+10	; 0x0a
     7f0:	02 97       	sbiw	r24, 0x02	; 2
     7f2:	31 f4       	brne	.+12     	; 0x800 <slider_readPositionOverCAN+0x46>
		slider_pos.left_pos = mess.data[0];
     7f4:	89 81       	ldd	r24, Y+1	; 0x01
     7f6:	e0 e0       	ldi	r30, 0x00	; 0
     7f8:	f4 e0       	ldi	r31, 0x04	; 4
     7fa:	80 83       	st	Z, r24
		slider_pos.right_pos = mess.data[1];
     7fc:	8a 81       	ldd	r24, Y+2	; 0x02
     7fe:	81 83       	std	Z+1, r24	; 0x01
	}
     800:	2b 96       	adiw	r28, 0x0b	; 11
     802:	0f b6       	in	r0, 0x3f	; 63
     804:	f8 94       	cli
     806:	de bf       	out	0x3e, r29	; 62
     808:	0f be       	out	0x3f, r0	; 63
     80a:	cd bf       	out	0x3d, r28	; 61
     80c:	df 91       	pop	r29
     80e:	cf 91       	pop	r28
     810:	1f 91       	pop	r17
     812:	0f 91       	pop	r16
     814:	ff 90       	pop	r15
     816:	ef 90       	pop	r14
     818:	08 95       	ret

0000081a <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     81a:	84 b1       	in	r24, 0x04	; 4
     81c:	87 60       	ori	r24, 0x07	; 7
     81e:	84 b9       	out	0x04, r24	; 4
     820:	27 9a       	sbi	0x04, 7	; 4
     822:	8c b5       	in	r24, 0x2c	; 44
     824:	81 65       	ori	r24, 0x51	; 81
     826:	8c bd       	out	0x2c, r24	; 44
     828:	2f 9a       	sbi	0x05, 7	; 5
     82a:	08 95       	ret

0000082c <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     82c:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     82e:	0d b4       	in	r0, 0x2d	; 45
     830:	07 fe       	sbrs	r0, 7
     832:	fd cf       	rjmp	.-6      	; 0x82e <SPI_masterWrite+0x2>

}
     834:	08 95       	ret

00000836 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     836:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     838:	0d b4       	in	r0, 0x2d	; 45
     83a:	07 fe       	sbrs	r0, 7
     83c:	fd cf       	rjmp	.-6      	; 0x838 <SPI_masterRead+0x2>
	return SPDR;
     83e:	8e b5       	in	r24, 0x2e	; 46
}
     840:	08 95       	ret

00000842 <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     842:	66 23       	and	r22, r22
     844:	69 f0       	breq	.+26     	; 0x860 <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     846:	45 b1       	in	r20, 0x05	; 5
     848:	21 e0       	ldi	r18, 0x01	; 1
     84a:	30 e0       	ldi	r19, 0x00	; 0
     84c:	b9 01       	movw	r22, r18
     84e:	02 c0       	rjmp	.+4      	; 0x854 <SPI_setChipSelect+0x12>
     850:	66 0f       	add	r22, r22
     852:	77 1f       	adc	r23, r23
     854:	8a 95       	dec	r24
     856:	e2 f7       	brpl	.-8      	; 0x850 <SPI_setChipSelect+0xe>
     858:	cb 01       	movw	r24, r22
     85a:	84 2b       	or	r24, r20
     85c:	85 b9       	out	0x05, r24	; 5
     85e:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     860:	45 b1       	in	r20, 0x05	; 5
     862:	21 e0       	ldi	r18, 0x01	; 1
     864:	30 e0       	ldi	r19, 0x00	; 0
     866:	b9 01       	movw	r22, r18
     868:	02 c0       	rjmp	.+4      	; 0x86e <SPI_setChipSelect+0x2c>
     86a:	66 0f       	add	r22, r22
     86c:	77 1f       	adc	r23, r23
     86e:	8a 95       	dec	r24
     870:	e2 f7       	brpl	.-8      	; 0x86a <SPI_setChipSelect+0x28>
     872:	cb 01       	movw	r24, r22
     874:	80 95       	com	r24
     876:	84 23       	and	r24, r20
     878:	85 b9       	out	0x05, r24	; 5
     87a:	08 95       	ret

0000087c <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     87c:	e1 e7       	ldi	r30, 0x71	; 113
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	84 60       	ori	r24, 0x04	; 4
     884:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     886:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     88a:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     88e:	80 e3       	ldi	r24, 0x30	; 48
     890:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     894:	85 e0       	ldi	r24, 0x05	; 5
     896:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     89a:	85 e3       	ldi	r24, 0x35	; 53
     89c:	9c e0       	ldi	r25, 0x0C	; 12
     89e:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     8a2:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     8a6:	08 95       	ret

000008a8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     8a8:	8c e0       	ldi	r24, 0x0C	; 12
     8aa:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     8ae:	8f ef       	ldi	r24, 0xFF	; 255
     8b0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     8b4:	84 e0       	ldi	r24, 0x04	; 4
     8b6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8ba:	08 95       	ret

000008bc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     8bc:	1f 92       	push	r1
     8be:	0f 92       	push	r0
     8c0:	0f b6       	in	r0, 0x3f	; 63
     8c2:	0f 92       	push	r0
     8c4:	11 24       	eor	r1, r1
     8c6:	0b b6       	in	r0, 0x3b	; 59
     8c8:	0f 92       	push	r0
     8ca:	2f 93       	push	r18
     8cc:	3f 93       	push	r19
     8ce:	8f 93       	push	r24
     8d0:	9f 93       	push	r25
     8d2:	af 93       	push	r26
     8d4:	bf 93       	push	r27
     8d6:	ef 93       	push	r30
     8d8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     8da:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     8de:	8e 2f       	mov	r24, r30
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	fc 01       	movw	r30, r24
     8e4:	38 97       	sbiw	r30, 0x08	; 8
     8e6:	e1 35       	cpi	r30, 0x51	; 81
     8e8:	f1 05       	cpc	r31, r1
     8ea:	08 f0       	brcs	.+2      	; 0x8ee <__vector_39+0x32>
     8ec:	57 c0       	rjmp	.+174    	; 0x99c <__vector_39+0xe0>
     8ee:	88 27       	eor	r24, r24
     8f0:	ee 58       	subi	r30, 0x8E	; 142
     8f2:	ff 4f       	sbci	r31, 0xFF	; 255
     8f4:	8f 4f       	sbci	r24, 0xFF	; 255
     8f6:	3f c3       	rjmp	.+1662   	; 0xf76 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8f8:	10 92 ea 03 	sts	0x03EA, r1	; 0x8003ea <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8fc:	e0 91 ea 03 	lds	r30, 0x03EA	; 0x8003ea <TWI_bufPtr.1672>
     900:	80 91 ec 03 	lds	r24, 0x03EC	; 0x8003ec <TWI_msgSize>
     904:	e8 17       	cp	r30, r24
     906:	70 f4       	brcc	.+28     	; 0x924 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     908:	81 e0       	ldi	r24, 0x01	; 1
     90a:	8e 0f       	add	r24, r30
     90c:	80 93 ea 03 	sts	0x03EA, r24	; 0x8003ea <TWI_bufPtr.1672>
     910:	f0 e0       	ldi	r31, 0x00	; 0
     912:	e3 51       	subi	r30, 0x13	; 19
     914:	fc 4f       	sbci	r31, 0xFC	; 252
     916:	80 81       	ld	r24, Z
     918:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     91c:	85 e8       	ldi	r24, 0x85	; 133
     91e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     922:	43 c0       	rjmp	.+134    	; 0x9aa <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     924:	80 91 eb 03 	lds	r24, 0x03EB	; 0x8003eb <TWI_statusReg>
     928:	81 60       	ori	r24, 0x01	; 1
     92a:	80 93 eb 03 	sts	0x03EB, r24	; 0x8003eb <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     92e:	84 e9       	ldi	r24, 0x94	; 148
     930:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     934:	3a c0       	rjmp	.+116    	; 0x9aa <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     936:	e0 91 ea 03 	lds	r30, 0x03EA	; 0x8003ea <TWI_bufPtr.1672>
     93a:	81 e0       	ldi	r24, 0x01	; 1
     93c:	8e 0f       	add	r24, r30
     93e:	80 93 ea 03 	sts	0x03EA, r24	; 0x8003ea <TWI_bufPtr.1672>
     942:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     946:	f0 e0       	ldi	r31, 0x00	; 0
     948:	e3 51       	subi	r30, 0x13	; 19
     94a:	fc 4f       	sbci	r31, 0xFC	; 252
     94c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     94e:	20 91 ea 03 	lds	r18, 0x03EA	; 0x8003ea <TWI_bufPtr.1672>
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	80 91 ec 03 	lds	r24, 0x03EC	; 0x8003ec <TWI_msgSize>
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	01 97       	sbiw	r24, 0x01	; 1
     95c:	28 17       	cp	r18, r24
     95e:	39 07       	cpc	r19, r25
     960:	24 f4       	brge	.+8      	; 0x96a <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     962:	85 ec       	ldi	r24, 0xC5	; 197
     964:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     968:	20 c0       	rjmp	.+64     	; 0x9aa <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     96a:	85 e8       	ldi	r24, 0x85	; 133
     96c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     970:	1c c0       	rjmp	.+56     	; 0x9aa <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     972:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     976:	e0 91 ea 03 	lds	r30, 0x03EA	; 0x8003ea <TWI_bufPtr.1672>
     97a:	f0 e0       	ldi	r31, 0x00	; 0
     97c:	e3 51       	subi	r30, 0x13	; 19
     97e:	fc 4f       	sbci	r31, 0xFC	; 252
     980:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     982:	80 91 eb 03 	lds	r24, 0x03EB	; 0x8003eb <TWI_statusReg>
     986:	81 60       	ori	r24, 0x01	; 1
     988:	80 93 eb 03 	sts	0x03EB, r24	; 0x8003eb <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     98c:	84 e9       	ldi	r24, 0x94	; 148
     98e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     992:	0b c0       	rjmp	.+22     	; 0x9aa <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     994:	85 ea       	ldi	r24, 0xA5	; 165
     996:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     99a:	07 c0       	rjmp	.+14     	; 0x9aa <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     99c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     9a0:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     9a4:	84 e0       	ldi	r24, 0x04	; 4
     9a6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     9aa:	ff 91       	pop	r31
     9ac:	ef 91       	pop	r30
     9ae:	bf 91       	pop	r27
     9b0:	af 91       	pop	r26
     9b2:	9f 91       	pop	r25
     9b4:	8f 91       	pop	r24
     9b6:	3f 91       	pop	r19
     9b8:	2f 91       	pop	r18
     9ba:	0f 90       	pop	r0
     9bc:	0b be       	out	0x3b, r0	; 59
     9be:	0f 90       	pop	r0
     9c0:	0f be       	out	0x3f, r0	; 63
     9c2:	0f 90       	pop	r0
     9c4:	1f 90       	pop	r1
     9c6:	18 95       	reti

000009c8 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     9c8:	e0 ec       	ldi	r30, 0xC0	; 192
     9ca:	f0 e0       	ldi	r31, 0x00	; 0
     9cc:	90 81       	ld	r25, Z
     9ce:	95 ff       	sbrs	r25, 5
     9d0:	fd cf       	rjmp	.-6      	; 0x9cc <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     9d2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     9d6:	08 95       	ret

000009d8 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     9d8:	e0 ec       	ldi	r30, 0xC0	; 192
     9da:	f0 e0       	ldi	r31, 0x00	; 0
     9dc:	80 81       	ld	r24, Z
     9de:	88 23       	and	r24, r24
     9e0:	ec f7       	brge	.-6      	; 0x9dc <USART_receiveChar+0x4>
		;
	
	return UDR0;
     9e2:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     9e6:	08 95       	ret

000009e8 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     9e8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     9ec:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     9f0:	88 e1       	ldi	r24, 0x18	; 24
     9f2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     9f6:	8e e0       	ldi	r24, 0x0E	; 14
     9f8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     9fc:	6c ee       	ldi	r22, 0xEC	; 236
     9fe:	74 e0       	ldi	r23, 0x04	; 4
     a00:	84 ee       	ldi	r24, 0xE4	; 228
     a02:	94 e0       	ldi	r25, 0x04	; 4
     a04:	c0 d2       	rcall	.+1408   	; 0xf86 <fdevopen>
     a06:	90 93 03 04 	sts	0x0403, r25	; 0x800403 <uart+0x1>
     a0a:	80 93 02 04 	sts	0x0402, r24	; 0x800402 <uart>
	printf("uart setup finished\n\r");
     a0e:	81 ed       	ldi	r24, 0xD1	; 209
     a10:	93 e0       	ldi	r25, 0x03	; 3
     a12:	9f 93       	push	r25
     a14:	8f 93       	push	r24
     a16:	01 d3       	rcall	.+1538   	; 0x101a <printf>
}
     a18:	0f 90       	pop	r0
     a1a:	0f 90       	pop	r0
     a1c:	08 95       	ret

00000a1e <__subsf3>:
     a1e:	50 58       	subi	r21, 0x80	; 128

00000a20 <__addsf3>:
     a20:	bb 27       	eor	r27, r27
     a22:	aa 27       	eor	r26, r26
     a24:	0e d0       	rcall	.+28     	; 0xa42 <__addsf3x>
     a26:	fc c1       	rjmp	.+1016   	; 0xe20 <__fp_round>
     a28:	ed d1       	rcall	.+986    	; 0xe04 <__fp_pscA>
     a2a:	30 f0       	brcs	.+12     	; 0xa38 <__addsf3+0x18>
     a2c:	f2 d1       	rcall	.+996    	; 0xe12 <__fp_pscB>
     a2e:	20 f0       	brcs	.+8      	; 0xa38 <__addsf3+0x18>
     a30:	31 f4       	brne	.+12     	; 0xa3e <__addsf3+0x1e>
     a32:	9f 3f       	cpi	r25, 0xFF	; 255
     a34:	11 f4       	brne	.+4      	; 0xa3a <__addsf3+0x1a>
     a36:	1e f4       	brtc	.+6      	; 0xa3e <__addsf3+0x1e>
     a38:	bd c1       	rjmp	.+890    	; 0xdb4 <__fp_nan>
     a3a:	0e f4       	brtc	.+2      	; 0xa3e <__addsf3+0x1e>
     a3c:	e0 95       	com	r30
     a3e:	e7 fb       	bst	r30, 7
     a40:	b3 c1       	rjmp	.+870    	; 0xda8 <__fp_inf>

00000a42 <__addsf3x>:
     a42:	e9 2f       	mov	r30, r25
     a44:	fe d1       	rcall	.+1020   	; 0xe42 <__fp_split3>
     a46:	80 f3       	brcs	.-32     	; 0xa28 <__addsf3+0x8>
     a48:	ba 17       	cp	r27, r26
     a4a:	62 07       	cpc	r22, r18
     a4c:	73 07       	cpc	r23, r19
     a4e:	84 07       	cpc	r24, r20
     a50:	95 07       	cpc	r25, r21
     a52:	18 f0       	brcs	.+6      	; 0xa5a <__addsf3x+0x18>
     a54:	71 f4       	brne	.+28     	; 0xa72 <__addsf3x+0x30>
     a56:	9e f5       	brtc	.+102    	; 0xabe <__addsf3x+0x7c>
     a58:	16 c2       	rjmp	.+1068   	; 0xe86 <__fp_zero>
     a5a:	0e f4       	brtc	.+2      	; 0xa5e <__addsf3x+0x1c>
     a5c:	e0 95       	com	r30
     a5e:	0b 2e       	mov	r0, r27
     a60:	ba 2f       	mov	r27, r26
     a62:	a0 2d       	mov	r26, r0
     a64:	0b 01       	movw	r0, r22
     a66:	b9 01       	movw	r22, r18
     a68:	90 01       	movw	r18, r0
     a6a:	0c 01       	movw	r0, r24
     a6c:	ca 01       	movw	r24, r20
     a6e:	a0 01       	movw	r20, r0
     a70:	11 24       	eor	r1, r1
     a72:	ff 27       	eor	r31, r31
     a74:	59 1b       	sub	r21, r25
     a76:	99 f0       	breq	.+38     	; 0xa9e <__addsf3x+0x5c>
     a78:	59 3f       	cpi	r21, 0xF9	; 249
     a7a:	50 f4       	brcc	.+20     	; 0xa90 <__addsf3x+0x4e>
     a7c:	50 3e       	cpi	r21, 0xE0	; 224
     a7e:	68 f1       	brcs	.+90     	; 0xada <__addsf3x+0x98>
     a80:	1a 16       	cp	r1, r26
     a82:	f0 40       	sbci	r31, 0x00	; 0
     a84:	a2 2f       	mov	r26, r18
     a86:	23 2f       	mov	r18, r19
     a88:	34 2f       	mov	r19, r20
     a8a:	44 27       	eor	r20, r20
     a8c:	58 5f       	subi	r21, 0xF8	; 248
     a8e:	f3 cf       	rjmp	.-26     	; 0xa76 <__addsf3x+0x34>
     a90:	46 95       	lsr	r20
     a92:	37 95       	ror	r19
     a94:	27 95       	ror	r18
     a96:	a7 95       	ror	r26
     a98:	f0 40       	sbci	r31, 0x00	; 0
     a9a:	53 95       	inc	r21
     a9c:	c9 f7       	brne	.-14     	; 0xa90 <__addsf3x+0x4e>
     a9e:	7e f4       	brtc	.+30     	; 0xabe <__addsf3x+0x7c>
     aa0:	1f 16       	cp	r1, r31
     aa2:	ba 0b       	sbc	r27, r26
     aa4:	62 0b       	sbc	r22, r18
     aa6:	73 0b       	sbc	r23, r19
     aa8:	84 0b       	sbc	r24, r20
     aaa:	ba f0       	brmi	.+46     	; 0xada <__addsf3x+0x98>
     aac:	91 50       	subi	r25, 0x01	; 1
     aae:	a1 f0       	breq	.+40     	; 0xad8 <__addsf3x+0x96>
     ab0:	ff 0f       	add	r31, r31
     ab2:	bb 1f       	adc	r27, r27
     ab4:	66 1f       	adc	r22, r22
     ab6:	77 1f       	adc	r23, r23
     ab8:	88 1f       	adc	r24, r24
     aba:	c2 f7       	brpl	.-16     	; 0xaac <__addsf3x+0x6a>
     abc:	0e c0       	rjmp	.+28     	; 0xada <__addsf3x+0x98>
     abe:	ba 0f       	add	r27, r26
     ac0:	62 1f       	adc	r22, r18
     ac2:	73 1f       	adc	r23, r19
     ac4:	84 1f       	adc	r24, r20
     ac6:	48 f4       	brcc	.+18     	; 0xada <__addsf3x+0x98>
     ac8:	87 95       	ror	r24
     aca:	77 95       	ror	r23
     acc:	67 95       	ror	r22
     ace:	b7 95       	ror	r27
     ad0:	f7 95       	ror	r31
     ad2:	9e 3f       	cpi	r25, 0xFE	; 254
     ad4:	08 f0       	brcs	.+2      	; 0xad8 <__addsf3x+0x96>
     ad6:	b3 cf       	rjmp	.-154    	; 0xa3e <__addsf3+0x1e>
     ad8:	93 95       	inc	r25
     ada:	88 0f       	add	r24, r24
     adc:	08 f0       	brcs	.+2      	; 0xae0 <__addsf3x+0x9e>
     ade:	99 27       	eor	r25, r25
     ae0:	ee 0f       	add	r30, r30
     ae2:	97 95       	ror	r25
     ae4:	87 95       	ror	r24
     ae6:	08 95       	ret
     ae8:	8d d1       	rcall	.+794    	; 0xe04 <__fp_pscA>
     aea:	58 f0       	brcs	.+22     	; 0xb02 <__addsf3x+0xc0>
     aec:	80 e8       	ldi	r24, 0x80	; 128
     aee:	91 e0       	ldi	r25, 0x01	; 1
     af0:	09 f4       	brne	.+2      	; 0xaf4 <__addsf3x+0xb2>
     af2:	9e ef       	ldi	r25, 0xFE	; 254
     af4:	8e d1       	rcall	.+796    	; 0xe12 <__fp_pscB>
     af6:	28 f0       	brcs	.+10     	; 0xb02 <__addsf3x+0xc0>
     af8:	40 e8       	ldi	r20, 0x80	; 128
     afa:	51 e0       	ldi	r21, 0x01	; 1
     afc:	59 f4       	brne	.+22     	; 0xb14 <atan2+0xe>
     afe:	5e ef       	ldi	r21, 0xFE	; 254
     b00:	09 c0       	rjmp	.+18     	; 0xb14 <atan2+0xe>
     b02:	58 c1       	rjmp	.+688    	; 0xdb4 <__fp_nan>
     b04:	c0 c1       	rjmp	.+896    	; 0xe86 <__fp_zero>

00000b06 <atan2>:
     b06:	e9 2f       	mov	r30, r25
     b08:	e0 78       	andi	r30, 0x80	; 128
     b0a:	9b d1       	rcall	.+822    	; 0xe42 <__fp_split3>
     b0c:	68 f3       	brcs	.-38     	; 0xae8 <__addsf3x+0xa6>
     b0e:	09 2e       	mov	r0, r25
     b10:	05 2a       	or	r0, r21
     b12:	c1 f3       	breq	.-16     	; 0xb04 <__addsf3x+0xc2>
     b14:	26 17       	cp	r18, r22
     b16:	37 07       	cpc	r19, r23
     b18:	48 07       	cpc	r20, r24
     b1a:	59 07       	cpc	r21, r25
     b1c:	38 f0       	brcs	.+14     	; 0xb2c <atan2+0x26>
     b1e:	0e 2e       	mov	r0, r30
     b20:	07 f8       	bld	r0, 7
     b22:	e0 25       	eor	r30, r0
     b24:	69 f0       	breq	.+26     	; 0xb40 <atan2+0x3a>
     b26:	e0 25       	eor	r30, r0
     b28:	e0 64       	ori	r30, 0x40	; 64
     b2a:	0a c0       	rjmp	.+20     	; 0xb40 <atan2+0x3a>
     b2c:	ef 63       	ori	r30, 0x3F	; 63
     b2e:	07 f8       	bld	r0, 7
     b30:	00 94       	com	r0
     b32:	07 fa       	bst	r0, 7
     b34:	db 01       	movw	r26, r22
     b36:	b9 01       	movw	r22, r18
     b38:	9d 01       	movw	r18, r26
     b3a:	dc 01       	movw	r26, r24
     b3c:	ca 01       	movw	r24, r20
     b3e:	ad 01       	movw	r20, r26
     b40:	ef 93       	push	r30
     b42:	47 d0       	rcall	.+142    	; 0xbd2 <__divsf3_pse>
     b44:	6d d1       	rcall	.+730    	; 0xe20 <__fp_round>
     b46:	0a d0       	rcall	.+20     	; 0xb5c <atan>
     b48:	5f 91       	pop	r21
     b4a:	55 23       	and	r21, r21
     b4c:	31 f0       	breq	.+12     	; 0xb5a <atan2+0x54>
     b4e:	2b ed       	ldi	r18, 0xDB	; 219
     b50:	3f e0       	ldi	r19, 0x0F	; 15
     b52:	49 e4       	ldi	r20, 0x49	; 73
     b54:	50 fd       	sbrc	r21, 0
     b56:	49 ec       	ldi	r20, 0xC9	; 201
     b58:	63 cf       	rjmp	.-314    	; 0xa20 <__addsf3>
     b5a:	08 95       	ret

00000b5c <atan>:
     b5c:	df 93       	push	r29
     b5e:	dd 27       	eor	r29, r29
     b60:	b9 2f       	mov	r27, r25
     b62:	bf 77       	andi	r27, 0x7F	; 127
     b64:	40 e8       	ldi	r20, 0x80	; 128
     b66:	5f e3       	ldi	r21, 0x3F	; 63
     b68:	16 16       	cp	r1, r22
     b6a:	17 06       	cpc	r1, r23
     b6c:	48 07       	cpc	r20, r24
     b6e:	5b 07       	cpc	r21, r27
     b70:	10 f4       	brcc	.+4      	; 0xb76 <atan+0x1a>
     b72:	d9 2f       	mov	r29, r25
     b74:	93 d1       	rcall	.+806    	; 0xe9c <inverse>
     b76:	9f 93       	push	r25
     b78:	8f 93       	push	r24
     b7a:	7f 93       	push	r23
     b7c:	6f 93       	push	r22
     b7e:	f8 d1       	rcall	.+1008   	; 0xf70 <square>
     b80:	e6 e8       	ldi	r30, 0x86	; 134
     b82:	f1 e0       	ldi	r31, 0x01	; 1
     b84:	1a d1       	rcall	.+564    	; 0xdba <__fp_powser>
     b86:	4c d1       	rcall	.+664    	; 0xe20 <__fp_round>
     b88:	2f 91       	pop	r18
     b8a:	3f 91       	pop	r19
     b8c:	4f 91       	pop	r20
     b8e:	5f 91       	pop	r21
     b90:	98 d1       	rcall	.+816    	; 0xec2 <__mulsf3x>
     b92:	dd 23       	and	r29, r29
     b94:	49 f0       	breq	.+18     	; 0xba8 <atan+0x4c>
     b96:	90 58       	subi	r25, 0x80	; 128
     b98:	a2 ea       	ldi	r26, 0xA2	; 162
     b9a:	2a ed       	ldi	r18, 0xDA	; 218
     b9c:	3f e0       	ldi	r19, 0x0F	; 15
     b9e:	49 ec       	ldi	r20, 0xC9	; 201
     ba0:	5f e3       	ldi	r21, 0x3F	; 63
     ba2:	d0 78       	andi	r29, 0x80	; 128
     ba4:	5d 27       	eor	r21, r29
     ba6:	4d df       	rcall	.-358    	; 0xa42 <__addsf3x>
     ba8:	df 91       	pop	r29
     baa:	3a c1       	rjmp	.+628    	; 0xe20 <__fp_round>

00000bac <__cmpsf2>:
     bac:	d9 d0       	rcall	.+434    	; 0xd60 <__fp_cmp>
     bae:	08 f4       	brcc	.+2      	; 0xbb2 <__cmpsf2+0x6>
     bb0:	81 e0       	ldi	r24, 0x01	; 1
     bb2:	08 95       	ret

00000bb4 <__divsf3>:
     bb4:	0c d0       	rcall	.+24     	; 0xbce <__divsf3x>
     bb6:	34 c1       	rjmp	.+616    	; 0xe20 <__fp_round>
     bb8:	2c d1       	rcall	.+600    	; 0xe12 <__fp_pscB>
     bba:	40 f0       	brcs	.+16     	; 0xbcc <__divsf3+0x18>
     bbc:	23 d1       	rcall	.+582    	; 0xe04 <__fp_pscA>
     bbe:	30 f0       	brcs	.+12     	; 0xbcc <__divsf3+0x18>
     bc0:	21 f4       	brne	.+8      	; 0xbca <__divsf3+0x16>
     bc2:	5f 3f       	cpi	r21, 0xFF	; 255
     bc4:	19 f0       	breq	.+6      	; 0xbcc <__divsf3+0x18>
     bc6:	f0 c0       	rjmp	.+480    	; 0xda8 <__fp_inf>
     bc8:	51 11       	cpse	r21, r1
     bca:	5e c1       	rjmp	.+700    	; 0xe88 <__fp_szero>
     bcc:	f3 c0       	rjmp	.+486    	; 0xdb4 <__fp_nan>

00000bce <__divsf3x>:
     bce:	39 d1       	rcall	.+626    	; 0xe42 <__fp_split3>
     bd0:	98 f3       	brcs	.-26     	; 0xbb8 <__divsf3+0x4>

00000bd2 <__divsf3_pse>:
     bd2:	99 23       	and	r25, r25
     bd4:	c9 f3       	breq	.-14     	; 0xbc8 <__divsf3+0x14>
     bd6:	55 23       	and	r21, r21
     bd8:	b1 f3       	breq	.-20     	; 0xbc6 <__divsf3+0x12>
     bda:	95 1b       	sub	r25, r21
     bdc:	55 0b       	sbc	r21, r21
     bde:	bb 27       	eor	r27, r27
     be0:	aa 27       	eor	r26, r26
     be2:	62 17       	cp	r22, r18
     be4:	73 07       	cpc	r23, r19
     be6:	84 07       	cpc	r24, r20
     be8:	38 f0       	brcs	.+14     	; 0xbf8 <__divsf3_pse+0x26>
     bea:	9f 5f       	subi	r25, 0xFF	; 255
     bec:	5f 4f       	sbci	r21, 0xFF	; 255
     bee:	22 0f       	add	r18, r18
     bf0:	33 1f       	adc	r19, r19
     bf2:	44 1f       	adc	r20, r20
     bf4:	aa 1f       	adc	r26, r26
     bf6:	a9 f3       	breq	.-22     	; 0xbe2 <__divsf3_pse+0x10>
     bf8:	33 d0       	rcall	.+102    	; 0xc60 <__divsf3_pse+0x8e>
     bfa:	0e 2e       	mov	r0, r30
     bfc:	3a f0       	brmi	.+14     	; 0xc0c <__divsf3_pse+0x3a>
     bfe:	e0 e8       	ldi	r30, 0x80	; 128
     c00:	30 d0       	rcall	.+96     	; 0xc62 <__divsf3_pse+0x90>
     c02:	91 50       	subi	r25, 0x01	; 1
     c04:	50 40       	sbci	r21, 0x00	; 0
     c06:	e6 95       	lsr	r30
     c08:	00 1c       	adc	r0, r0
     c0a:	ca f7       	brpl	.-14     	; 0xbfe <__divsf3_pse+0x2c>
     c0c:	29 d0       	rcall	.+82     	; 0xc60 <__divsf3_pse+0x8e>
     c0e:	fe 2f       	mov	r31, r30
     c10:	27 d0       	rcall	.+78     	; 0xc60 <__divsf3_pse+0x8e>
     c12:	66 0f       	add	r22, r22
     c14:	77 1f       	adc	r23, r23
     c16:	88 1f       	adc	r24, r24
     c18:	bb 1f       	adc	r27, r27
     c1a:	26 17       	cp	r18, r22
     c1c:	37 07       	cpc	r19, r23
     c1e:	48 07       	cpc	r20, r24
     c20:	ab 07       	cpc	r26, r27
     c22:	b0 e8       	ldi	r27, 0x80	; 128
     c24:	09 f0       	breq	.+2      	; 0xc28 <__divsf3_pse+0x56>
     c26:	bb 0b       	sbc	r27, r27
     c28:	80 2d       	mov	r24, r0
     c2a:	bf 01       	movw	r22, r30
     c2c:	ff 27       	eor	r31, r31
     c2e:	93 58       	subi	r25, 0x83	; 131
     c30:	5f 4f       	sbci	r21, 0xFF	; 255
     c32:	2a f0       	brmi	.+10     	; 0xc3e <__divsf3_pse+0x6c>
     c34:	9e 3f       	cpi	r25, 0xFE	; 254
     c36:	51 05       	cpc	r21, r1
     c38:	68 f0       	brcs	.+26     	; 0xc54 <__divsf3_pse+0x82>
     c3a:	b6 c0       	rjmp	.+364    	; 0xda8 <__fp_inf>
     c3c:	25 c1       	rjmp	.+586    	; 0xe88 <__fp_szero>
     c3e:	5f 3f       	cpi	r21, 0xFF	; 255
     c40:	ec f3       	brlt	.-6      	; 0xc3c <__divsf3_pse+0x6a>
     c42:	98 3e       	cpi	r25, 0xE8	; 232
     c44:	dc f3       	brlt	.-10     	; 0xc3c <__divsf3_pse+0x6a>
     c46:	86 95       	lsr	r24
     c48:	77 95       	ror	r23
     c4a:	67 95       	ror	r22
     c4c:	b7 95       	ror	r27
     c4e:	f7 95       	ror	r31
     c50:	9f 5f       	subi	r25, 0xFF	; 255
     c52:	c9 f7       	brne	.-14     	; 0xc46 <__divsf3_pse+0x74>
     c54:	88 0f       	add	r24, r24
     c56:	91 1d       	adc	r25, r1
     c58:	96 95       	lsr	r25
     c5a:	87 95       	ror	r24
     c5c:	97 f9       	bld	r25, 7
     c5e:	08 95       	ret
     c60:	e1 e0       	ldi	r30, 0x01	; 1
     c62:	66 0f       	add	r22, r22
     c64:	77 1f       	adc	r23, r23
     c66:	88 1f       	adc	r24, r24
     c68:	bb 1f       	adc	r27, r27
     c6a:	62 17       	cp	r22, r18
     c6c:	73 07       	cpc	r23, r19
     c6e:	84 07       	cpc	r24, r20
     c70:	ba 07       	cpc	r27, r26
     c72:	20 f0       	brcs	.+8      	; 0xc7c <__divsf3_pse+0xaa>
     c74:	62 1b       	sub	r22, r18
     c76:	73 0b       	sbc	r23, r19
     c78:	84 0b       	sbc	r24, r20
     c7a:	ba 0b       	sbc	r27, r26
     c7c:	ee 1f       	adc	r30, r30
     c7e:	88 f7       	brcc	.-30     	; 0xc62 <__divsf3_pse+0x90>
     c80:	e0 95       	com	r30
     c82:	08 95       	ret

00000c84 <__fixsfsi>:
     c84:	04 d0       	rcall	.+8      	; 0xc8e <__fixunssfsi>
     c86:	68 94       	set
     c88:	b1 11       	cpse	r27, r1
     c8a:	fe c0       	rjmp	.+508    	; 0xe88 <__fp_szero>
     c8c:	08 95       	ret

00000c8e <__fixunssfsi>:
     c8e:	e1 d0       	rcall	.+450    	; 0xe52 <__fp_splitA>
     c90:	88 f0       	brcs	.+34     	; 0xcb4 <__fixunssfsi+0x26>
     c92:	9f 57       	subi	r25, 0x7F	; 127
     c94:	90 f0       	brcs	.+36     	; 0xcba <__fixunssfsi+0x2c>
     c96:	b9 2f       	mov	r27, r25
     c98:	99 27       	eor	r25, r25
     c9a:	b7 51       	subi	r27, 0x17	; 23
     c9c:	a0 f0       	brcs	.+40     	; 0xcc6 <__fixunssfsi+0x38>
     c9e:	d1 f0       	breq	.+52     	; 0xcd4 <__fixunssfsi+0x46>
     ca0:	66 0f       	add	r22, r22
     ca2:	77 1f       	adc	r23, r23
     ca4:	88 1f       	adc	r24, r24
     ca6:	99 1f       	adc	r25, r25
     ca8:	1a f0       	brmi	.+6      	; 0xcb0 <__fixunssfsi+0x22>
     caa:	ba 95       	dec	r27
     cac:	c9 f7       	brne	.-14     	; 0xca0 <__fixunssfsi+0x12>
     cae:	12 c0       	rjmp	.+36     	; 0xcd4 <__fixunssfsi+0x46>
     cb0:	b1 30       	cpi	r27, 0x01	; 1
     cb2:	81 f0       	breq	.+32     	; 0xcd4 <__fixunssfsi+0x46>
     cb4:	e8 d0       	rcall	.+464    	; 0xe86 <__fp_zero>
     cb6:	b1 e0       	ldi	r27, 0x01	; 1
     cb8:	08 95       	ret
     cba:	e5 c0       	rjmp	.+458    	; 0xe86 <__fp_zero>
     cbc:	67 2f       	mov	r22, r23
     cbe:	78 2f       	mov	r23, r24
     cc0:	88 27       	eor	r24, r24
     cc2:	b8 5f       	subi	r27, 0xF8	; 248
     cc4:	39 f0       	breq	.+14     	; 0xcd4 <__fixunssfsi+0x46>
     cc6:	b9 3f       	cpi	r27, 0xF9	; 249
     cc8:	cc f3       	brlt	.-14     	; 0xcbc <__fixunssfsi+0x2e>
     cca:	86 95       	lsr	r24
     ccc:	77 95       	ror	r23
     cce:	67 95       	ror	r22
     cd0:	b3 95       	inc	r27
     cd2:	d9 f7       	brne	.-10     	; 0xcca <__fixunssfsi+0x3c>
     cd4:	3e f4       	brtc	.+14     	; 0xce4 <__fixunssfsi+0x56>
     cd6:	90 95       	com	r25
     cd8:	80 95       	com	r24
     cda:	70 95       	com	r23
     cdc:	61 95       	neg	r22
     cde:	7f 4f       	sbci	r23, 0xFF	; 255
     ce0:	8f 4f       	sbci	r24, 0xFF	; 255
     ce2:	9f 4f       	sbci	r25, 0xFF	; 255
     ce4:	08 95       	ret

00000ce6 <__floatunsisf>:
     ce6:	e8 94       	clt
     ce8:	09 c0       	rjmp	.+18     	; 0xcfc <__floatsisf+0x12>

00000cea <__floatsisf>:
     cea:	97 fb       	bst	r25, 7
     cec:	3e f4       	brtc	.+14     	; 0xcfc <__floatsisf+0x12>
     cee:	90 95       	com	r25
     cf0:	80 95       	com	r24
     cf2:	70 95       	com	r23
     cf4:	61 95       	neg	r22
     cf6:	7f 4f       	sbci	r23, 0xFF	; 255
     cf8:	8f 4f       	sbci	r24, 0xFF	; 255
     cfa:	9f 4f       	sbci	r25, 0xFF	; 255
     cfc:	99 23       	and	r25, r25
     cfe:	a9 f0       	breq	.+42     	; 0xd2a <__floatsisf+0x40>
     d00:	f9 2f       	mov	r31, r25
     d02:	96 e9       	ldi	r25, 0x96	; 150
     d04:	bb 27       	eor	r27, r27
     d06:	93 95       	inc	r25
     d08:	f6 95       	lsr	r31
     d0a:	87 95       	ror	r24
     d0c:	77 95       	ror	r23
     d0e:	67 95       	ror	r22
     d10:	b7 95       	ror	r27
     d12:	f1 11       	cpse	r31, r1
     d14:	f8 cf       	rjmp	.-16     	; 0xd06 <__floatsisf+0x1c>
     d16:	fa f4       	brpl	.+62     	; 0xd56 <__floatsisf+0x6c>
     d18:	bb 0f       	add	r27, r27
     d1a:	11 f4       	brne	.+4      	; 0xd20 <__floatsisf+0x36>
     d1c:	60 ff       	sbrs	r22, 0
     d1e:	1b c0       	rjmp	.+54     	; 0xd56 <__floatsisf+0x6c>
     d20:	6f 5f       	subi	r22, 0xFF	; 255
     d22:	7f 4f       	sbci	r23, 0xFF	; 255
     d24:	8f 4f       	sbci	r24, 0xFF	; 255
     d26:	9f 4f       	sbci	r25, 0xFF	; 255
     d28:	16 c0       	rjmp	.+44     	; 0xd56 <__floatsisf+0x6c>
     d2a:	88 23       	and	r24, r24
     d2c:	11 f0       	breq	.+4      	; 0xd32 <__floatsisf+0x48>
     d2e:	96 e9       	ldi	r25, 0x96	; 150
     d30:	11 c0       	rjmp	.+34     	; 0xd54 <__floatsisf+0x6a>
     d32:	77 23       	and	r23, r23
     d34:	21 f0       	breq	.+8      	; 0xd3e <__floatsisf+0x54>
     d36:	9e e8       	ldi	r25, 0x8E	; 142
     d38:	87 2f       	mov	r24, r23
     d3a:	76 2f       	mov	r23, r22
     d3c:	05 c0       	rjmp	.+10     	; 0xd48 <__floatsisf+0x5e>
     d3e:	66 23       	and	r22, r22
     d40:	71 f0       	breq	.+28     	; 0xd5e <__floatsisf+0x74>
     d42:	96 e8       	ldi	r25, 0x86	; 134
     d44:	86 2f       	mov	r24, r22
     d46:	70 e0       	ldi	r23, 0x00	; 0
     d48:	60 e0       	ldi	r22, 0x00	; 0
     d4a:	2a f0       	brmi	.+10     	; 0xd56 <__floatsisf+0x6c>
     d4c:	9a 95       	dec	r25
     d4e:	66 0f       	add	r22, r22
     d50:	77 1f       	adc	r23, r23
     d52:	88 1f       	adc	r24, r24
     d54:	da f7       	brpl	.-10     	; 0xd4c <__floatsisf+0x62>
     d56:	88 0f       	add	r24, r24
     d58:	96 95       	lsr	r25
     d5a:	87 95       	ror	r24
     d5c:	97 f9       	bld	r25, 7
     d5e:	08 95       	ret

00000d60 <__fp_cmp>:
     d60:	99 0f       	add	r25, r25
     d62:	00 08       	sbc	r0, r0
     d64:	55 0f       	add	r21, r21
     d66:	aa 0b       	sbc	r26, r26
     d68:	e0 e8       	ldi	r30, 0x80	; 128
     d6a:	fe ef       	ldi	r31, 0xFE	; 254
     d6c:	16 16       	cp	r1, r22
     d6e:	17 06       	cpc	r1, r23
     d70:	e8 07       	cpc	r30, r24
     d72:	f9 07       	cpc	r31, r25
     d74:	c0 f0       	brcs	.+48     	; 0xda6 <__fp_cmp+0x46>
     d76:	12 16       	cp	r1, r18
     d78:	13 06       	cpc	r1, r19
     d7a:	e4 07       	cpc	r30, r20
     d7c:	f5 07       	cpc	r31, r21
     d7e:	98 f0       	brcs	.+38     	; 0xda6 <__fp_cmp+0x46>
     d80:	62 1b       	sub	r22, r18
     d82:	73 0b       	sbc	r23, r19
     d84:	84 0b       	sbc	r24, r20
     d86:	95 0b       	sbc	r25, r21
     d88:	39 f4       	brne	.+14     	; 0xd98 <__fp_cmp+0x38>
     d8a:	0a 26       	eor	r0, r26
     d8c:	61 f0       	breq	.+24     	; 0xda6 <__fp_cmp+0x46>
     d8e:	23 2b       	or	r18, r19
     d90:	24 2b       	or	r18, r20
     d92:	25 2b       	or	r18, r21
     d94:	21 f4       	brne	.+8      	; 0xd9e <__fp_cmp+0x3e>
     d96:	08 95       	ret
     d98:	0a 26       	eor	r0, r26
     d9a:	09 f4       	brne	.+2      	; 0xd9e <__fp_cmp+0x3e>
     d9c:	a1 40       	sbci	r26, 0x01	; 1
     d9e:	a6 95       	lsr	r26
     da0:	8f ef       	ldi	r24, 0xFF	; 255
     da2:	81 1d       	adc	r24, r1
     da4:	81 1d       	adc	r24, r1
     da6:	08 95       	ret

00000da8 <__fp_inf>:
     da8:	97 f9       	bld	r25, 7
     daa:	9f 67       	ori	r25, 0x7F	; 127
     dac:	80 e8       	ldi	r24, 0x80	; 128
     dae:	70 e0       	ldi	r23, 0x00	; 0
     db0:	60 e0       	ldi	r22, 0x00	; 0
     db2:	08 95       	ret

00000db4 <__fp_nan>:
     db4:	9f ef       	ldi	r25, 0xFF	; 255
     db6:	80 ec       	ldi	r24, 0xC0	; 192
     db8:	08 95       	ret

00000dba <__fp_powser>:
     dba:	df 93       	push	r29
     dbc:	cf 93       	push	r28
     dbe:	1f 93       	push	r17
     dc0:	0f 93       	push	r16
     dc2:	ff 92       	push	r15
     dc4:	ef 92       	push	r14
     dc6:	df 92       	push	r13
     dc8:	7b 01       	movw	r14, r22
     dca:	8c 01       	movw	r16, r24
     dcc:	68 94       	set
     dce:	05 c0       	rjmp	.+10     	; 0xdda <__fp_powser+0x20>
     dd0:	da 2e       	mov	r13, r26
     dd2:	ef 01       	movw	r28, r30
     dd4:	76 d0       	rcall	.+236    	; 0xec2 <__mulsf3x>
     dd6:	fe 01       	movw	r30, r28
     dd8:	e8 94       	clt
     dda:	a5 91       	lpm	r26, Z+
     ddc:	25 91       	lpm	r18, Z+
     dde:	35 91       	lpm	r19, Z+
     de0:	45 91       	lpm	r20, Z+
     de2:	55 91       	lpm	r21, Z+
     de4:	ae f3       	brts	.-22     	; 0xdd0 <__fp_powser+0x16>
     de6:	ef 01       	movw	r28, r30
     de8:	2c de       	rcall	.-936    	; 0xa42 <__addsf3x>
     dea:	fe 01       	movw	r30, r28
     dec:	97 01       	movw	r18, r14
     dee:	a8 01       	movw	r20, r16
     df0:	da 94       	dec	r13
     df2:	79 f7       	brne	.-34     	; 0xdd2 <__fp_powser+0x18>
     df4:	df 90       	pop	r13
     df6:	ef 90       	pop	r14
     df8:	ff 90       	pop	r15
     dfa:	0f 91       	pop	r16
     dfc:	1f 91       	pop	r17
     dfe:	cf 91       	pop	r28
     e00:	df 91       	pop	r29
     e02:	08 95       	ret

00000e04 <__fp_pscA>:
     e04:	00 24       	eor	r0, r0
     e06:	0a 94       	dec	r0
     e08:	16 16       	cp	r1, r22
     e0a:	17 06       	cpc	r1, r23
     e0c:	18 06       	cpc	r1, r24
     e0e:	09 06       	cpc	r0, r25
     e10:	08 95       	ret

00000e12 <__fp_pscB>:
     e12:	00 24       	eor	r0, r0
     e14:	0a 94       	dec	r0
     e16:	12 16       	cp	r1, r18
     e18:	13 06       	cpc	r1, r19
     e1a:	14 06       	cpc	r1, r20
     e1c:	05 06       	cpc	r0, r21
     e1e:	08 95       	ret

00000e20 <__fp_round>:
     e20:	09 2e       	mov	r0, r25
     e22:	03 94       	inc	r0
     e24:	00 0c       	add	r0, r0
     e26:	11 f4       	brne	.+4      	; 0xe2c <__fp_round+0xc>
     e28:	88 23       	and	r24, r24
     e2a:	52 f0       	brmi	.+20     	; 0xe40 <__fp_round+0x20>
     e2c:	bb 0f       	add	r27, r27
     e2e:	40 f4       	brcc	.+16     	; 0xe40 <__fp_round+0x20>
     e30:	bf 2b       	or	r27, r31
     e32:	11 f4       	brne	.+4      	; 0xe38 <__fp_round+0x18>
     e34:	60 ff       	sbrs	r22, 0
     e36:	04 c0       	rjmp	.+8      	; 0xe40 <__fp_round+0x20>
     e38:	6f 5f       	subi	r22, 0xFF	; 255
     e3a:	7f 4f       	sbci	r23, 0xFF	; 255
     e3c:	8f 4f       	sbci	r24, 0xFF	; 255
     e3e:	9f 4f       	sbci	r25, 0xFF	; 255
     e40:	08 95       	ret

00000e42 <__fp_split3>:
     e42:	57 fd       	sbrc	r21, 7
     e44:	90 58       	subi	r25, 0x80	; 128
     e46:	44 0f       	add	r20, r20
     e48:	55 1f       	adc	r21, r21
     e4a:	59 f0       	breq	.+22     	; 0xe62 <__fp_splitA+0x10>
     e4c:	5f 3f       	cpi	r21, 0xFF	; 255
     e4e:	71 f0       	breq	.+28     	; 0xe6c <__fp_splitA+0x1a>
     e50:	47 95       	ror	r20

00000e52 <__fp_splitA>:
     e52:	88 0f       	add	r24, r24
     e54:	97 fb       	bst	r25, 7
     e56:	99 1f       	adc	r25, r25
     e58:	61 f0       	breq	.+24     	; 0xe72 <__fp_splitA+0x20>
     e5a:	9f 3f       	cpi	r25, 0xFF	; 255
     e5c:	79 f0       	breq	.+30     	; 0xe7c <__fp_splitA+0x2a>
     e5e:	87 95       	ror	r24
     e60:	08 95       	ret
     e62:	12 16       	cp	r1, r18
     e64:	13 06       	cpc	r1, r19
     e66:	14 06       	cpc	r1, r20
     e68:	55 1f       	adc	r21, r21
     e6a:	f2 cf       	rjmp	.-28     	; 0xe50 <__fp_split3+0xe>
     e6c:	46 95       	lsr	r20
     e6e:	f1 df       	rcall	.-30     	; 0xe52 <__fp_splitA>
     e70:	08 c0       	rjmp	.+16     	; 0xe82 <__fp_splitA+0x30>
     e72:	16 16       	cp	r1, r22
     e74:	17 06       	cpc	r1, r23
     e76:	18 06       	cpc	r1, r24
     e78:	99 1f       	adc	r25, r25
     e7a:	f1 cf       	rjmp	.-30     	; 0xe5e <__fp_splitA+0xc>
     e7c:	86 95       	lsr	r24
     e7e:	71 05       	cpc	r23, r1
     e80:	61 05       	cpc	r22, r1
     e82:	08 94       	sec
     e84:	08 95       	ret

00000e86 <__fp_zero>:
     e86:	e8 94       	clt

00000e88 <__fp_szero>:
     e88:	bb 27       	eor	r27, r27
     e8a:	66 27       	eor	r22, r22
     e8c:	77 27       	eor	r23, r23
     e8e:	cb 01       	movw	r24, r22
     e90:	97 f9       	bld	r25, 7
     e92:	08 95       	ret

00000e94 <__gesf2>:
     e94:	65 df       	rcall	.-310    	; 0xd60 <__fp_cmp>
     e96:	08 f4       	brcc	.+2      	; 0xe9a <__gesf2+0x6>
     e98:	8f ef       	ldi	r24, 0xFF	; 255
     e9a:	08 95       	ret

00000e9c <inverse>:
     e9c:	9b 01       	movw	r18, r22
     e9e:	ac 01       	movw	r20, r24
     ea0:	60 e0       	ldi	r22, 0x00	; 0
     ea2:	70 e0       	ldi	r23, 0x00	; 0
     ea4:	80 e8       	ldi	r24, 0x80	; 128
     ea6:	9f e3       	ldi	r25, 0x3F	; 63
     ea8:	85 ce       	rjmp	.-758    	; 0xbb4 <__divsf3>

00000eaa <__mulsf3>:
     eaa:	0b d0       	rcall	.+22     	; 0xec2 <__mulsf3x>
     eac:	b9 cf       	rjmp	.-142    	; 0xe20 <__fp_round>
     eae:	aa df       	rcall	.-172    	; 0xe04 <__fp_pscA>
     eb0:	28 f0       	brcs	.+10     	; 0xebc <__mulsf3+0x12>
     eb2:	af df       	rcall	.-162    	; 0xe12 <__fp_pscB>
     eb4:	18 f0       	brcs	.+6      	; 0xebc <__mulsf3+0x12>
     eb6:	95 23       	and	r25, r21
     eb8:	09 f0       	breq	.+2      	; 0xebc <__mulsf3+0x12>
     eba:	76 cf       	rjmp	.-276    	; 0xda8 <__fp_inf>
     ebc:	7b cf       	rjmp	.-266    	; 0xdb4 <__fp_nan>
     ebe:	11 24       	eor	r1, r1
     ec0:	e3 cf       	rjmp	.-58     	; 0xe88 <__fp_szero>

00000ec2 <__mulsf3x>:
     ec2:	bf df       	rcall	.-130    	; 0xe42 <__fp_split3>
     ec4:	a0 f3       	brcs	.-24     	; 0xeae <__mulsf3+0x4>

00000ec6 <__mulsf3_pse>:
     ec6:	95 9f       	mul	r25, r21
     ec8:	d1 f3       	breq	.-12     	; 0xebe <__mulsf3+0x14>
     eca:	95 0f       	add	r25, r21
     ecc:	50 e0       	ldi	r21, 0x00	; 0
     ece:	55 1f       	adc	r21, r21
     ed0:	62 9f       	mul	r22, r18
     ed2:	f0 01       	movw	r30, r0
     ed4:	72 9f       	mul	r23, r18
     ed6:	bb 27       	eor	r27, r27
     ed8:	f0 0d       	add	r31, r0
     eda:	b1 1d       	adc	r27, r1
     edc:	63 9f       	mul	r22, r19
     ede:	aa 27       	eor	r26, r26
     ee0:	f0 0d       	add	r31, r0
     ee2:	b1 1d       	adc	r27, r1
     ee4:	aa 1f       	adc	r26, r26
     ee6:	64 9f       	mul	r22, r20
     ee8:	66 27       	eor	r22, r22
     eea:	b0 0d       	add	r27, r0
     eec:	a1 1d       	adc	r26, r1
     eee:	66 1f       	adc	r22, r22
     ef0:	82 9f       	mul	r24, r18
     ef2:	22 27       	eor	r18, r18
     ef4:	b0 0d       	add	r27, r0
     ef6:	a1 1d       	adc	r26, r1
     ef8:	62 1f       	adc	r22, r18
     efa:	73 9f       	mul	r23, r19
     efc:	b0 0d       	add	r27, r0
     efe:	a1 1d       	adc	r26, r1
     f00:	62 1f       	adc	r22, r18
     f02:	83 9f       	mul	r24, r19
     f04:	a0 0d       	add	r26, r0
     f06:	61 1d       	adc	r22, r1
     f08:	22 1f       	adc	r18, r18
     f0a:	74 9f       	mul	r23, r20
     f0c:	33 27       	eor	r19, r19
     f0e:	a0 0d       	add	r26, r0
     f10:	61 1d       	adc	r22, r1
     f12:	23 1f       	adc	r18, r19
     f14:	84 9f       	mul	r24, r20
     f16:	60 0d       	add	r22, r0
     f18:	21 1d       	adc	r18, r1
     f1a:	82 2f       	mov	r24, r18
     f1c:	76 2f       	mov	r23, r22
     f1e:	6a 2f       	mov	r22, r26
     f20:	11 24       	eor	r1, r1
     f22:	9f 57       	subi	r25, 0x7F	; 127
     f24:	50 40       	sbci	r21, 0x00	; 0
     f26:	8a f0       	brmi	.+34     	; 0xf4a <__mulsf3_pse+0x84>
     f28:	e1 f0       	breq	.+56     	; 0xf62 <__mulsf3_pse+0x9c>
     f2a:	88 23       	and	r24, r24
     f2c:	4a f0       	brmi	.+18     	; 0xf40 <__mulsf3_pse+0x7a>
     f2e:	ee 0f       	add	r30, r30
     f30:	ff 1f       	adc	r31, r31
     f32:	bb 1f       	adc	r27, r27
     f34:	66 1f       	adc	r22, r22
     f36:	77 1f       	adc	r23, r23
     f38:	88 1f       	adc	r24, r24
     f3a:	91 50       	subi	r25, 0x01	; 1
     f3c:	50 40       	sbci	r21, 0x00	; 0
     f3e:	a9 f7       	brne	.-22     	; 0xf2a <__mulsf3_pse+0x64>
     f40:	9e 3f       	cpi	r25, 0xFE	; 254
     f42:	51 05       	cpc	r21, r1
     f44:	70 f0       	brcs	.+28     	; 0xf62 <__mulsf3_pse+0x9c>
     f46:	30 cf       	rjmp	.-416    	; 0xda8 <__fp_inf>
     f48:	9f cf       	rjmp	.-194    	; 0xe88 <__fp_szero>
     f4a:	5f 3f       	cpi	r21, 0xFF	; 255
     f4c:	ec f3       	brlt	.-6      	; 0xf48 <__mulsf3_pse+0x82>
     f4e:	98 3e       	cpi	r25, 0xE8	; 232
     f50:	dc f3       	brlt	.-10     	; 0xf48 <__mulsf3_pse+0x82>
     f52:	86 95       	lsr	r24
     f54:	77 95       	ror	r23
     f56:	67 95       	ror	r22
     f58:	b7 95       	ror	r27
     f5a:	f7 95       	ror	r31
     f5c:	e7 95       	ror	r30
     f5e:	9f 5f       	subi	r25, 0xFF	; 255
     f60:	c1 f7       	brne	.-16     	; 0xf52 <__mulsf3_pse+0x8c>
     f62:	fe 2b       	or	r31, r30
     f64:	88 0f       	add	r24, r24
     f66:	91 1d       	adc	r25, r1
     f68:	96 95       	lsr	r25
     f6a:	87 95       	ror	r24
     f6c:	97 f9       	bld	r25, 7
     f6e:	08 95       	ret

00000f70 <square>:
     f70:	9b 01       	movw	r18, r22
     f72:	ac 01       	movw	r20, r24
     f74:	9a cf       	rjmp	.-204    	; 0xeaa <__mulsf3>

00000f76 <__tablejump2__>:
     f76:	ee 0f       	add	r30, r30
     f78:	ff 1f       	adc	r31, r31
     f7a:	88 1f       	adc	r24, r24
     f7c:	8b bf       	out	0x3b, r24	; 59
     f7e:	07 90       	elpm	r0, Z+
     f80:	f6 91       	elpm	r31, Z
     f82:	e0 2d       	mov	r30, r0
     f84:	19 94       	eijmp

00000f86 <fdevopen>:
     f86:	0f 93       	push	r16
     f88:	1f 93       	push	r17
     f8a:	cf 93       	push	r28
     f8c:	df 93       	push	r29
     f8e:	00 97       	sbiw	r24, 0x00	; 0
     f90:	31 f4       	brne	.+12     	; 0xf9e <fdevopen+0x18>
     f92:	61 15       	cp	r22, r1
     f94:	71 05       	cpc	r23, r1
     f96:	19 f4       	brne	.+6      	; 0xf9e <fdevopen+0x18>
     f98:	80 e0       	ldi	r24, 0x00	; 0
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	39 c0       	rjmp	.+114    	; 0x1010 <fdevopen+0x8a>
     f9e:	8b 01       	movw	r16, r22
     fa0:	ec 01       	movw	r28, r24
     fa2:	6e e0       	ldi	r22, 0x0E	; 14
     fa4:	70 e0       	ldi	r23, 0x00	; 0
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	47 d2       	rcall	.+1166   	; 0x143a <calloc>
     fac:	fc 01       	movw	r30, r24
     fae:	89 2b       	or	r24, r25
     fb0:	99 f3       	breq	.-26     	; 0xf98 <fdevopen+0x12>
     fb2:	80 e8       	ldi	r24, 0x80	; 128
     fb4:	83 83       	std	Z+3, r24	; 0x03
     fb6:	01 15       	cp	r16, r1
     fb8:	11 05       	cpc	r17, r1
     fba:	71 f0       	breq	.+28     	; 0xfd8 <fdevopen+0x52>
     fbc:	13 87       	std	Z+11, r17	; 0x0b
     fbe:	02 87       	std	Z+10, r16	; 0x0a
     fc0:	81 e8       	ldi	r24, 0x81	; 129
     fc2:	83 83       	std	Z+3, r24	; 0x03
     fc4:	80 91 04 04 	lds	r24, 0x0404	; 0x800404 <__iob>
     fc8:	90 91 05 04 	lds	r25, 0x0405	; 0x800405 <__iob+0x1>
     fcc:	89 2b       	or	r24, r25
     fce:	21 f4       	brne	.+8      	; 0xfd8 <fdevopen+0x52>
     fd0:	f0 93 05 04 	sts	0x0405, r31	; 0x800405 <__iob+0x1>
     fd4:	e0 93 04 04 	sts	0x0404, r30	; 0x800404 <__iob>
     fd8:	20 97       	sbiw	r28, 0x00	; 0
     fda:	c9 f0       	breq	.+50     	; 0x100e <fdevopen+0x88>
     fdc:	d1 87       	std	Z+9, r29	; 0x09
     fde:	c0 87       	std	Z+8, r28	; 0x08
     fe0:	83 81       	ldd	r24, Z+3	; 0x03
     fe2:	82 60       	ori	r24, 0x02	; 2
     fe4:	83 83       	std	Z+3, r24	; 0x03
     fe6:	80 91 06 04 	lds	r24, 0x0406	; 0x800406 <__iob+0x2>
     fea:	90 91 07 04 	lds	r25, 0x0407	; 0x800407 <__iob+0x3>
     fee:	89 2b       	or	r24, r25
     ff0:	71 f4       	brne	.+28     	; 0x100e <fdevopen+0x88>
     ff2:	f0 93 07 04 	sts	0x0407, r31	; 0x800407 <__iob+0x3>
     ff6:	e0 93 06 04 	sts	0x0406, r30	; 0x800406 <__iob+0x2>
     ffa:	80 91 08 04 	lds	r24, 0x0408	; 0x800408 <__iob+0x4>
     ffe:	90 91 09 04 	lds	r25, 0x0409	; 0x800409 <__iob+0x5>
    1002:	89 2b       	or	r24, r25
    1004:	21 f4       	brne	.+8      	; 0x100e <fdevopen+0x88>
    1006:	f0 93 09 04 	sts	0x0409, r31	; 0x800409 <__iob+0x5>
    100a:	e0 93 08 04 	sts	0x0408, r30	; 0x800408 <__iob+0x4>
    100e:	cf 01       	movw	r24, r30
    1010:	df 91       	pop	r29
    1012:	cf 91       	pop	r28
    1014:	1f 91       	pop	r17
    1016:	0f 91       	pop	r16
    1018:	08 95       	ret

0000101a <printf>:
    101a:	cf 93       	push	r28
    101c:	df 93       	push	r29
    101e:	cd b7       	in	r28, 0x3d	; 61
    1020:	de b7       	in	r29, 0x3e	; 62
    1022:	ae 01       	movw	r20, r28
    1024:	4a 5f       	subi	r20, 0xFA	; 250
    1026:	5f 4f       	sbci	r21, 0xFF	; 255
    1028:	fa 01       	movw	r30, r20
    102a:	61 91       	ld	r22, Z+
    102c:	71 91       	ld	r23, Z+
    102e:	af 01       	movw	r20, r30
    1030:	80 91 06 04 	lds	r24, 0x0406	; 0x800406 <__iob+0x2>
    1034:	90 91 07 04 	lds	r25, 0x0407	; 0x800407 <__iob+0x3>
    1038:	03 d0       	rcall	.+6      	; 0x1040 <vfprintf>
    103a:	df 91       	pop	r29
    103c:	cf 91       	pop	r28
    103e:	08 95       	ret

00001040 <vfprintf>:
    1040:	2f 92       	push	r2
    1042:	3f 92       	push	r3
    1044:	4f 92       	push	r4
    1046:	5f 92       	push	r5
    1048:	6f 92       	push	r6
    104a:	7f 92       	push	r7
    104c:	8f 92       	push	r8
    104e:	9f 92       	push	r9
    1050:	af 92       	push	r10
    1052:	bf 92       	push	r11
    1054:	cf 92       	push	r12
    1056:	df 92       	push	r13
    1058:	ef 92       	push	r14
    105a:	ff 92       	push	r15
    105c:	0f 93       	push	r16
    105e:	1f 93       	push	r17
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	cd b7       	in	r28, 0x3d	; 61
    1066:	de b7       	in	r29, 0x3e	; 62
    1068:	2b 97       	sbiw	r28, 0x0b	; 11
    106a:	0f b6       	in	r0, 0x3f	; 63
    106c:	f8 94       	cli
    106e:	de bf       	out	0x3e, r29	; 62
    1070:	0f be       	out	0x3f, r0	; 63
    1072:	cd bf       	out	0x3d, r28	; 61
    1074:	6c 01       	movw	r12, r24
    1076:	7b 01       	movw	r14, r22
    1078:	8a 01       	movw	r16, r20
    107a:	fc 01       	movw	r30, r24
    107c:	17 82       	std	Z+7, r1	; 0x07
    107e:	16 82       	std	Z+6, r1	; 0x06
    1080:	83 81       	ldd	r24, Z+3	; 0x03
    1082:	81 ff       	sbrs	r24, 1
    1084:	bf c1       	rjmp	.+894    	; 0x1404 <vfprintf+0x3c4>
    1086:	ce 01       	movw	r24, r28
    1088:	01 96       	adiw	r24, 0x01	; 1
    108a:	3c 01       	movw	r6, r24
    108c:	f6 01       	movw	r30, r12
    108e:	93 81       	ldd	r25, Z+3	; 0x03
    1090:	f7 01       	movw	r30, r14
    1092:	93 fd       	sbrc	r25, 3
    1094:	85 91       	lpm	r24, Z+
    1096:	93 ff       	sbrs	r25, 3
    1098:	81 91       	ld	r24, Z+
    109a:	7f 01       	movw	r14, r30
    109c:	88 23       	and	r24, r24
    109e:	09 f4       	brne	.+2      	; 0x10a2 <vfprintf+0x62>
    10a0:	ad c1       	rjmp	.+858    	; 0x13fc <vfprintf+0x3bc>
    10a2:	85 32       	cpi	r24, 0x25	; 37
    10a4:	39 f4       	brne	.+14     	; 0x10b4 <vfprintf+0x74>
    10a6:	93 fd       	sbrc	r25, 3
    10a8:	85 91       	lpm	r24, Z+
    10aa:	93 ff       	sbrs	r25, 3
    10ac:	81 91       	ld	r24, Z+
    10ae:	7f 01       	movw	r14, r30
    10b0:	85 32       	cpi	r24, 0x25	; 37
    10b2:	21 f4       	brne	.+8      	; 0x10bc <vfprintf+0x7c>
    10b4:	b6 01       	movw	r22, r12
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	18 d3       	rcall	.+1584   	; 0x16ea <fputc>
    10ba:	e8 cf       	rjmp	.-48     	; 0x108c <vfprintf+0x4c>
    10bc:	91 2c       	mov	r9, r1
    10be:	21 2c       	mov	r2, r1
    10c0:	31 2c       	mov	r3, r1
    10c2:	ff e1       	ldi	r31, 0x1F	; 31
    10c4:	f3 15       	cp	r31, r3
    10c6:	d8 f0       	brcs	.+54     	; 0x10fe <vfprintf+0xbe>
    10c8:	8b 32       	cpi	r24, 0x2B	; 43
    10ca:	79 f0       	breq	.+30     	; 0x10ea <vfprintf+0xaa>
    10cc:	38 f4       	brcc	.+14     	; 0x10dc <vfprintf+0x9c>
    10ce:	80 32       	cpi	r24, 0x20	; 32
    10d0:	79 f0       	breq	.+30     	; 0x10f0 <vfprintf+0xb0>
    10d2:	83 32       	cpi	r24, 0x23	; 35
    10d4:	a1 f4       	brne	.+40     	; 0x10fe <vfprintf+0xbe>
    10d6:	23 2d       	mov	r18, r3
    10d8:	20 61       	ori	r18, 0x10	; 16
    10da:	1d c0       	rjmp	.+58     	; 0x1116 <vfprintf+0xd6>
    10dc:	8d 32       	cpi	r24, 0x2D	; 45
    10de:	61 f0       	breq	.+24     	; 0x10f8 <vfprintf+0xb8>
    10e0:	80 33       	cpi	r24, 0x30	; 48
    10e2:	69 f4       	brne	.+26     	; 0x10fe <vfprintf+0xbe>
    10e4:	23 2d       	mov	r18, r3
    10e6:	21 60       	ori	r18, 0x01	; 1
    10e8:	16 c0       	rjmp	.+44     	; 0x1116 <vfprintf+0xd6>
    10ea:	83 2d       	mov	r24, r3
    10ec:	82 60       	ori	r24, 0x02	; 2
    10ee:	38 2e       	mov	r3, r24
    10f0:	e3 2d       	mov	r30, r3
    10f2:	e4 60       	ori	r30, 0x04	; 4
    10f4:	3e 2e       	mov	r3, r30
    10f6:	2a c0       	rjmp	.+84     	; 0x114c <vfprintf+0x10c>
    10f8:	f3 2d       	mov	r31, r3
    10fa:	f8 60       	ori	r31, 0x08	; 8
    10fc:	1d c0       	rjmp	.+58     	; 0x1138 <vfprintf+0xf8>
    10fe:	37 fc       	sbrc	r3, 7
    1100:	2d c0       	rjmp	.+90     	; 0x115c <vfprintf+0x11c>
    1102:	20 ed       	ldi	r18, 0xD0	; 208
    1104:	28 0f       	add	r18, r24
    1106:	2a 30       	cpi	r18, 0x0A	; 10
    1108:	40 f0       	brcs	.+16     	; 0x111a <vfprintf+0xda>
    110a:	8e 32       	cpi	r24, 0x2E	; 46
    110c:	b9 f4       	brne	.+46     	; 0x113c <vfprintf+0xfc>
    110e:	36 fc       	sbrc	r3, 6
    1110:	75 c1       	rjmp	.+746    	; 0x13fc <vfprintf+0x3bc>
    1112:	23 2d       	mov	r18, r3
    1114:	20 64       	ori	r18, 0x40	; 64
    1116:	32 2e       	mov	r3, r18
    1118:	19 c0       	rjmp	.+50     	; 0x114c <vfprintf+0x10c>
    111a:	36 fe       	sbrs	r3, 6
    111c:	06 c0       	rjmp	.+12     	; 0x112a <vfprintf+0xea>
    111e:	8a e0       	ldi	r24, 0x0A	; 10
    1120:	98 9e       	mul	r9, r24
    1122:	20 0d       	add	r18, r0
    1124:	11 24       	eor	r1, r1
    1126:	92 2e       	mov	r9, r18
    1128:	11 c0       	rjmp	.+34     	; 0x114c <vfprintf+0x10c>
    112a:	ea e0       	ldi	r30, 0x0A	; 10
    112c:	2e 9e       	mul	r2, r30
    112e:	20 0d       	add	r18, r0
    1130:	11 24       	eor	r1, r1
    1132:	22 2e       	mov	r2, r18
    1134:	f3 2d       	mov	r31, r3
    1136:	f0 62       	ori	r31, 0x20	; 32
    1138:	3f 2e       	mov	r3, r31
    113a:	08 c0       	rjmp	.+16     	; 0x114c <vfprintf+0x10c>
    113c:	8c 36       	cpi	r24, 0x6C	; 108
    113e:	21 f4       	brne	.+8      	; 0x1148 <vfprintf+0x108>
    1140:	83 2d       	mov	r24, r3
    1142:	80 68       	ori	r24, 0x80	; 128
    1144:	38 2e       	mov	r3, r24
    1146:	02 c0       	rjmp	.+4      	; 0x114c <vfprintf+0x10c>
    1148:	88 36       	cpi	r24, 0x68	; 104
    114a:	41 f4       	brne	.+16     	; 0x115c <vfprintf+0x11c>
    114c:	f7 01       	movw	r30, r14
    114e:	93 fd       	sbrc	r25, 3
    1150:	85 91       	lpm	r24, Z+
    1152:	93 ff       	sbrs	r25, 3
    1154:	81 91       	ld	r24, Z+
    1156:	7f 01       	movw	r14, r30
    1158:	81 11       	cpse	r24, r1
    115a:	b3 cf       	rjmp	.-154    	; 0x10c2 <vfprintf+0x82>
    115c:	98 2f       	mov	r25, r24
    115e:	9f 7d       	andi	r25, 0xDF	; 223
    1160:	95 54       	subi	r25, 0x45	; 69
    1162:	93 30       	cpi	r25, 0x03	; 3
    1164:	28 f4       	brcc	.+10     	; 0x1170 <vfprintf+0x130>
    1166:	0c 5f       	subi	r16, 0xFC	; 252
    1168:	1f 4f       	sbci	r17, 0xFF	; 255
    116a:	9f e3       	ldi	r25, 0x3F	; 63
    116c:	99 83       	std	Y+1, r25	; 0x01
    116e:	0d c0       	rjmp	.+26     	; 0x118a <vfprintf+0x14a>
    1170:	83 36       	cpi	r24, 0x63	; 99
    1172:	31 f0       	breq	.+12     	; 0x1180 <vfprintf+0x140>
    1174:	83 37       	cpi	r24, 0x73	; 115
    1176:	71 f0       	breq	.+28     	; 0x1194 <vfprintf+0x154>
    1178:	83 35       	cpi	r24, 0x53	; 83
    117a:	09 f0       	breq	.+2      	; 0x117e <vfprintf+0x13e>
    117c:	55 c0       	rjmp	.+170    	; 0x1228 <vfprintf+0x1e8>
    117e:	20 c0       	rjmp	.+64     	; 0x11c0 <vfprintf+0x180>
    1180:	f8 01       	movw	r30, r16
    1182:	80 81       	ld	r24, Z
    1184:	89 83       	std	Y+1, r24	; 0x01
    1186:	0e 5f       	subi	r16, 0xFE	; 254
    1188:	1f 4f       	sbci	r17, 0xFF	; 255
    118a:	88 24       	eor	r8, r8
    118c:	83 94       	inc	r8
    118e:	91 2c       	mov	r9, r1
    1190:	53 01       	movw	r10, r6
    1192:	12 c0       	rjmp	.+36     	; 0x11b8 <vfprintf+0x178>
    1194:	28 01       	movw	r4, r16
    1196:	f2 e0       	ldi	r31, 0x02	; 2
    1198:	4f 0e       	add	r4, r31
    119a:	51 1c       	adc	r5, r1
    119c:	f8 01       	movw	r30, r16
    119e:	a0 80       	ld	r10, Z
    11a0:	b1 80       	ldd	r11, Z+1	; 0x01
    11a2:	36 fe       	sbrs	r3, 6
    11a4:	03 c0       	rjmp	.+6      	; 0x11ac <vfprintf+0x16c>
    11a6:	69 2d       	mov	r22, r9
    11a8:	70 e0       	ldi	r23, 0x00	; 0
    11aa:	02 c0       	rjmp	.+4      	; 0x11b0 <vfprintf+0x170>
    11ac:	6f ef       	ldi	r22, 0xFF	; 255
    11ae:	7f ef       	ldi	r23, 0xFF	; 255
    11b0:	c5 01       	movw	r24, r10
    11b2:	90 d2       	rcall	.+1312   	; 0x16d4 <strnlen>
    11b4:	4c 01       	movw	r8, r24
    11b6:	82 01       	movw	r16, r4
    11b8:	f3 2d       	mov	r31, r3
    11ba:	ff 77       	andi	r31, 0x7F	; 127
    11bc:	3f 2e       	mov	r3, r31
    11be:	15 c0       	rjmp	.+42     	; 0x11ea <vfprintf+0x1aa>
    11c0:	28 01       	movw	r4, r16
    11c2:	22 e0       	ldi	r18, 0x02	; 2
    11c4:	42 0e       	add	r4, r18
    11c6:	51 1c       	adc	r5, r1
    11c8:	f8 01       	movw	r30, r16
    11ca:	a0 80       	ld	r10, Z
    11cc:	b1 80       	ldd	r11, Z+1	; 0x01
    11ce:	36 fe       	sbrs	r3, 6
    11d0:	03 c0       	rjmp	.+6      	; 0x11d8 <vfprintf+0x198>
    11d2:	69 2d       	mov	r22, r9
    11d4:	70 e0       	ldi	r23, 0x00	; 0
    11d6:	02 c0       	rjmp	.+4      	; 0x11dc <vfprintf+0x19c>
    11d8:	6f ef       	ldi	r22, 0xFF	; 255
    11da:	7f ef       	ldi	r23, 0xFF	; 255
    11dc:	c5 01       	movw	r24, r10
    11de:	68 d2       	rcall	.+1232   	; 0x16b0 <strnlen_P>
    11e0:	4c 01       	movw	r8, r24
    11e2:	f3 2d       	mov	r31, r3
    11e4:	f0 68       	ori	r31, 0x80	; 128
    11e6:	3f 2e       	mov	r3, r31
    11e8:	82 01       	movw	r16, r4
    11ea:	33 fc       	sbrc	r3, 3
    11ec:	19 c0       	rjmp	.+50     	; 0x1220 <vfprintf+0x1e0>
    11ee:	82 2d       	mov	r24, r2
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	88 16       	cp	r8, r24
    11f4:	99 06       	cpc	r9, r25
    11f6:	a0 f4       	brcc	.+40     	; 0x1220 <vfprintf+0x1e0>
    11f8:	b6 01       	movw	r22, r12
    11fa:	80 e2       	ldi	r24, 0x20	; 32
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	75 d2       	rcall	.+1258   	; 0x16ea <fputc>
    1200:	2a 94       	dec	r2
    1202:	f5 cf       	rjmp	.-22     	; 0x11ee <vfprintf+0x1ae>
    1204:	f5 01       	movw	r30, r10
    1206:	37 fc       	sbrc	r3, 7
    1208:	85 91       	lpm	r24, Z+
    120a:	37 fe       	sbrs	r3, 7
    120c:	81 91       	ld	r24, Z+
    120e:	5f 01       	movw	r10, r30
    1210:	b6 01       	movw	r22, r12
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	6a d2       	rcall	.+1236   	; 0x16ea <fputc>
    1216:	21 10       	cpse	r2, r1
    1218:	2a 94       	dec	r2
    121a:	21 e0       	ldi	r18, 0x01	; 1
    121c:	82 1a       	sub	r8, r18
    121e:	91 08       	sbc	r9, r1
    1220:	81 14       	cp	r8, r1
    1222:	91 04       	cpc	r9, r1
    1224:	79 f7       	brne	.-34     	; 0x1204 <vfprintf+0x1c4>
    1226:	e1 c0       	rjmp	.+450    	; 0x13ea <vfprintf+0x3aa>
    1228:	84 36       	cpi	r24, 0x64	; 100
    122a:	11 f0       	breq	.+4      	; 0x1230 <vfprintf+0x1f0>
    122c:	89 36       	cpi	r24, 0x69	; 105
    122e:	39 f5       	brne	.+78     	; 0x127e <vfprintf+0x23e>
    1230:	f8 01       	movw	r30, r16
    1232:	37 fe       	sbrs	r3, 7
    1234:	07 c0       	rjmp	.+14     	; 0x1244 <vfprintf+0x204>
    1236:	60 81       	ld	r22, Z
    1238:	71 81       	ldd	r23, Z+1	; 0x01
    123a:	82 81       	ldd	r24, Z+2	; 0x02
    123c:	93 81       	ldd	r25, Z+3	; 0x03
    123e:	0c 5f       	subi	r16, 0xFC	; 252
    1240:	1f 4f       	sbci	r17, 0xFF	; 255
    1242:	08 c0       	rjmp	.+16     	; 0x1254 <vfprintf+0x214>
    1244:	60 81       	ld	r22, Z
    1246:	71 81       	ldd	r23, Z+1	; 0x01
    1248:	07 2e       	mov	r0, r23
    124a:	00 0c       	add	r0, r0
    124c:	88 0b       	sbc	r24, r24
    124e:	99 0b       	sbc	r25, r25
    1250:	0e 5f       	subi	r16, 0xFE	; 254
    1252:	1f 4f       	sbci	r17, 0xFF	; 255
    1254:	f3 2d       	mov	r31, r3
    1256:	ff 76       	andi	r31, 0x6F	; 111
    1258:	3f 2e       	mov	r3, r31
    125a:	97 ff       	sbrs	r25, 7
    125c:	09 c0       	rjmp	.+18     	; 0x1270 <vfprintf+0x230>
    125e:	90 95       	com	r25
    1260:	80 95       	com	r24
    1262:	70 95       	com	r23
    1264:	61 95       	neg	r22
    1266:	7f 4f       	sbci	r23, 0xFF	; 255
    1268:	8f 4f       	sbci	r24, 0xFF	; 255
    126a:	9f 4f       	sbci	r25, 0xFF	; 255
    126c:	f0 68       	ori	r31, 0x80	; 128
    126e:	3f 2e       	mov	r3, r31
    1270:	2a e0       	ldi	r18, 0x0A	; 10
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	a3 01       	movw	r20, r6
    1276:	75 d2       	rcall	.+1258   	; 0x1762 <__ultoa_invert>
    1278:	88 2e       	mov	r8, r24
    127a:	86 18       	sub	r8, r6
    127c:	44 c0       	rjmp	.+136    	; 0x1306 <vfprintf+0x2c6>
    127e:	85 37       	cpi	r24, 0x75	; 117
    1280:	31 f4       	brne	.+12     	; 0x128e <vfprintf+0x24e>
    1282:	23 2d       	mov	r18, r3
    1284:	2f 7e       	andi	r18, 0xEF	; 239
    1286:	b2 2e       	mov	r11, r18
    1288:	2a e0       	ldi	r18, 0x0A	; 10
    128a:	30 e0       	ldi	r19, 0x00	; 0
    128c:	25 c0       	rjmp	.+74     	; 0x12d8 <vfprintf+0x298>
    128e:	93 2d       	mov	r25, r3
    1290:	99 7f       	andi	r25, 0xF9	; 249
    1292:	b9 2e       	mov	r11, r25
    1294:	8f 36       	cpi	r24, 0x6F	; 111
    1296:	c1 f0       	breq	.+48     	; 0x12c8 <vfprintf+0x288>
    1298:	18 f4       	brcc	.+6      	; 0x12a0 <vfprintf+0x260>
    129a:	88 35       	cpi	r24, 0x58	; 88
    129c:	79 f0       	breq	.+30     	; 0x12bc <vfprintf+0x27c>
    129e:	ae c0       	rjmp	.+348    	; 0x13fc <vfprintf+0x3bc>
    12a0:	80 37       	cpi	r24, 0x70	; 112
    12a2:	19 f0       	breq	.+6      	; 0x12aa <vfprintf+0x26a>
    12a4:	88 37       	cpi	r24, 0x78	; 120
    12a6:	21 f0       	breq	.+8      	; 0x12b0 <vfprintf+0x270>
    12a8:	a9 c0       	rjmp	.+338    	; 0x13fc <vfprintf+0x3bc>
    12aa:	e9 2f       	mov	r30, r25
    12ac:	e0 61       	ori	r30, 0x10	; 16
    12ae:	be 2e       	mov	r11, r30
    12b0:	b4 fe       	sbrs	r11, 4
    12b2:	0d c0       	rjmp	.+26     	; 0x12ce <vfprintf+0x28e>
    12b4:	fb 2d       	mov	r31, r11
    12b6:	f4 60       	ori	r31, 0x04	; 4
    12b8:	bf 2e       	mov	r11, r31
    12ba:	09 c0       	rjmp	.+18     	; 0x12ce <vfprintf+0x28e>
    12bc:	34 fe       	sbrs	r3, 4
    12be:	0a c0       	rjmp	.+20     	; 0x12d4 <vfprintf+0x294>
    12c0:	29 2f       	mov	r18, r25
    12c2:	26 60       	ori	r18, 0x06	; 6
    12c4:	b2 2e       	mov	r11, r18
    12c6:	06 c0       	rjmp	.+12     	; 0x12d4 <vfprintf+0x294>
    12c8:	28 e0       	ldi	r18, 0x08	; 8
    12ca:	30 e0       	ldi	r19, 0x00	; 0
    12cc:	05 c0       	rjmp	.+10     	; 0x12d8 <vfprintf+0x298>
    12ce:	20 e1       	ldi	r18, 0x10	; 16
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	02 c0       	rjmp	.+4      	; 0x12d8 <vfprintf+0x298>
    12d4:	20 e1       	ldi	r18, 0x10	; 16
    12d6:	32 e0       	ldi	r19, 0x02	; 2
    12d8:	f8 01       	movw	r30, r16
    12da:	b7 fe       	sbrs	r11, 7
    12dc:	07 c0       	rjmp	.+14     	; 0x12ec <vfprintf+0x2ac>
    12de:	60 81       	ld	r22, Z
    12e0:	71 81       	ldd	r23, Z+1	; 0x01
    12e2:	82 81       	ldd	r24, Z+2	; 0x02
    12e4:	93 81       	ldd	r25, Z+3	; 0x03
    12e6:	0c 5f       	subi	r16, 0xFC	; 252
    12e8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ea:	06 c0       	rjmp	.+12     	; 0x12f8 <vfprintf+0x2b8>
    12ec:	60 81       	ld	r22, Z
    12ee:	71 81       	ldd	r23, Z+1	; 0x01
    12f0:	80 e0       	ldi	r24, 0x00	; 0
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	0e 5f       	subi	r16, 0xFE	; 254
    12f6:	1f 4f       	sbci	r17, 0xFF	; 255
    12f8:	a3 01       	movw	r20, r6
    12fa:	33 d2       	rcall	.+1126   	; 0x1762 <__ultoa_invert>
    12fc:	88 2e       	mov	r8, r24
    12fe:	86 18       	sub	r8, r6
    1300:	fb 2d       	mov	r31, r11
    1302:	ff 77       	andi	r31, 0x7F	; 127
    1304:	3f 2e       	mov	r3, r31
    1306:	36 fe       	sbrs	r3, 6
    1308:	0d c0       	rjmp	.+26     	; 0x1324 <vfprintf+0x2e4>
    130a:	23 2d       	mov	r18, r3
    130c:	2e 7f       	andi	r18, 0xFE	; 254
    130e:	a2 2e       	mov	r10, r18
    1310:	89 14       	cp	r8, r9
    1312:	58 f4       	brcc	.+22     	; 0x132a <vfprintf+0x2ea>
    1314:	34 fe       	sbrs	r3, 4
    1316:	0b c0       	rjmp	.+22     	; 0x132e <vfprintf+0x2ee>
    1318:	32 fc       	sbrc	r3, 2
    131a:	09 c0       	rjmp	.+18     	; 0x132e <vfprintf+0x2ee>
    131c:	83 2d       	mov	r24, r3
    131e:	8e 7e       	andi	r24, 0xEE	; 238
    1320:	a8 2e       	mov	r10, r24
    1322:	05 c0       	rjmp	.+10     	; 0x132e <vfprintf+0x2ee>
    1324:	b8 2c       	mov	r11, r8
    1326:	a3 2c       	mov	r10, r3
    1328:	03 c0       	rjmp	.+6      	; 0x1330 <vfprintf+0x2f0>
    132a:	b8 2c       	mov	r11, r8
    132c:	01 c0       	rjmp	.+2      	; 0x1330 <vfprintf+0x2f0>
    132e:	b9 2c       	mov	r11, r9
    1330:	a4 fe       	sbrs	r10, 4
    1332:	0f c0       	rjmp	.+30     	; 0x1352 <vfprintf+0x312>
    1334:	fe 01       	movw	r30, r28
    1336:	e8 0d       	add	r30, r8
    1338:	f1 1d       	adc	r31, r1
    133a:	80 81       	ld	r24, Z
    133c:	80 33       	cpi	r24, 0x30	; 48
    133e:	21 f4       	brne	.+8      	; 0x1348 <vfprintf+0x308>
    1340:	9a 2d       	mov	r25, r10
    1342:	99 7e       	andi	r25, 0xE9	; 233
    1344:	a9 2e       	mov	r10, r25
    1346:	09 c0       	rjmp	.+18     	; 0x135a <vfprintf+0x31a>
    1348:	a2 fe       	sbrs	r10, 2
    134a:	06 c0       	rjmp	.+12     	; 0x1358 <vfprintf+0x318>
    134c:	b3 94       	inc	r11
    134e:	b3 94       	inc	r11
    1350:	04 c0       	rjmp	.+8      	; 0x135a <vfprintf+0x31a>
    1352:	8a 2d       	mov	r24, r10
    1354:	86 78       	andi	r24, 0x86	; 134
    1356:	09 f0       	breq	.+2      	; 0x135a <vfprintf+0x31a>
    1358:	b3 94       	inc	r11
    135a:	a3 fc       	sbrc	r10, 3
    135c:	10 c0       	rjmp	.+32     	; 0x137e <vfprintf+0x33e>
    135e:	a0 fe       	sbrs	r10, 0
    1360:	06 c0       	rjmp	.+12     	; 0x136e <vfprintf+0x32e>
    1362:	b2 14       	cp	r11, r2
    1364:	80 f4       	brcc	.+32     	; 0x1386 <vfprintf+0x346>
    1366:	28 0c       	add	r2, r8
    1368:	92 2c       	mov	r9, r2
    136a:	9b 18       	sub	r9, r11
    136c:	0d c0       	rjmp	.+26     	; 0x1388 <vfprintf+0x348>
    136e:	b2 14       	cp	r11, r2
    1370:	58 f4       	brcc	.+22     	; 0x1388 <vfprintf+0x348>
    1372:	b6 01       	movw	r22, r12
    1374:	80 e2       	ldi	r24, 0x20	; 32
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	b8 d1       	rcall	.+880    	; 0x16ea <fputc>
    137a:	b3 94       	inc	r11
    137c:	f8 cf       	rjmp	.-16     	; 0x136e <vfprintf+0x32e>
    137e:	b2 14       	cp	r11, r2
    1380:	18 f4       	brcc	.+6      	; 0x1388 <vfprintf+0x348>
    1382:	2b 18       	sub	r2, r11
    1384:	02 c0       	rjmp	.+4      	; 0x138a <vfprintf+0x34a>
    1386:	98 2c       	mov	r9, r8
    1388:	21 2c       	mov	r2, r1
    138a:	a4 fe       	sbrs	r10, 4
    138c:	0f c0       	rjmp	.+30     	; 0x13ac <vfprintf+0x36c>
    138e:	b6 01       	movw	r22, r12
    1390:	80 e3       	ldi	r24, 0x30	; 48
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	aa d1       	rcall	.+852    	; 0x16ea <fputc>
    1396:	a2 fe       	sbrs	r10, 2
    1398:	16 c0       	rjmp	.+44     	; 0x13c6 <vfprintf+0x386>
    139a:	a1 fc       	sbrc	r10, 1
    139c:	03 c0       	rjmp	.+6      	; 0x13a4 <vfprintf+0x364>
    139e:	88 e7       	ldi	r24, 0x78	; 120
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	02 c0       	rjmp	.+4      	; 0x13a8 <vfprintf+0x368>
    13a4:	88 e5       	ldi	r24, 0x58	; 88
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	b6 01       	movw	r22, r12
    13aa:	0c c0       	rjmp	.+24     	; 0x13c4 <vfprintf+0x384>
    13ac:	8a 2d       	mov	r24, r10
    13ae:	86 78       	andi	r24, 0x86	; 134
    13b0:	51 f0       	breq	.+20     	; 0x13c6 <vfprintf+0x386>
    13b2:	a1 fe       	sbrs	r10, 1
    13b4:	02 c0       	rjmp	.+4      	; 0x13ba <vfprintf+0x37a>
    13b6:	8b e2       	ldi	r24, 0x2B	; 43
    13b8:	01 c0       	rjmp	.+2      	; 0x13bc <vfprintf+0x37c>
    13ba:	80 e2       	ldi	r24, 0x20	; 32
    13bc:	a7 fc       	sbrc	r10, 7
    13be:	8d e2       	ldi	r24, 0x2D	; 45
    13c0:	b6 01       	movw	r22, r12
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	92 d1       	rcall	.+804    	; 0x16ea <fputc>
    13c6:	89 14       	cp	r8, r9
    13c8:	30 f4       	brcc	.+12     	; 0x13d6 <vfprintf+0x396>
    13ca:	b6 01       	movw	r22, r12
    13cc:	80 e3       	ldi	r24, 0x30	; 48
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	8c d1       	rcall	.+792    	; 0x16ea <fputc>
    13d2:	9a 94       	dec	r9
    13d4:	f8 cf       	rjmp	.-16     	; 0x13c6 <vfprintf+0x386>
    13d6:	8a 94       	dec	r8
    13d8:	f3 01       	movw	r30, r6
    13da:	e8 0d       	add	r30, r8
    13dc:	f1 1d       	adc	r31, r1
    13de:	80 81       	ld	r24, Z
    13e0:	b6 01       	movw	r22, r12
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	82 d1       	rcall	.+772    	; 0x16ea <fputc>
    13e6:	81 10       	cpse	r8, r1
    13e8:	f6 cf       	rjmp	.-20     	; 0x13d6 <vfprintf+0x396>
    13ea:	22 20       	and	r2, r2
    13ec:	09 f4       	brne	.+2      	; 0x13f0 <vfprintf+0x3b0>
    13ee:	4e ce       	rjmp	.-868    	; 0x108c <vfprintf+0x4c>
    13f0:	b6 01       	movw	r22, r12
    13f2:	80 e2       	ldi	r24, 0x20	; 32
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	79 d1       	rcall	.+754    	; 0x16ea <fputc>
    13f8:	2a 94       	dec	r2
    13fa:	f7 cf       	rjmp	.-18     	; 0x13ea <vfprintf+0x3aa>
    13fc:	f6 01       	movw	r30, r12
    13fe:	86 81       	ldd	r24, Z+6	; 0x06
    1400:	97 81       	ldd	r25, Z+7	; 0x07
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <vfprintf+0x3c8>
    1404:	8f ef       	ldi	r24, 0xFF	; 255
    1406:	9f ef       	ldi	r25, 0xFF	; 255
    1408:	2b 96       	adiw	r28, 0x0b	; 11
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	de bf       	out	0x3e, r29	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	cd bf       	out	0x3d, r28	; 61
    1414:	df 91       	pop	r29
    1416:	cf 91       	pop	r28
    1418:	1f 91       	pop	r17
    141a:	0f 91       	pop	r16
    141c:	ff 90       	pop	r15
    141e:	ef 90       	pop	r14
    1420:	df 90       	pop	r13
    1422:	cf 90       	pop	r12
    1424:	bf 90       	pop	r11
    1426:	af 90       	pop	r10
    1428:	9f 90       	pop	r9
    142a:	8f 90       	pop	r8
    142c:	7f 90       	pop	r7
    142e:	6f 90       	pop	r6
    1430:	5f 90       	pop	r5
    1432:	4f 90       	pop	r4
    1434:	3f 90       	pop	r3
    1436:	2f 90       	pop	r2
    1438:	08 95       	ret

0000143a <calloc>:
    143a:	0f 93       	push	r16
    143c:	1f 93       	push	r17
    143e:	cf 93       	push	r28
    1440:	df 93       	push	r29
    1442:	86 9f       	mul	r24, r22
    1444:	80 01       	movw	r16, r0
    1446:	87 9f       	mul	r24, r23
    1448:	10 0d       	add	r17, r0
    144a:	96 9f       	mul	r25, r22
    144c:	10 0d       	add	r17, r0
    144e:	11 24       	eor	r1, r1
    1450:	c8 01       	movw	r24, r16
    1452:	0d d0       	rcall	.+26     	; 0x146e <malloc>
    1454:	ec 01       	movw	r28, r24
    1456:	00 97       	sbiw	r24, 0x00	; 0
    1458:	21 f0       	breq	.+8      	; 0x1462 <calloc+0x28>
    145a:	a8 01       	movw	r20, r16
    145c:	60 e0       	ldi	r22, 0x00	; 0
    145e:	70 e0       	ldi	r23, 0x00	; 0
    1460:	32 d1       	rcall	.+612    	; 0x16c6 <memset>
    1462:	ce 01       	movw	r24, r28
    1464:	df 91       	pop	r29
    1466:	cf 91       	pop	r28
    1468:	1f 91       	pop	r17
    146a:	0f 91       	pop	r16
    146c:	08 95       	ret

0000146e <malloc>:
    146e:	0f 93       	push	r16
    1470:	1f 93       	push	r17
    1472:	cf 93       	push	r28
    1474:	df 93       	push	r29
    1476:	82 30       	cpi	r24, 0x02	; 2
    1478:	91 05       	cpc	r25, r1
    147a:	10 f4       	brcc	.+4      	; 0x1480 <malloc+0x12>
    147c:	82 e0       	ldi	r24, 0x02	; 2
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	e0 91 0c 04 	lds	r30, 0x040C	; 0x80040c <__flp>
    1484:	f0 91 0d 04 	lds	r31, 0x040D	; 0x80040d <__flp+0x1>
    1488:	20 e0       	ldi	r18, 0x00	; 0
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	a0 e0       	ldi	r26, 0x00	; 0
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	30 97       	sbiw	r30, 0x00	; 0
    1492:	19 f1       	breq	.+70     	; 0x14da <malloc+0x6c>
    1494:	40 81       	ld	r20, Z
    1496:	51 81       	ldd	r21, Z+1	; 0x01
    1498:	02 81       	ldd	r16, Z+2	; 0x02
    149a:	13 81       	ldd	r17, Z+3	; 0x03
    149c:	48 17       	cp	r20, r24
    149e:	59 07       	cpc	r21, r25
    14a0:	c8 f0       	brcs	.+50     	; 0x14d4 <malloc+0x66>
    14a2:	84 17       	cp	r24, r20
    14a4:	95 07       	cpc	r25, r21
    14a6:	69 f4       	brne	.+26     	; 0x14c2 <malloc+0x54>
    14a8:	10 97       	sbiw	r26, 0x00	; 0
    14aa:	31 f0       	breq	.+12     	; 0x14b8 <malloc+0x4a>
    14ac:	12 96       	adiw	r26, 0x02	; 2
    14ae:	0c 93       	st	X, r16
    14b0:	12 97       	sbiw	r26, 0x02	; 2
    14b2:	13 96       	adiw	r26, 0x03	; 3
    14b4:	1c 93       	st	X, r17
    14b6:	27 c0       	rjmp	.+78     	; 0x1506 <malloc+0x98>
    14b8:	00 93 0c 04 	sts	0x040C, r16	; 0x80040c <__flp>
    14bc:	10 93 0d 04 	sts	0x040D, r17	; 0x80040d <__flp+0x1>
    14c0:	22 c0       	rjmp	.+68     	; 0x1506 <malloc+0x98>
    14c2:	21 15       	cp	r18, r1
    14c4:	31 05       	cpc	r19, r1
    14c6:	19 f0       	breq	.+6      	; 0x14ce <malloc+0x60>
    14c8:	42 17       	cp	r20, r18
    14ca:	53 07       	cpc	r21, r19
    14cc:	18 f4       	brcc	.+6      	; 0x14d4 <malloc+0x66>
    14ce:	9a 01       	movw	r18, r20
    14d0:	bd 01       	movw	r22, r26
    14d2:	ef 01       	movw	r28, r30
    14d4:	df 01       	movw	r26, r30
    14d6:	f8 01       	movw	r30, r16
    14d8:	db cf       	rjmp	.-74     	; 0x1490 <malloc+0x22>
    14da:	21 15       	cp	r18, r1
    14dc:	31 05       	cpc	r19, r1
    14de:	f9 f0       	breq	.+62     	; 0x151e <malloc+0xb0>
    14e0:	28 1b       	sub	r18, r24
    14e2:	39 0b       	sbc	r19, r25
    14e4:	24 30       	cpi	r18, 0x04	; 4
    14e6:	31 05       	cpc	r19, r1
    14e8:	80 f4       	brcc	.+32     	; 0x150a <malloc+0x9c>
    14ea:	8a 81       	ldd	r24, Y+2	; 0x02
    14ec:	9b 81       	ldd	r25, Y+3	; 0x03
    14ee:	61 15       	cp	r22, r1
    14f0:	71 05       	cpc	r23, r1
    14f2:	21 f0       	breq	.+8      	; 0x14fc <malloc+0x8e>
    14f4:	fb 01       	movw	r30, r22
    14f6:	93 83       	std	Z+3, r25	; 0x03
    14f8:	82 83       	std	Z+2, r24	; 0x02
    14fa:	04 c0       	rjmp	.+8      	; 0x1504 <malloc+0x96>
    14fc:	90 93 0d 04 	sts	0x040D, r25	; 0x80040d <__flp+0x1>
    1500:	80 93 0c 04 	sts	0x040C, r24	; 0x80040c <__flp>
    1504:	fe 01       	movw	r30, r28
    1506:	32 96       	adiw	r30, 0x02	; 2
    1508:	44 c0       	rjmp	.+136    	; 0x1592 <malloc+0x124>
    150a:	fe 01       	movw	r30, r28
    150c:	e2 0f       	add	r30, r18
    150e:	f3 1f       	adc	r31, r19
    1510:	81 93       	st	Z+, r24
    1512:	91 93       	st	Z+, r25
    1514:	22 50       	subi	r18, 0x02	; 2
    1516:	31 09       	sbc	r19, r1
    1518:	39 83       	std	Y+1, r19	; 0x01
    151a:	28 83       	st	Y, r18
    151c:	3a c0       	rjmp	.+116    	; 0x1592 <malloc+0x124>
    151e:	20 91 0a 04 	lds	r18, 0x040A	; 0x80040a <__brkval>
    1522:	30 91 0b 04 	lds	r19, 0x040B	; 0x80040b <__brkval+0x1>
    1526:	23 2b       	or	r18, r19
    1528:	41 f4       	brne	.+16     	; 0x153a <malloc+0xcc>
    152a:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    152e:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1532:	30 93 0b 04 	sts	0x040B, r19	; 0x80040b <__brkval+0x1>
    1536:	20 93 0a 04 	sts	0x040A, r18	; 0x80040a <__brkval>
    153a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    153e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1542:	21 15       	cp	r18, r1
    1544:	31 05       	cpc	r19, r1
    1546:	41 f4       	brne	.+16     	; 0x1558 <malloc+0xea>
    1548:	2d b7       	in	r18, 0x3d	; 61
    154a:	3e b7       	in	r19, 0x3e	; 62
    154c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1550:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1554:	24 1b       	sub	r18, r20
    1556:	35 0b       	sbc	r19, r21
    1558:	e0 91 0a 04 	lds	r30, 0x040A	; 0x80040a <__brkval>
    155c:	f0 91 0b 04 	lds	r31, 0x040B	; 0x80040b <__brkval+0x1>
    1560:	e2 17       	cp	r30, r18
    1562:	f3 07       	cpc	r31, r19
    1564:	a0 f4       	brcc	.+40     	; 0x158e <malloc+0x120>
    1566:	2e 1b       	sub	r18, r30
    1568:	3f 0b       	sbc	r19, r31
    156a:	28 17       	cp	r18, r24
    156c:	39 07       	cpc	r19, r25
    156e:	78 f0       	brcs	.+30     	; 0x158e <malloc+0x120>
    1570:	ac 01       	movw	r20, r24
    1572:	4e 5f       	subi	r20, 0xFE	; 254
    1574:	5f 4f       	sbci	r21, 0xFF	; 255
    1576:	24 17       	cp	r18, r20
    1578:	35 07       	cpc	r19, r21
    157a:	48 f0       	brcs	.+18     	; 0x158e <malloc+0x120>
    157c:	4e 0f       	add	r20, r30
    157e:	5f 1f       	adc	r21, r31
    1580:	50 93 0b 04 	sts	0x040B, r21	; 0x80040b <__brkval+0x1>
    1584:	40 93 0a 04 	sts	0x040A, r20	; 0x80040a <__brkval>
    1588:	81 93       	st	Z+, r24
    158a:	91 93       	st	Z+, r25
    158c:	02 c0       	rjmp	.+4      	; 0x1592 <malloc+0x124>
    158e:	e0 e0       	ldi	r30, 0x00	; 0
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	cf 01       	movw	r24, r30
    1594:	df 91       	pop	r29
    1596:	cf 91       	pop	r28
    1598:	1f 91       	pop	r17
    159a:	0f 91       	pop	r16
    159c:	08 95       	ret

0000159e <free>:
    159e:	cf 93       	push	r28
    15a0:	df 93       	push	r29
    15a2:	00 97       	sbiw	r24, 0x00	; 0
    15a4:	09 f4       	brne	.+2      	; 0x15a8 <free+0xa>
    15a6:	81 c0       	rjmp	.+258    	; 0x16aa <free+0x10c>
    15a8:	fc 01       	movw	r30, r24
    15aa:	32 97       	sbiw	r30, 0x02	; 2
    15ac:	13 82       	std	Z+3, r1	; 0x03
    15ae:	12 82       	std	Z+2, r1	; 0x02
    15b0:	a0 91 0c 04 	lds	r26, 0x040C	; 0x80040c <__flp>
    15b4:	b0 91 0d 04 	lds	r27, 0x040D	; 0x80040d <__flp+0x1>
    15b8:	10 97       	sbiw	r26, 0x00	; 0
    15ba:	81 f4       	brne	.+32     	; 0x15dc <free+0x3e>
    15bc:	20 81       	ld	r18, Z
    15be:	31 81       	ldd	r19, Z+1	; 0x01
    15c0:	82 0f       	add	r24, r18
    15c2:	93 1f       	adc	r25, r19
    15c4:	20 91 0a 04 	lds	r18, 0x040A	; 0x80040a <__brkval>
    15c8:	30 91 0b 04 	lds	r19, 0x040B	; 0x80040b <__brkval+0x1>
    15cc:	28 17       	cp	r18, r24
    15ce:	39 07       	cpc	r19, r25
    15d0:	51 f5       	brne	.+84     	; 0x1626 <free+0x88>
    15d2:	f0 93 0b 04 	sts	0x040B, r31	; 0x80040b <__brkval+0x1>
    15d6:	e0 93 0a 04 	sts	0x040A, r30	; 0x80040a <__brkval>
    15da:	67 c0       	rjmp	.+206    	; 0x16aa <free+0x10c>
    15dc:	ed 01       	movw	r28, r26
    15de:	20 e0       	ldi	r18, 0x00	; 0
    15e0:	30 e0       	ldi	r19, 0x00	; 0
    15e2:	ce 17       	cp	r28, r30
    15e4:	df 07       	cpc	r29, r31
    15e6:	40 f4       	brcc	.+16     	; 0x15f8 <free+0x5a>
    15e8:	4a 81       	ldd	r20, Y+2	; 0x02
    15ea:	5b 81       	ldd	r21, Y+3	; 0x03
    15ec:	9e 01       	movw	r18, r28
    15ee:	41 15       	cp	r20, r1
    15f0:	51 05       	cpc	r21, r1
    15f2:	f1 f0       	breq	.+60     	; 0x1630 <free+0x92>
    15f4:	ea 01       	movw	r28, r20
    15f6:	f5 cf       	rjmp	.-22     	; 0x15e2 <free+0x44>
    15f8:	d3 83       	std	Z+3, r29	; 0x03
    15fa:	c2 83       	std	Z+2, r28	; 0x02
    15fc:	40 81       	ld	r20, Z
    15fe:	51 81       	ldd	r21, Z+1	; 0x01
    1600:	84 0f       	add	r24, r20
    1602:	95 1f       	adc	r25, r21
    1604:	c8 17       	cp	r28, r24
    1606:	d9 07       	cpc	r29, r25
    1608:	59 f4       	brne	.+22     	; 0x1620 <free+0x82>
    160a:	88 81       	ld	r24, Y
    160c:	99 81       	ldd	r25, Y+1	; 0x01
    160e:	84 0f       	add	r24, r20
    1610:	95 1f       	adc	r25, r21
    1612:	02 96       	adiw	r24, 0x02	; 2
    1614:	91 83       	std	Z+1, r25	; 0x01
    1616:	80 83       	st	Z, r24
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	9b 81       	ldd	r25, Y+3	; 0x03
    161c:	93 83       	std	Z+3, r25	; 0x03
    161e:	82 83       	std	Z+2, r24	; 0x02
    1620:	21 15       	cp	r18, r1
    1622:	31 05       	cpc	r19, r1
    1624:	29 f4       	brne	.+10     	; 0x1630 <free+0x92>
    1626:	f0 93 0d 04 	sts	0x040D, r31	; 0x80040d <__flp+0x1>
    162a:	e0 93 0c 04 	sts	0x040C, r30	; 0x80040c <__flp>
    162e:	3d c0       	rjmp	.+122    	; 0x16aa <free+0x10c>
    1630:	e9 01       	movw	r28, r18
    1632:	fb 83       	std	Y+3, r31	; 0x03
    1634:	ea 83       	std	Y+2, r30	; 0x02
    1636:	49 91       	ld	r20, Y+
    1638:	59 91       	ld	r21, Y+
    163a:	c4 0f       	add	r28, r20
    163c:	d5 1f       	adc	r29, r21
    163e:	ec 17       	cp	r30, r28
    1640:	fd 07       	cpc	r31, r29
    1642:	61 f4       	brne	.+24     	; 0x165c <free+0xbe>
    1644:	80 81       	ld	r24, Z
    1646:	91 81       	ldd	r25, Z+1	; 0x01
    1648:	84 0f       	add	r24, r20
    164a:	95 1f       	adc	r25, r21
    164c:	02 96       	adiw	r24, 0x02	; 2
    164e:	e9 01       	movw	r28, r18
    1650:	99 83       	std	Y+1, r25	; 0x01
    1652:	88 83       	st	Y, r24
    1654:	82 81       	ldd	r24, Z+2	; 0x02
    1656:	93 81       	ldd	r25, Z+3	; 0x03
    1658:	9b 83       	std	Y+3, r25	; 0x03
    165a:	8a 83       	std	Y+2, r24	; 0x02
    165c:	e0 e0       	ldi	r30, 0x00	; 0
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	12 96       	adiw	r26, 0x02	; 2
    1662:	8d 91       	ld	r24, X+
    1664:	9c 91       	ld	r25, X
    1666:	13 97       	sbiw	r26, 0x03	; 3
    1668:	00 97       	sbiw	r24, 0x00	; 0
    166a:	19 f0       	breq	.+6      	; 0x1672 <free+0xd4>
    166c:	fd 01       	movw	r30, r26
    166e:	dc 01       	movw	r26, r24
    1670:	f7 cf       	rjmp	.-18     	; 0x1660 <free+0xc2>
    1672:	8d 91       	ld	r24, X+
    1674:	9c 91       	ld	r25, X
    1676:	11 97       	sbiw	r26, 0x01	; 1
    1678:	9d 01       	movw	r18, r26
    167a:	2e 5f       	subi	r18, 0xFE	; 254
    167c:	3f 4f       	sbci	r19, 0xFF	; 255
    167e:	82 0f       	add	r24, r18
    1680:	93 1f       	adc	r25, r19
    1682:	20 91 0a 04 	lds	r18, 0x040A	; 0x80040a <__brkval>
    1686:	30 91 0b 04 	lds	r19, 0x040B	; 0x80040b <__brkval+0x1>
    168a:	28 17       	cp	r18, r24
    168c:	39 07       	cpc	r19, r25
    168e:	69 f4       	brne	.+26     	; 0x16aa <free+0x10c>
    1690:	30 97       	sbiw	r30, 0x00	; 0
    1692:	29 f4       	brne	.+10     	; 0x169e <free+0x100>
    1694:	10 92 0d 04 	sts	0x040D, r1	; 0x80040d <__flp+0x1>
    1698:	10 92 0c 04 	sts	0x040C, r1	; 0x80040c <__flp>
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <free+0x104>
    169e:	13 82       	std	Z+3, r1	; 0x03
    16a0:	12 82       	std	Z+2, r1	; 0x02
    16a2:	b0 93 0b 04 	sts	0x040B, r27	; 0x80040b <__brkval+0x1>
    16a6:	a0 93 0a 04 	sts	0x040A, r26	; 0x80040a <__brkval>
    16aa:	df 91       	pop	r29
    16ac:	cf 91       	pop	r28
    16ae:	08 95       	ret

000016b0 <strnlen_P>:
    16b0:	fc 01       	movw	r30, r24
    16b2:	05 90       	lpm	r0, Z+
    16b4:	61 50       	subi	r22, 0x01	; 1
    16b6:	70 40       	sbci	r23, 0x00	; 0
    16b8:	01 10       	cpse	r0, r1
    16ba:	d8 f7       	brcc	.-10     	; 0x16b2 <strnlen_P+0x2>
    16bc:	80 95       	com	r24
    16be:	90 95       	com	r25
    16c0:	8e 0f       	add	r24, r30
    16c2:	9f 1f       	adc	r25, r31
    16c4:	08 95       	ret

000016c6 <memset>:
    16c6:	dc 01       	movw	r26, r24
    16c8:	01 c0       	rjmp	.+2      	; 0x16cc <memset+0x6>
    16ca:	6d 93       	st	X+, r22
    16cc:	41 50       	subi	r20, 0x01	; 1
    16ce:	50 40       	sbci	r21, 0x00	; 0
    16d0:	e0 f7       	brcc	.-8      	; 0x16ca <memset+0x4>
    16d2:	08 95       	ret

000016d4 <strnlen>:
    16d4:	fc 01       	movw	r30, r24
    16d6:	61 50       	subi	r22, 0x01	; 1
    16d8:	70 40       	sbci	r23, 0x00	; 0
    16da:	01 90       	ld	r0, Z+
    16dc:	01 10       	cpse	r0, r1
    16de:	d8 f7       	brcc	.-10     	; 0x16d6 <strnlen+0x2>
    16e0:	80 95       	com	r24
    16e2:	90 95       	com	r25
    16e4:	8e 0f       	add	r24, r30
    16e6:	9f 1f       	adc	r25, r31
    16e8:	08 95       	ret

000016ea <fputc>:
    16ea:	0f 93       	push	r16
    16ec:	1f 93       	push	r17
    16ee:	cf 93       	push	r28
    16f0:	df 93       	push	r29
    16f2:	fb 01       	movw	r30, r22
    16f4:	23 81       	ldd	r18, Z+3	; 0x03
    16f6:	21 fd       	sbrc	r18, 1
    16f8:	03 c0       	rjmp	.+6      	; 0x1700 <fputc+0x16>
    16fa:	8f ef       	ldi	r24, 0xFF	; 255
    16fc:	9f ef       	ldi	r25, 0xFF	; 255
    16fe:	2c c0       	rjmp	.+88     	; 0x1758 <fputc+0x6e>
    1700:	22 ff       	sbrs	r18, 2
    1702:	16 c0       	rjmp	.+44     	; 0x1730 <fputc+0x46>
    1704:	46 81       	ldd	r20, Z+6	; 0x06
    1706:	57 81       	ldd	r21, Z+7	; 0x07
    1708:	24 81       	ldd	r18, Z+4	; 0x04
    170a:	35 81       	ldd	r19, Z+5	; 0x05
    170c:	42 17       	cp	r20, r18
    170e:	53 07       	cpc	r21, r19
    1710:	44 f4       	brge	.+16     	; 0x1722 <fputc+0x38>
    1712:	a0 81       	ld	r26, Z
    1714:	b1 81       	ldd	r27, Z+1	; 0x01
    1716:	9d 01       	movw	r18, r26
    1718:	2f 5f       	subi	r18, 0xFF	; 255
    171a:	3f 4f       	sbci	r19, 0xFF	; 255
    171c:	31 83       	std	Z+1, r19	; 0x01
    171e:	20 83       	st	Z, r18
    1720:	8c 93       	st	X, r24
    1722:	26 81       	ldd	r18, Z+6	; 0x06
    1724:	37 81       	ldd	r19, Z+7	; 0x07
    1726:	2f 5f       	subi	r18, 0xFF	; 255
    1728:	3f 4f       	sbci	r19, 0xFF	; 255
    172a:	37 83       	std	Z+7, r19	; 0x07
    172c:	26 83       	std	Z+6, r18	; 0x06
    172e:	14 c0       	rjmp	.+40     	; 0x1758 <fputc+0x6e>
    1730:	8b 01       	movw	r16, r22
    1732:	ec 01       	movw	r28, r24
    1734:	fb 01       	movw	r30, r22
    1736:	00 84       	ldd	r0, Z+8	; 0x08
    1738:	f1 85       	ldd	r31, Z+9	; 0x09
    173a:	e0 2d       	mov	r30, r0
    173c:	19 95       	eicall
    173e:	89 2b       	or	r24, r25
    1740:	e1 f6       	brne	.-72     	; 0x16fa <fputc+0x10>
    1742:	d8 01       	movw	r26, r16
    1744:	16 96       	adiw	r26, 0x06	; 6
    1746:	8d 91       	ld	r24, X+
    1748:	9c 91       	ld	r25, X
    174a:	17 97       	sbiw	r26, 0x07	; 7
    174c:	01 96       	adiw	r24, 0x01	; 1
    174e:	17 96       	adiw	r26, 0x07	; 7
    1750:	9c 93       	st	X, r25
    1752:	8e 93       	st	-X, r24
    1754:	16 97       	sbiw	r26, 0x06	; 6
    1756:	ce 01       	movw	r24, r28
    1758:	df 91       	pop	r29
    175a:	cf 91       	pop	r28
    175c:	1f 91       	pop	r17
    175e:	0f 91       	pop	r16
    1760:	08 95       	ret

00001762 <__ultoa_invert>:
    1762:	fa 01       	movw	r30, r20
    1764:	aa 27       	eor	r26, r26
    1766:	28 30       	cpi	r18, 0x08	; 8
    1768:	51 f1       	breq	.+84     	; 0x17be <__ultoa_invert+0x5c>
    176a:	20 31       	cpi	r18, 0x10	; 16
    176c:	81 f1       	breq	.+96     	; 0x17ce <__ultoa_invert+0x6c>
    176e:	e8 94       	clt
    1770:	6f 93       	push	r22
    1772:	6e 7f       	andi	r22, 0xFE	; 254
    1774:	6e 5f       	subi	r22, 0xFE	; 254
    1776:	7f 4f       	sbci	r23, 0xFF	; 255
    1778:	8f 4f       	sbci	r24, 0xFF	; 255
    177a:	9f 4f       	sbci	r25, 0xFF	; 255
    177c:	af 4f       	sbci	r26, 0xFF	; 255
    177e:	b1 e0       	ldi	r27, 0x01	; 1
    1780:	3e d0       	rcall	.+124    	; 0x17fe <__ultoa_invert+0x9c>
    1782:	b4 e0       	ldi	r27, 0x04	; 4
    1784:	3c d0       	rcall	.+120    	; 0x17fe <__ultoa_invert+0x9c>
    1786:	67 0f       	add	r22, r23
    1788:	78 1f       	adc	r23, r24
    178a:	89 1f       	adc	r24, r25
    178c:	9a 1f       	adc	r25, r26
    178e:	a1 1d       	adc	r26, r1
    1790:	68 0f       	add	r22, r24
    1792:	79 1f       	adc	r23, r25
    1794:	8a 1f       	adc	r24, r26
    1796:	91 1d       	adc	r25, r1
    1798:	a1 1d       	adc	r26, r1
    179a:	6a 0f       	add	r22, r26
    179c:	71 1d       	adc	r23, r1
    179e:	81 1d       	adc	r24, r1
    17a0:	91 1d       	adc	r25, r1
    17a2:	a1 1d       	adc	r26, r1
    17a4:	20 d0       	rcall	.+64     	; 0x17e6 <__ultoa_invert+0x84>
    17a6:	09 f4       	brne	.+2      	; 0x17aa <__ultoa_invert+0x48>
    17a8:	68 94       	set
    17aa:	3f 91       	pop	r19
    17ac:	2a e0       	ldi	r18, 0x0A	; 10
    17ae:	26 9f       	mul	r18, r22
    17b0:	11 24       	eor	r1, r1
    17b2:	30 19       	sub	r19, r0
    17b4:	30 5d       	subi	r19, 0xD0	; 208
    17b6:	31 93       	st	Z+, r19
    17b8:	de f6       	brtc	.-74     	; 0x1770 <__ultoa_invert+0xe>
    17ba:	cf 01       	movw	r24, r30
    17bc:	08 95       	ret
    17be:	46 2f       	mov	r20, r22
    17c0:	47 70       	andi	r20, 0x07	; 7
    17c2:	40 5d       	subi	r20, 0xD0	; 208
    17c4:	41 93       	st	Z+, r20
    17c6:	b3 e0       	ldi	r27, 0x03	; 3
    17c8:	0f d0       	rcall	.+30     	; 0x17e8 <__ultoa_invert+0x86>
    17ca:	c9 f7       	brne	.-14     	; 0x17be <__ultoa_invert+0x5c>
    17cc:	f6 cf       	rjmp	.-20     	; 0x17ba <__ultoa_invert+0x58>
    17ce:	46 2f       	mov	r20, r22
    17d0:	4f 70       	andi	r20, 0x0F	; 15
    17d2:	40 5d       	subi	r20, 0xD0	; 208
    17d4:	4a 33       	cpi	r20, 0x3A	; 58
    17d6:	18 f0       	brcs	.+6      	; 0x17de <__ultoa_invert+0x7c>
    17d8:	49 5d       	subi	r20, 0xD9	; 217
    17da:	31 fd       	sbrc	r19, 1
    17dc:	40 52       	subi	r20, 0x20	; 32
    17de:	41 93       	st	Z+, r20
    17e0:	02 d0       	rcall	.+4      	; 0x17e6 <__ultoa_invert+0x84>
    17e2:	a9 f7       	brne	.-22     	; 0x17ce <__ultoa_invert+0x6c>
    17e4:	ea cf       	rjmp	.-44     	; 0x17ba <__ultoa_invert+0x58>
    17e6:	b4 e0       	ldi	r27, 0x04	; 4
    17e8:	a6 95       	lsr	r26
    17ea:	97 95       	ror	r25
    17ec:	87 95       	ror	r24
    17ee:	77 95       	ror	r23
    17f0:	67 95       	ror	r22
    17f2:	ba 95       	dec	r27
    17f4:	c9 f7       	brne	.-14     	; 0x17e8 <__ultoa_invert+0x86>
    17f6:	00 97       	sbiw	r24, 0x00	; 0
    17f8:	61 05       	cpc	r22, r1
    17fa:	71 05       	cpc	r23, r1
    17fc:	08 95       	ret
    17fe:	9b 01       	movw	r18, r22
    1800:	ac 01       	movw	r20, r24
    1802:	0a 2e       	mov	r0, r26
    1804:	06 94       	lsr	r0
    1806:	57 95       	ror	r21
    1808:	47 95       	ror	r20
    180a:	37 95       	ror	r19
    180c:	27 95       	ror	r18
    180e:	ba 95       	dec	r27
    1810:	c9 f7       	brne	.-14     	; 0x1804 <__ultoa_invert+0xa2>
    1812:	62 0f       	add	r22, r18
    1814:	73 1f       	adc	r23, r19
    1816:	84 1f       	adc	r24, r20
    1818:	95 1f       	adc	r25, r21
    181a:	a0 1d       	adc	r26, r0
    181c:	08 95       	ret

0000181e <_exit>:
    181e:	f8 94       	cli

00001820 <__stop_program>:
    1820:	ff cf       	rjmp	.-2      	; 0x1820 <__stop_program>
