//! **************************************************************************
// Written by: Map P.20131013 on Tue Nov 07 19:10:12 2017
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "sda" LOCATE = SITE "B22" LEVEL 1;
COMP "scl" LOCATE = SITE "A21" LEVEL 1;
COMP "mcb3_dram_a<0>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "J4" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "E3" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "E1" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "T2" LEVEL 1;
COMP "hdmi_out_de" LOCATE = SITE "V22" LEVEL 1;
COMP "hdmi_out_hs" LOCATE = SITE "U22" LEVEL 1;
COMP "hdmi_out_vs" LOCATE = SITE "U20" LEVEL 1;
COMP "vga_out_de" LOCATE = SITE "Y3" LEVEL 1;
COMP "vga_out_hs" LOCATE = SITE "AA4" LEVEL 1;
COMP "vga_out_vs" LOCATE = SITE "AB11" LEVEL 1;
COMP "clk_50m" LOCATE = SITE "AB13" LEVEL 1;
COMP "clk_27m" LOCATE = SITE "B10" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "G4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "C1" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "D1" LEVEL 1;
COMP "mcb3_dram_a<13>" LOCATE = SITE "G6" LEVEL 1;
COMP "e_reset" LOCATE = SITE "F19" LEVEL 1;
COMP "e_rxc" LOCATE = SITE "K19" LEVEL 1;
COMP "e_txc" LOCATE = SITE "K20" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "F1" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "M2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "P2" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "P1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K4" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "K5" LEVEL 1;
COMP "hdmi_out_clk" LOCATE = SITE "Y12" LEVEL 1;
COMP "vga_out_data<0>" LOCATE = SITE "AA8" LEVEL 1;
COMP "vga_out_data<1>" LOCATE = SITE "Y7" LEVEL 1;
COMP "vga_out_data<2>" LOCATE = SITE "V9" LEVEL 1;
COMP "vga_out_data<3>" LOCATE = SITE "Y6" LEVEL 1;
COMP "vga_out_data<4>" LOCATE = SITE "U9" LEVEL 1;
COMP "vga_out_data<5>" LOCATE = SITE "W6" LEVEL 1;
COMP "vga_out_data<6>" LOCATE = SITE "AB5" LEVEL 1;
COMP "vga_out_data<7>" LOCATE = SITE "AB6" LEVEL 1;
COMP "vga_out_data<8>" LOCATE = SITE "Y5" LEVEL 1;
COMP "vga_out_data<9>" LOCATE = SITE "AA6" LEVEL 1;
COMP "vga_out_clk" LOCATE = SITE "Y11" LEVEL 1;
COMP "e_rxd<0>" LOCATE = SITE "L19" LEVEL 1;
COMP "e_rxd<1>" LOCATE = SITE "G22" LEVEL 1;
COMP "e_rxd<2>" LOCATE = SITE "M20" LEVEL 1;
COMP "e_rxd<3>" LOCATE = SITE "G20" LEVEL 1;
COMP "e_rxd<4>" LOCATE = SITE "F22" LEVEL 1;
COMP "e_rxd<5>" LOCATE = SITE "J19" LEVEL 1;
COMP "e_rxd<6>" LOCATE = SITE "F21" LEVEL 1;
COMP "e_rxd<7>" LOCATE = SITE "E22" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "W3" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "Y2" LEVEL 1;
COMP "e_txd<0>" LOCATE = SITE "J17" LEVEL 1;
COMP "e_txd<1>" LOCATE = SITE "K17" LEVEL 1;
COMP "e_txd<2>" LOCATE = SITE "C20" LEVEL 1;
COMP "e_txd<3>" LOCATE = SITE "D21" LEVEL 1;
COMP "e_txd<4>" LOCATE = SITE "D22" LEVEL 1;
COMP "e_txd<5>" LOCATE = SITE "C22" LEVEL 1;
COMP "e_txd<6>" LOCATE = SITE "G19" LEVEL 1;
COMP "e_txd<7>" LOCATE = SITE "H19" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "M3" LEVEL 1;
COMP "mcb3_dram_reset_n" LOCATE = SITE "C3" LEVEL 1;
COMP "hdmi_out_rgb_b<0>" LOCATE = SITE "Y18" LEVEL 1;
COMP "hdmi_out_rgb_b<1>" LOCATE = SITE "U13" LEVEL 1;
COMP "hdmi_out_rgb_b<2>" LOCATE = SITE "W18" LEVEL 1;
COMP "hdmi_out_rgb_b<3>" LOCATE = SITE "U14" LEVEL 1;
COMP "hdmi_out_rgb_b<4>" LOCATE = SITE "AB18" LEVEL 1;
COMP "hdmi_out_rgb_b<5>" LOCATE = SITE "AA18" LEVEL 1;
COMP "hdmi_out_rgb_b<6>" LOCATE = SITE "AB17" LEVEL 1;
COMP "hdmi_out_rgb_b<7>" LOCATE = SITE "AB14" LEVEL 1;
COMP "hdmi_out_rgb_g<0>" LOCATE = SITE "Y17" LEVEL 1;
COMP "hdmi_out_rgb_g<1>" LOCATE = SITE "AA14" LEVEL 1;
COMP "hdmi_out_rgb_g<2>" LOCATE = SITE "W13" LEVEL 1;
COMP "hdmi_out_rgb_g<3>" LOCATE = SITE "Y19" LEVEL 1;
COMP "hdmi_out_rgb_g<4>" LOCATE = SITE "T19" LEVEL 1;
COMP "hdmi_out_rgb_g<5>" LOCATE = SITE "AB19" LEVEL 1;
COMP "hdmi_out_rgb_g<6>" LOCATE = SITE "T20" LEVEL 1;
COMP "hdmi_out_rgb_g<7>" LOCATE = SITE "L17" LEVEL 1;
COMP "hdmi_out_rgb_r<0>" LOCATE = SITE "W20" LEVEL 1;
COMP "hdmi_out_rgb_r<1>" LOCATE = SITE "K18" LEVEL 1;
COMP "hdmi_out_rgb_r<2>" LOCATE = SITE "W22" LEVEL 1;
COMP "hdmi_out_rgb_r<3>" LOCATE = SITE "P19" LEVEL 1;
COMP "hdmi_out_rgb_r<4>" LOCATE = SITE "M19" LEVEL 1;
COMP "hdmi_out_rgb_r<5>" LOCATE = SITE "P20" LEVEL 1;
COMP "hdmi_out_rgb_r<6>" LOCATE = SITE "N19" LEVEL 1;
COMP "hdmi_out_rgb_r<7>" LOCATE = SITE "V21" LEVEL 1;
COMP "led<0>" LOCATE = SITE "U6" LEVEL 1;
COMP "led<1>" LOCATE = SITE "V5" LEVEL 1;
COMP "led<2>" LOCATE = SITE "AA2" LEVEL 1;
COMP "led<3>" LOCATE = SITE "AB2" LEVEL 1;
COMP "e_gtxc" LOCATE = SITE "H21" LEVEL 1;
COMP "e_rxer" LOCATE = SITE "D19" LEVEL 1;
COMP "e_rxdv" LOCATE = SITE "H22" LEVEL 1;
COMP "e_txen" LOCATE = SITE "F18" LEVEL 1;
COMP "e_txer" LOCATE = SITE "F20" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "R3" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "R1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "U3" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "U1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "V2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "V1" LEVEL 1;
COMP "cvbs_in_data<0>" LOCATE = SITE "A3" LEVEL 1;
COMP "cvbs_in_data<1>" LOCATE = SITE "C5" LEVEL 1;
COMP "cvbs_in_data<2>" LOCATE = SITE "A4" LEVEL 1;
COMP "cvbs_in_data<3>" LOCATE = SITE "A5" LEVEL 1;
COMP "cvbs_in_data<4>" LOCATE = SITE "D6" LEVEL 1;
COMP "cvbs_in_data<5>" LOCATE = SITE "B6" LEVEL 1;
COMP "cvbs_in_data<6>" LOCATE = SITE "C6" LEVEL 1;
COMP "cvbs_in_data<7>" LOCATE = SITE "A6" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "T1" LEVEL 1;
COMP "cvbs_in_clkn" LOCATE = SITE "A11" LEVEL 1;
COMP "cvbs_in_clkp" LOCATE = SITE "C11" LEVEL 1;
COMP "vga_out_data<10>" LOCATE = SITE "AB4" LEVEL 1;
COMP "vga_out_data<11>" LOCATE = SITE "AB3" LEVEL 1;
COMP "sys_key0" LOCATE = SITE "AB8" LEVEL 1;
PIN
        video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1_pins<16>
        = BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2_pins<16>
        = BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2"
        PINNAME CLKAWRCLK;
PIN video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem_pins<18> = BEL
        "video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem" PINNAME
        CLKAWRCLK;
PIN video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem_pins<19> = BEL
        "video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem" PINNAME
        CLKBRDCLK;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP CVBS_CLKN = BEL "vin_ch0_data_0" BEL "vin_ch0_data_1" BEL
        "vin_ch0_data_2" BEL "vin_ch0_data_3" BEL "vin_ch0_data_4" BEL
        "vin_ch0_data_5" BEL "vin_ch0_data_6" BEL "vin_ch0_data_7" BEL
        "DB_key_d0" BEL "video_sel_cnt_0" BEL "video_sel_cnt_1" BEL
        "video_sel_cnt_2" BEL "clock_in_clkn_buf/BUFGP_INST/BUFG" BEL
        "demux_m0/vout_data_ch3_7" BEL "demux_m0/vout_data_ch3_6" BEL
        "demux_m0/vout_data_ch3_5" BEL "demux_m0/vout_data_ch3_4" BEL
        "demux_m0/vout_data_ch3_3" BEL "demux_m0/vout_data_ch3_2" BEL
        "demux_m0/vout_data_ch3_1" BEL "demux_m0/vout_data_ch3_0" BEL
        "demux_m0/vout_data_ch2_7" BEL "demux_m0/vout_data_ch2_6" BEL
        "demux_m0/vout_data_ch2_5" BEL "demux_m0/vout_data_ch2_4" BEL
        "demux_m0/vout_data_ch2_3" BEL "demux_m0/vout_data_ch2_2" BEL
        "demux_m0/vout_data_ch2_1" BEL "demux_m0/vout_data_ch2_0" BEL
        "demux_m0/vout_data_ch1_7" BEL "demux_m0/vout_data_ch1_6" BEL
        "demux_m0/vout_data_ch1_5" BEL "demux_m0/vout_data_ch1_4" BEL
        "demux_m0/vout_data_ch1_3" BEL "demux_m0/vout_data_ch1_2" BEL
        "demux_m0/vout_data_ch1_1" BEL "demux_m0/vout_data_ch1_0" BEL
        "demux_m0/vout_data_ch0_7" BEL "demux_m0/vout_data_ch0_6" BEL
        "demux_m0/vout_data_ch0_5" BEL "demux_m0/vout_data_ch0_4" BEL
        "demux_m0/vout_data_ch0_3" BEL "demux_m0/vout_data_ch0_2" BEL
        "demux_m0/vout_data_ch0_1" BEL "demux_m0/vout_data_ch0_0" BEL
        "demux_m0/data0_d4_7" BEL "demux_m0/data0_d4_6" BEL
        "demux_m0/data0_d4_5" BEL "demux_m0/data0_d4_4" BEL
        "demux_m0/data0_d4_3" BEL "demux_m0/data0_d4_2" BEL
        "demux_m0/data0_d4_1" BEL "demux_m0/data0_d4_0" BEL
        "demux_m0/data0_d3_7" BEL "demux_m0/data0_d3_6" BEL
        "demux_m0/data0_d3_5" BEL "demux_m0/data0_d3_4" BEL
        "demux_m0/data0_d3_3" BEL "demux_m0/data0_d3_2" BEL
        "demux_m0/data0_d3_1" BEL "demux_m0/data0_d3_0" BEL
        "demux_m0/data0_id_3" BEL "demux_m0/data0_id_2" BEL
        "demux_m0/data0_id_1" BEL "demux_m0/data0_id_0" BEL
        "demux_m0/data0_d2_3" BEL "demux_m0/data0_d2_2" BEL
        "demux_m0/data0_d2_1" BEL "demux_m0/data0_d2_0" BEL
        "demux_m0/data0_d1_3" BEL "demux_m0/data0_d1_2" BEL
        "demux_m0/data0_d1_1" BEL "demux_m0/data0_d1_0" BEL
        "demux_m0/data3_d0_7" BEL "demux_m0/data3_d0_6" BEL
        "demux_m0/data3_d0_5" BEL "demux_m0/data3_d0_4" BEL
        "demux_m0/data3_d0_3" BEL "demux_m0/data3_d0_2" BEL
        "demux_m0/data3_d0_1" BEL "demux_m0/data3_d0_0" BEL
        "demux_m0/data2_d0_7" BEL "demux_m0/data2_d0_6" BEL
        "demux_m0/data2_d0_5" BEL "demux_m0/data2_d0_4" BEL
        "demux_m0/data2_d0_3" BEL "demux_m0/data2_d0_2" BEL
        "demux_m0/data2_d0_1" BEL "demux_m0/data2_d0_0" BEL
        "demux_m0/data1_d0_7" BEL "demux_m0/data1_d0_6" BEL
        "demux_m0/data1_d0_5" BEL "demux_m0/data1_d0_4" BEL
        "demux_m0/data1_d0_3" BEL "demux_m0/data1_d0_2" BEL
        "demux_m0/data1_d0_1" BEL "demux_m0/data1_d0_0" BEL
        "demux_m0/data0_d0_7" BEL "demux_m0/data0_d0_6" BEL
        "demux_m0/data0_d0_5" BEL "demux_m0/data0_d0_4" BEL
        "demux_m0/data0_d0_3" BEL "demux_m0/data0_d0_2" BEL
        "demux_m0/data0_d0_1" BEL "demux_m0/data0_d0_0" BEL
        "DeBounce_m0/q_reg_10" BEL "DeBounce_m0/q_reg_9" BEL
        "DeBounce_m0/q_reg_8" BEL "DeBounce_m0/q_reg_7" BEL
        "DeBounce_m0/q_reg_6" BEL "DeBounce_m0/q_reg_5" BEL
        "DeBounce_m0/q_reg_4" BEL "DeBounce_m0/q_reg_3" BEL
        "DeBounce_m0/q_reg_2" BEL "DeBounce_m0/q_reg_1" BEL
        "DeBounce_m0/q_reg_0" BEL "DeBounce_m0/DFF1" BEL "DeBounce_m0/DFF2"
        BEL "sd_source_m0/v_cnt_13b_12" BEL "sd_source_m0/v_cnt_13b_11" BEL
        "sd_source_m0/v_cnt_13b_10" BEL "sd_source_m0/v_cnt_13b_9" BEL
        "sd_source_m0/v_cnt_13b_8" BEL "sd_source_m0/v_cnt_13b_7" BEL
        "sd_source_m0/v_cnt_13b_6" BEL "sd_source_m0/v_cnt_13b_5" BEL
        "sd_source_m0/v_cnt_13b_4" BEL "sd_source_m0/v_cnt_13b_3" BEL
        "sd_source_m0/v_cnt_13b_2" BEL "sd_source_m0/v_cnt_13b_1" BEL
        "sd_source_m0/v_cnt_13b_0" BEL "sd_source_m0/h_cnt_13b_12" BEL
        "sd_source_m0/h_cnt_13b_11" BEL "sd_source_m0/h_cnt_13b_10" BEL
        "sd_source_m0/h_cnt_13b_9" BEL "sd_source_m0/h_cnt_13b_8" BEL
        "sd_source_m0/h_cnt_13b_7" BEL "sd_source_m0/h_cnt_13b_6" BEL
        "sd_source_m0/h_cnt_13b_5" BEL "sd_source_m0/h_cnt_13b_4" BEL
        "sd_source_m0/h_cnt_13b_3" BEL "sd_source_m0/h_cnt_13b_2" BEL
        "sd_source_m0/h_cnt_13b_1" BEL "sd_source_m0/h_cnt_13b_0" BEL
        "sd_source_m0/frm_offset_11b_7" BEL "sd_source_m0/frm_offset_11b_6"
        BEL "sd_source_m0/frm_offset_11b_5" BEL
        "sd_source_m0/frm_offset_11b_4" BEL "sd_source_m0/frm_offset_11b_3"
        BEL "sd_source_m0/frm_offset_11b_2" BEL
        "sd_source_m0/frm_offset_11b_1" BEL "sd_source_m0/frm_offset_11b_0"
        BEL "sd_source_m0/o_itu_656_data_8b_7" BEL
        "sd_source_m0/o_itu_656_data_8b_6" BEL
        "sd_source_m0/o_itu_656_data_8b_5" BEL
        "sd_source_m0/o_itu_656_data_8b_4" BEL
        "sd_source_m0/o_itu_656_data_8b_3" BEL
        "sd_source_m0/o_itu_656_data_8b_2" BEL
        "sd_source_m0/o_itu_656_data_8b_1" BEL
        "sd_source_m0/o_itu_656_data_8b_0" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_7" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_6" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_5" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_4" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_3" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_2" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_1" BEL
        "sd_source_m0/mode_0_x_pos_active_offset_13b_0" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_7" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_6" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_5" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_4" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_3" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_2" BEL
        "sd_source_m0/mode_0_y_pos_active_13b_1" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_8" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_7" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_6" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_5" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_4" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_3" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_2" BEL
        "sd_source_m0/mode_0_x_pos_active_temp_13b_1" BEL
        "sd_source_m0/v_active" BEL "sd_source_m0/h_fp" BEL
        "sd_source_m0/v_sync_delay" BEL "sd_source_m0/F_odd_even_flag_delay"
        BEL "sd_source_m0/h_cnt_delay_13b_12" BEL
        "sd_source_m0/h_cnt_delay_13b_11" BEL
        "sd_source_m0/h_cnt_delay_13b_10" BEL "sd_source_m0/h_cnt_delay_13b_9"
        BEL "sd_source_m0/h_cnt_delay_13b_8" BEL
        "sd_source_m0/h_cnt_delay_13b_7" BEL "sd_source_m0/h_cnt_delay_13b_6"
        BEL "sd_source_m0/h_cnt_delay_13b_5" BEL
        "sd_source_m0/h_cnt_delay_13b_4" BEL "sd_source_m0/h_cnt_delay_13b_3"
        BEL "sd_source_m0/h_cnt_delay_13b_2" BEL
        "sd_source_m0/h_cnt_delay_13b_1" BEL "sd_source_m0/h_cnt_delay_13b_0"
        BEL "bt656_decode_m0/y_cnt_11" BEL "bt656_decode_m0/y_cnt_10" BEL
        "bt656_decode_m0/y_cnt_9" BEL "bt656_decode_m0/y_cnt_8" BEL
        "bt656_decode_m0/y_cnt_7" BEL "bt656_decode_m0/y_cnt_6" BEL
        "bt656_decode_m0/y_cnt_5" BEL "bt656_decode_m0/y_cnt_4" BEL
        "bt656_decode_m0/y_cnt_3" BEL "bt656_decode_m0/y_cnt_2" BEL
        "bt656_decode_m0/y_cnt_1" BEL "bt656_decode_m0/y_cnt_0" BEL
        "bt656_decode_m0/pixel_cnt_11" BEL "bt656_decode_m0/pixel_cnt_10" BEL
        "bt656_decode_m0/pixel_cnt_9" BEL "bt656_decode_m0/pixel_cnt_8" BEL
        "bt656_decode_m0/pixel_cnt_7" BEL "bt656_decode_m0/pixel_cnt_6" BEL
        "bt656_decode_m0/pixel_cnt_5" BEL "bt656_decode_m0/pixel_cnt_4" BEL
        "bt656_decode_m0/pixel_cnt_3" BEL "bt656_decode_m0/pixel_cnt_2" BEL
        "bt656_decode_m0/pixel_cnt_1" BEL "bt656_decode_m0/pixel_cnt_0" BEL
        "bt656_decode_m0/vs_reg_d0" BEL "bt656_decode_m0/bt656_in_d4_7" BEL
        "bt656_decode_m0/bt656_in_d4_6" BEL "bt656_decode_m0/bt656_in_d4_5"
        BEL "bt656_decode_m0/bt656_in_d4_4" BEL
        "bt656_decode_m0/bt656_in_d4_3" BEL "bt656_decode_m0/bt656_in_d4_2"
        BEL "bt656_decode_m0/bt656_in_d4_1" BEL
        "bt656_decode_m0/bt656_in_d4_0" BEL "bt656_decode_m0/de_t_d0" BEL
        "bt656_decode_m0/field_reg" BEL "bt656_decode_m0/vs_reg" BEL
        "bt656_decode_m0/bt656_in_d3_7" BEL "bt656_decode_m0/bt656_in_d3_6"
        BEL "bt656_decode_m0/bt656_in_d3_5" BEL
        "bt656_decode_m0/bt656_in_d3_4" BEL "bt656_decode_m0/bt656_in_d3_3"
        BEL "bt656_decode_m0/bt656_in_d3_2" BEL
        "bt656_decode_m0/bt656_in_d3_1" BEL "bt656_decode_m0/bt656_in_d3_0"
        BEL "bt656_decode_m0/bt656_in_d2_6" BEL
        "bt656_decode_m0/bt656_in_d2_5" BEL "bt656_decode_m0/bt656_in_d2_4"
        BEL "video_pro_m0/vin_pro_m0/vin_y_cnt_11" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_10" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_9" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_8" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_7" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_6" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_5" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_4" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_3" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_2" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_1" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_11" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_10" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_9" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_8" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_7" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_6" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_5" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_4" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_3" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_2" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_1" BEL
        "video_pro_m0/vin_pro_m0/vs_vclk_d1" BEL
        "video_pro_m0/vin_pro_m0/vfb_vin_de" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_wrreq" BEL
        "video_pro_m0/vin_pro_m0/vs_vclk_d0" BEL
        "video_pro_m0/vin_pro_m0/frame_flag" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_7" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_6" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_5" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_4" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_3" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_2" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_1" BEL
        "video_pro_m0/vin_pro_m0/buffer_f_data_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_11" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_10" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_9" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_8" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_7" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_6" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_5" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_4" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_3" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_1" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/data_cnt_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_afull" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_wr_req" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_15" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_14" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_13" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_12" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_11" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_10" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_9" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_8" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_7" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_6" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_5" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_4" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_3" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_1" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel3_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_15" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_14" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_13" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_12" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_11" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_10" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_9" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_8" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_7" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_6" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_5" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_4" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_3" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_1" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel1_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_15" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_14" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_13" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_12" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_11" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_10" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_9" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_8" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_7" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_6" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_5" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_4" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_3" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_1" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel0_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_15" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_14" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_13" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_12" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_11" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_10" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_9" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_8" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_7" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_6" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_5" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_4" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_3" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_1" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/pixel2_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr2_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_wr1_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_wr_0"
        BEL "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_9" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_8" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_7" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_6" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_5" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_4" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_3" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_2" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_1" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_wr_0" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_9" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_8" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_7" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_6" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_5" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_3" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_1" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_0" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/rdempty" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_9" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_8" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_7" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_6" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_5" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_4" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_3" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_1" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_0" BEL
        "video_pro_m0/vin_pro_m0/buffer_f/ra_held" BEL
        "video_pro_m0/vin_pro_m0/vin_y_cnt_0" BEL
        "video_pro_m0/vin_pro_m0/vin_x_cnt_0" BEL "DeBounce_m0/DB_out" BEL
        "sd_source_m0/h_bp" BEL "sd_source_m0/h_sync" BEL
        "sd_source_m0/v_sync" BEL "sd_source_m0/F_odd_even_flag" BEL
        "bt656_decode_m0/is_pal" BEL "bt656_decode_m0/de_p" PIN
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1_pins<16>"
        PIN
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2_pins<16>"
        PIN "video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem_pins<18>" PIN
        "video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem_pins<19>" BEL
        "demux_m0/Mshreg_data0_d2_5" BEL "demux_m0/data0_d2_5" BEL
        "demux_m0/Mshreg_data0_d2_7" BEL "demux_m0/data0_d2_7" BEL
        "demux_m0/Mshreg_data0_d2_6" BEL "demux_m0/data0_d2_6" BEL
        "sd_source_m0/Mshreg_y_8b_6" BEL "sd_source_m0/y_8b_6" BEL
        "demux_m0/Mshreg_data0_d2_4" BEL "demux_m0/data0_d2_4" BEL
        "sd_source_m0/Mshreg_y_8b_7" BEL "sd_source_m0/y_8b_7" BEL
        "sd_source_m0/Mshreg_y_8b_3" BEL "sd_source_m0/y_8b_3" BEL
        "sd_source_m0/Mshreg_y_8b_5" BEL "sd_source_m0/y_8b_5" BEL
        "sd_source_m0/Mshreg_y_8b_4" BEL "sd_source_m0/y_8b_4" BEL
        "sd_source_m0/Mshreg_y_8b_2" BEL "sd_source_m0/y_8b_2" BEL
        "sd_source_m0/Mshreg_y_8b_1" BEL "sd_source_m0/y_8b_1" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_7" BEL
        "bt656_decode_m0/yc_data_tmp_d3_7" BEL "sd_source_m0/Mshreg_y_8b_0"
        BEL "sd_source_m0/y_8b_0" BEL "bt656_decode_m0/Mshreg_de_t_d3" BEL
        "bt656_decode_m0/de_t_d3" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_6" BEL
        "bt656_decode_m0/yc_data_tmp_d3_6" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_5" BEL
        "bt656_decode_m0/yc_data_tmp_d3_5" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_2" BEL
        "bt656_decode_m0/yc_data_tmp_d3_2" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_4" BEL
        "bt656_decode_m0/yc_data_tmp_d3_4" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_3" BEL
        "bt656_decode_m0/yc_data_tmp_d3_3" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_1" BEL
        "bt656_decode_m0/yc_data_tmp_d3_1" BEL
        "bt656_decode_m0/Mshreg_yc_data_tmp_d3_0" BEL
        "bt656_decode_m0/yc_data_tmp_d3_0" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d1_4" BEL
        "bt656_decode_m0/bt656_in_d1_4" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d1_6" BEL
        "bt656_decode_m0/bt656_in_d1_6" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d1_5" BEL
        "bt656_decode_m0/bt656_in_d1_5" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d2_7" BEL
        "bt656_decode_m0/bt656_in_d2_7" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d2_3" BEL
        "bt656_decode_m0/bt656_in_d2_3" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d2_0" BEL
        "bt656_decode_m0/bt656_in_d2_0" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d2_2" BEL
        "bt656_decode_m0/bt656_in_d2_2" BEL
        "bt656_decode_m0/Mshreg_bt656_in_d2_1" BEL
        "bt656_decode_m0/bt656_in_d2_1" BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0";
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18"
        PINNAME CLKB;
TIMEGRP D_CLK = BEL "rd_en_now" BEL "rd_en_pre" BEL "frame_index_0" BEL
        "frame_index_1" BEL "frame_index_2" BEL "frame_index_3" BEL
        "frame_index_4" BEL "frame_index_5" BEL "frame_index_6" BEL
        "frame_index_7" BEL "frame_index_8" BEL "frame_index_9" BEL
        "frame_index_10" BEL "udp_inst/ipsend_inst/tx_data_counter_15" BEL
        "udp_inst/ipsend_inst/tx_data_counter_14" BEL
        "udp_inst/ipsend_inst/tx_data_counter_13" BEL
        "udp_inst/ipsend_inst/tx_data_counter_12" BEL
        "udp_inst/ipsend_inst/tx_data_counter_11" BEL
        "udp_inst/ipsend_inst/tx_data_counter_10" BEL
        "udp_inst/ipsend_inst/tx_data_counter_9" BEL
        "udp_inst/ipsend_inst/tx_data_counter_8" BEL
        "udp_inst/ipsend_inst/tx_data_counter_7" BEL
        "udp_inst/ipsend_inst/tx_data_counter_6" BEL
        "udp_inst/ipsend_inst/tx_data_counter_5" BEL
        "udp_inst/ipsend_inst/tx_data_counter_4" BEL
        "udp_inst/ipsend_inst/tx_data_counter_3" BEL
        "udp_inst/ipsend_inst/tx_data_counter_2" BEL
        "udp_inst/ipsend_inst/tx_data_counter_1" BEL
        "udp_inst/ipsend_inst/tx_data_counter_0" BEL
        "udp_inst/ipsend_inst/tx_state_FSM_FFd1" BEL
        "udp_inst/ipsend_inst/tx_state_FSM_FFd3" BEL
        "udp_inst/ipsend_inst/tx_state_FSM_FFd2" BEL
        "udp_inst/ipsend_inst/dataout_7" BEL "udp_inst/ipsend_inst/dataout_6"
        BEL "udp_inst/ipsend_inst/dataout_5" BEL
        "udp_inst/ipsend_inst/dataout_4" BEL "udp_inst/ipsend_inst/dataout_3"
        BEL "udp_inst/ipsend_inst/dataout_2" BEL
        "udp_inst/ipsend_inst/dataout_1" BEL "udp_inst/ipsend_inst/dataout_0"
        BEL "udp_inst/ipsend_inst/check_buffer_18" BEL
        "udp_inst/ipsend_inst/check_buffer_17" BEL
        "udp_inst/ipsend_inst/check_buffer_16" BEL "udp_inst/ipsend_inst/i_4"
        BEL "udp_inst/ipsend_inst/i_3" BEL "udp_inst/ipsend_inst/i_2" BEL
        "udp_inst/ipsend_inst/i_1" BEL "udp_inst/ipsend_inst/i_0" BEL
        "udp_inst/ipsend_inst/j_4" BEL "udp_inst/ipsend_inst/j_3" BEL
        "udp_inst/ipsend_inst/j_2" BEL "udp_inst/ipsend_inst/j_1" BEL
        "udp_inst/ipsend_inst/j_0" BEL "udp_inst/ipsend_inst/check_buffer_15"
        BEL "udp_inst/ipsend_inst/check_buffer_14" BEL
        "udp_inst/ipsend_inst/check_buffer_13" BEL
        "udp_inst/ipsend_inst/check_buffer_12" BEL
        "udp_inst/ipsend_inst/check_buffer_11" BEL
        "udp_inst/ipsend_inst/check_buffer_10" BEL
        "udp_inst/ipsend_inst/check_buffer_9" BEL
        "udp_inst/ipsend_inst/check_buffer_8" BEL
        "udp_inst/ipsend_inst/check_buffer_7" BEL
        "udp_inst/ipsend_inst/check_buffer_6" BEL
        "udp_inst/ipsend_inst/check_buffer_5" BEL
        "udp_inst/ipsend_inst/check_buffer_4" BEL
        "udp_inst/ipsend_inst/check_buffer_3" BEL
        "udp_inst/ipsend_inst/check_buffer_2" BEL
        "udp_inst/ipsend_inst/check_buffer_1" BEL
        "udp_inst/ipsend_inst/check_buffer_0" BEL
        "udp_inst/ipsend_inst/ip_header_0_79" BEL
        "udp_inst/ipsend_inst/ip_header_0_78" BEL
        "udp_inst/ipsend_inst/ip_header_0_77" BEL
        "udp_inst/ipsend_inst/ip_header_0_76" BEL
        "udp_inst/ipsend_inst/ip_header_0_75" BEL
        "udp_inst/ipsend_inst/ip_header_0_74" BEL
        "udp_inst/ipsend_inst/ip_header_0_73" BEL
        "udp_inst/ipsend_inst/ip_header_0_72" BEL
        "udp_inst/ipsend_inst/ip_header_0_71" BEL
        "udp_inst/ipsend_inst/ip_header_0_70" BEL
        "udp_inst/ipsend_inst/ip_header_0_69" BEL
        "udp_inst/ipsend_inst/ip_header_0_68" BEL
        "udp_inst/ipsend_inst/ip_header_0_67" BEL
        "udp_inst/ipsend_inst/ip_header_0_66" BEL
        "udp_inst/ipsend_inst/ip_header_0_65" BEL
        "udp_inst/ipsend_inst/ip_header_0_64" BEL
        "udp_inst/ipsend_inst/ip_header_0_58" BEL
        "udp_inst/ipsend_inst/ip_header_0_57" BEL
        "udp_inst/ipsend_inst/ip_header_0_56" BEL
        "udp_inst/ipsend_inst/ip_header_0_55" BEL
        "udp_inst/ipsend_inst/ip_header_0_54" BEL
        "udp_inst/ipsend_inst/ip_header_0_53" BEL
        "udp_inst/ipsend_inst/ip_header_0_52" BEL
        "udp_inst/ipsend_inst/ip_header_0_51" BEL
        "udp_inst/ipsend_inst/ip_header_0_50" BEL
        "udp_inst/ipsend_inst/ip_header_0_49" BEL
        "udp_inst/ipsend_inst/ip_header_0_48" BEL "udp_inst/ipsend_inst/txer"
        BEL "udp_inst/ipsend_inst/crcre" BEL "udp_inst/ipsend_inst/fifo_rd_en"
        BEL "udp_inst/ipsend_inst/crcen" BEL "udp_inst/ipsend_inst/txen" BEL
        "udp_inst/crc_inst/Crc_31" BEL "udp_inst/crc_inst/Crc_30" BEL
        "udp_inst/crc_inst/Crc_29" BEL "udp_inst/crc_inst/Crc_28" BEL
        "udp_inst/crc_inst/Crc_27" BEL "udp_inst/crc_inst/Crc_26" BEL
        "udp_inst/crc_inst/Crc_25" BEL "udp_inst/crc_inst/Crc_24" BEL
        "udp_inst/crc_inst/Crc_23" BEL "udp_inst/crc_inst/Crc_22" BEL
        "udp_inst/crc_inst/Crc_21" BEL "udp_inst/crc_inst/Crc_20" BEL
        "udp_inst/crc_inst/Crc_19" BEL "udp_inst/crc_inst/Crc_18" BEL
        "udp_inst/crc_inst/Crc_17" BEL "udp_inst/crc_inst/Crc_16" BEL
        "udp_inst/crc_inst/Crc_15" BEL "udp_inst/crc_inst/Crc_14" BEL
        "udp_inst/crc_inst/Crc_13" BEL "udp_inst/crc_inst/Crc_12" BEL
        "udp_inst/crc_inst/Crc_11" BEL "udp_inst/crc_inst/Crc_10" BEL
        "udp_inst/crc_inst/Crc_9" BEL "udp_inst/crc_inst/Crc_8" BEL
        "udp_inst/crc_inst/Crc_7" BEL "udp_inst/crc_inst/Crc_6" BEL
        "udp_inst/crc_inst/Crc_5" BEL "udp_inst/crc_inst/Crc_4" BEL
        "udp_inst/crc_inst/Crc_3" BEL "udp_inst/crc_inst/Crc_2" BEL
        "udp_inst/crc_inst/Crc_1" BEL "udp_inst/crc_inst/Crc_0" BEL
        "e_gtxc_OBUF_BUFG" BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[13].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[14].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[12].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[13].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[14].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        BEL "e_gtxc";
TIMEGRP grxc_clk_pin = BEL "rd_en_now" BEL "rd_en_pre" BEL "frame_index_0" BEL
        "frame_index_1" BEL "frame_index_2" BEL "frame_index_3" BEL
        "frame_index_4" BEL "frame_index_5" BEL "frame_index_6" BEL
        "frame_index_7" BEL "frame_index_8" BEL "frame_index_9" BEL
        "frame_index_10" BEL "udp_inst/ipsend_inst/tx_data_counter_15" BEL
        "udp_inst/ipsend_inst/tx_data_counter_14" BEL
        "udp_inst/ipsend_inst/tx_data_counter_13" BEL
        "udp_inst/ipsend_inst/tx_data_counter_12" BEL
        "udp_inst/ipsend_inst/tx_data_counter_11" BEL
        "udp_inst/ipsend_inst/tx_data_counter_10" BEL
        "udp_inst/ipsend_inst/tx_data_counter_9" BEL
        "udp_inst/ipsend_inst/tx_data_counter_8" BEL
        "udp_inst/ipsend_inst/tx_data_counter_7" BEL
        "udp_inst/ipsend_inst/tx_data_counter_6" BEL
        "udp_inst/ipsend_inst/tx_data_counter_5" BEL
        "udp_inst/ipsend_inst/tx_data_counter_4" BEL
        "udp_inst/ipsend_inst/tx_data_counter_3" BEL
        "udp_inst/ipsend_inst/tx_data_counter_2" BEL
        "udp_inst/ipsend_inst/tx_data_counter_1" BEL
        "udp_inst/ipsend_inst/tx_data_counter_0" BEL
        "udp_inst/ipsend_inst/tx_state_FSM_FFd1" BEL
        "udp_inst/ipsend_inst/tx_state_FSM_FFd3" BEL
        "udp_inst/ipsend_inst/tx_state_FSM_FFd2" BEL
        "udp_inst/ipsend_inst/dataout_7" BEL "udp_inst/ipsend_inst/dataout_6"
        BEL "udp_inst/ipsend_inst/dataout_5" BEL
        "udp_inst/ipsend_inst/dataout_4" BEL "udp_inst/ipsend_inst/dataout_3"
        BEL "udp_inst/ipsend_inst/dataout_2" BEL
        "udp_inst/ipsend_inst/dataout_1" BEL "udp_inst/ipsend_inst/dataout_0"
        BEL "udp_inst/ipsend_inst/check_buffer_18" BEL
        "udp_inst/ipsend_inst/check_buffer_17" BEL
        "udp_inst/ipsend_inst/check_buffer_16" BEL "udp_inst/ipsend_inst/i_4"
        BEL "udp_inst/ipsend_inst/i_3" BEL "udp_inst/ipsend_inst/i_2" BEL
        "udp_inst/ipsend_inst/i_1" BEL "udp_inst/ipsend_inst/i_0" BEL
        "udp_inst/ipsend_inst/j_4" BEL "udp_inst/ipsend_inst/j_3" BEL
        "udp_inst/ipsend_inst/j_2" BEL "udp_inst/ipsend_inst/j_1" BEL
        "udp_inst/ipsend_inst/j_0" BEL "udp_inst/ipsend_inst/check_buffer_15"
        BEL "udp_inst/ipsend_inst/check_buffer_14" BEL
        "udp_inst/ipsend_inst/check_buffer_13" BEL
        "udp_inst/ipsend_inst/check_buffer_12" BEL
        "udp_inst/ipsend_inst/check_buffer_11" BEL
        "udp_inst/ipsend_inst/check_buffer_10" BEL
        "udp_inst/ipsend_inst/check_buffer_9" BEL
        "udp_inst/ipsend_inst/check_buffer_8" BEL
        "udp_inst/ipsend_inst/check_buffer_7" BEL
        "udp_inst/ipsend_inst/check_buffer_6" BEL
        "udp_inst/ipsend_inst/check_buffer_5" BEL
        "udp_inst/ipsend_inst/check_buffer_4" BEL
        "udp_inst/ipsend_inst/check_buffer_3" BEL
        "udp_inst/ipsend_inst/check_buffer_2" BEL
        "udp_inst/ipsend_inst/check_buffer_1" BEL
        "udp_inst/ipsend_inst/check_buffer_0" BEL
        "udp_inst/ipsend_inst/ip_header_0_79" BEL
        "udp_inst/ipsend_inst/ip_header_0_78" BEL
        "udp_inst/ipsend_inst/ip_header_0_77" BEL
        "udp_inst/ipsend_inst/ip_header_0_76" BEL
        "udp_inst/ipsend_inst/ip_header_0_75" BEL
        "udp_inst/ipsend_inst/ip_header_0_74" BEL
        "udp_inst/ipsend_inst/ip_header_0_73" BEL
        "udp_inst/ipsend_inst/ip_header_0_72" BEL
        "udp_inst/ipsend_inst/ip_header_0_71" BEL
        "udp_inst/ipsend_inst/ip_header_0_70" BEL
        "udp_inst/ipsend_inst/ip_header_0_69" BEL
        "udp_inst/ipsend_inst/ip_header_0_68" BEL
        "udp_inst/ipsend_inst/ip_header_0_67" BEL
        "udp_inst/ipsend_inst/ip_header_0_66" BEL
        "udp_inst/ipsend_inst/ip_header_0_65" BEL
        "udp_inst/ipsend_inst/ip_header_0_64" BEL
        "udp_inst/ipsend_inst/ip_header_0_58" BEL
        "udp_inst/ipsend_inst/ip_header_0_57" BEL
        "udp_inst/ipsend_inst/ip_header_0_56" BEL
        "udp_inst/ipsend_inst/ip_header_0_55" BEL
        "udp_inst/ipsend_inst/ip_header_0_54" BEL
        "udp_inst/ipsend_inst/ip_header_0_53" BEL
        "udp_inst/ipsend_inst/ip_header_0_52" BEL
        "udp_inst/ipsend_inst/ip_header_0_51" BEL
        "udp_inst/ipsend_inst/ip_header_0_50" BEL
        "udp_inst/ipsend_inst/ip_header_0_49" BEL
        "udp_inst/ipsend_inst/ip_header_0_48" BEL "udp_inst/ipsend_inst/txer"
        BEL "udp_inst/ipsend_inst/crcre" BEL "udp_inst/ipsend_inst/fifo_rd_en"
        BEL "udp_inst/ipsend_inst/crcen" BEL "udp_inst/ipsend_inst/txen" BEL
        "udp_inst/crc_inst/Crc_31" BEL "udp_inst/crc_inst/Crc_30" BEL
        "udp_inst/crc_inst/Crc_29" BEL "udp_inst/crc_inst/Crc_28" BEL
        "udp_inst/crc_inst/Crc_27" BEL "udp_inst/crc_inst/Crc_26" BEL
        "udp_inst/crc_inst/Crc_25" BEL "udp_inst/crc_inst/Crc_24" BEL
        "udp_inst/crc_inst/Crc_23" BEL "udp_inst/crc_inst/Crc_22" BEL
        "udp_inst/crc_inst/Crc_21" BEL "udp_inst/crc_inst/Crc_20" BEL
        "udp_inst/crc_inst/Crc_19" BEL "udp_inst/crc_inst/Crc_18" BEL
        "udp_inst/crc_inst/Crc_17" BEL "udp_inst/crc_inst/Crc_16" BEL
        "udp_inst/crc_inst/Crc_15" BEL "udp_inst/crc_inst/Crc_14" BEL
        "udp_inst/crc_inst/Crc_13" BEL "udp_inst/crc_inst/Crc_12" BEL
        "udp_inst/crc_inst/Crc_11" BEL "udp_inst/crc_inst/Crc_10" BEL
        "udp_inst/crc_inst/Crc_9" BEL "udp_inst/crc_inst/Crc_8" BEL
        "udp_inst/crc_inst/Crc_7" BEL "udp_inst/crc_inst/Crc_6" BEL
        "udp_inst/crc_inst/Crc_5" BEL "udp_inst/crc_inst/Crc_4" BEL
        "udp_inst/crc_inst/Crc_3" BEL "udp_inst/crc_inst/Crc_2" BEL
        "udp_inst/crc_inst/Crc_1" BEL "udp_inst/crc_inst/Crc_0" BEL
        "e_gtxc_OBUF_BUFG" BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[13].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[14].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[12].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[13].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[14].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[13].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[14].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<29>"
        BEL "e_gtxc";
PIN
        video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT_pins<92>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_r_0_18b[17]_add_r_1_18b[17]_sub_33_OUT1_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_r_0_18b[17]_add_r_1_18b[17]_sub_33_OUT1"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_8_OUT_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_8_OUT"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cr_8b[7]_PWR_41_o_MuLt_13_OUT_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cr_8b[7]_PWR_41_o_MuLt_13_OUT"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_9_OUT_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_9_OUT"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Mmult_i_cr_8b[7]_PWR_41_o_MuLt_14_OUT_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Mmult_i_cr_8b[7]_PWR_41_o_MuLt_14_OUT"
        PINNAME CLK;
PIN
        vout_display_pro_m0/ycbcr_to_rgb_m0/Mmult_i_y_8b[7]_PWR_41_o_MuLt_2_OUT_pins<92>
        = BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Mmult_i_y_8b[7]_PWR_41_o_MuLt_2_OUT"
        PINNAME CLK;
PIN
        video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem_pins<18>
        = BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem_pins<19>
        = BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cr/Mram_mem_pins<20>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cr/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cr/Mram_mem_pins<21>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cr/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem_pins<20>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem_pins<21>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem_pins<20>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem_pins<21>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem_pins<20>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem_pins<21>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem_pins<20>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem_pins<21>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_y/Mram_mem_pins<20>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_y/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_y/Mram_mem_pins<21>
        = BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_y/Mram_mem"
        PINNAME CLKBRDCLK;
PIN video_pro_m0/vout_pro_m0/out_buff0/fifo_ram/Mram_mem_pins<18> = BEL
        "video_pro_m0/vout_pro_m0/out_buff0/fifo_ram/Mram_mem" PINNAME
        CLKAWRCLK;
PIN video_pro_m0/vout_pro_m0/out_buff0/fifo_ram/Mram_mem_pins<19> = BEL
        "video_pro_m0/vout_pro_m0/out_buff0/fifo_ram/Mram_mem" PINNAME
        CLKBRDCLK;
PIN clock_out_m0/U_ODDR2_pins<1> = BEL "clock_out_m0/U_ODDR2" PINNAME CK0;
PIN clock_out_m0/U_ODDR2_pins<2> = BEL "clock_out_m0/U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2" PINNAME CK1;
PIN vga_out_io_m0/clock_out_m0/U_ODDR2_pins<1> = BEL
        "vga_out_io_m0/clock_out_m0/U_ODDR2" PINNAME CK0;
PIN vga_out_io_m0/clock_out_m0/U_ODDR2_pins<2> = BEL
        "vga_out_io_m0/clock_out_m0/U_ODDR2" PINNAME CK1;
TIMEGRP pll_m0_clkfx = BEL "reset_m0/rst_n_reg" BEL "reset_m0/cnt_0" BEL
        "reset_m0/cnt_1" BEL "reset_m0/cnt_2" BEL "reset_m0/cnt_3" BEL
        "reset_m0/cnt_4" BEL "reset_m0/cnt_5" BEL "reset_m0/cnt_6" BEL
        "reset_m0/cnt_7" BEL "reset_m0/cnt_8" BEL "reset_m0/cnt_9" BEL
        "reset_m0/cnt_10" BEL "reset_m0/cnt_11" BEL "reset_m0/cnt_12" BEL
        "reset_m0/cnt_13" BEL "reset_m0/cnt_14" BEL "reset_m0/cnt_15" BEL
        "pll_m0/clkout2_buf" BEL "video_pro_m0/vout_pro_m0/vs_d1" BEL
        "video_pro_m0/vout_pro_m0/frame_flag" BEL
        "video_pro_m0/vout_pro_m0/vs_d0" BEL
        "video_pro_m0/vout_pro_m0/pixel_rd_req_d0" BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/data_fifo_full_d0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/data_fifo_full"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rd_req_d0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdempty"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_rd_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/ra_held"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/map_col_19" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_18" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_17" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_16" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_15" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_14" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_13" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_12" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/map_col_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pix_cnt_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_col_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_lines_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_19" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_18" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_17" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_16" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_15" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_14" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_13" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_12" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_map_line_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_state_FSM_FFd1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_state_FSM_FFd2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/scale_col_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/col_calu_state_FSM_FFd2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_cnt_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/col_calu_state_FSM_FFd1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_pixel_state_FSM_FFd1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_pixel_state_FSM_FFd2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_state_FSM_FFd2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_23" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_22" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_21" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_20" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_19" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_18" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_17" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_16" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_15" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_14" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_13" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_12" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data1_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_23" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_22" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_21" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_20" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_19" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_18" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_17" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_16" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_15" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_14" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_13" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_12" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_11" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_10" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_9" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/one_line_req_end_d4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/one_line_req_end_d3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/one_line_req_end_d2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/h_coff_sum_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/h_coff_sum_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/h_coff_sum_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/col_calu_state_idle_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/one_line_req_end_d1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_V_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_V_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_V_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_V_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_V_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_V_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_buf_req_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/K_v_reg_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/K_v_reg_2" PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT_pins<92>"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp2_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp1_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/add_tmp0_0" PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT_pins<92>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT_pins<92>"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp2_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp1_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_8" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/add_tmp0_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_d0_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cr_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/cb_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/line_end_d1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d1_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_de_d1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/line_end_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_de_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cr_d0_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_cb_d0_0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_4" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_3" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_2" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/i_y_d0_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_wr_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_rd_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrusedw_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_b_wr_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_b_rd_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr2_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd2_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_wr1_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_rd1_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/wrptr_g_wr_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_9" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_8" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_7" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_6" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_5" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_4" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_3" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_2" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_1" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/rdptr_g_rd_0" BEL
        "video_pro_m0/vout_pro_m0/out_buff0/ra_held" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_11" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_10" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_9" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_8" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_7" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_6" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_5" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_4" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_3" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_2" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_1" BEL
        "vout_display_pro_m0/vout_display_timing_m0/h_cnt_0" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_11" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_10" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_9" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_8" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_7" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_6" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_5" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_4" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_3" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_2" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_1" BEL
        "vout_display_pro_m0/vout_display_timing_m0/v_cnt_0" BEL
        "vout_display_pro_m0/vout_display_timing_m0/vs_reg" BEL
        "vout_display_pro_m0/vout_display_timing_m0/de_reg" BEL
        "vout_display_pro_m0/vout_display_timing_m0/hs_reg" PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT1_pins<92>"
        PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Msub_add_r_0_18b[17]_add_r_1_18b[17]_sub_33_OUT1_pins<92>"
        PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_8_OUT_pins<92>"
        PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cr_8b[7]_PWR_41_o_MuLt_13_OUT_pins<92>"
        PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_9_OUT_pins<92>"
        PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Mmult_i_cr_8b[7]_PWR_41_o_MuLt_14_OUT_pins<92>"
        PIN
        "vout_display_pro_m0/ycbcr_to_rgb_m0/Mmult_i_y_8b[7]_PWR_41_o_MuLt_2_OUT_pins<92>"
        BEL "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_17" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_16" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_15" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_14" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_13" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_12" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_11" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_10" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_9" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/result_g_18b_8" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_17" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_16" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_15" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_14" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_13" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_12" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_11" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_10" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_9" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_8" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_7" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_6" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_5" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_4" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_3" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_2" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_1" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_g_0_18b_0" BEL
        "vout_display_pro_m0/ycbcr_to_rgb_m0/add_r_1_18b" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/H_scale_up" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_state_FSM_FFd1" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/rd_req_en" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/one_line_req_end_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/wr_buf_sel" BEL
        "video_pro_m0/vout_pro_m0/YUV422_2YUV444_u1/flag" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/yuv444_yuv422_m0/c_flag" BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_23"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_22"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_21"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_20"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_19"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_18"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_17"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_16"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_15"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_14"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_13"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_12"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_11"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_10"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_9"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_8"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_7"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_6"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_5"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_4"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_3"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_2"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_1"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_0"
        PIN
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem_pins<18>"
        PIN
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem_pins<19>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cr/Mram_mem_pins<20>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cr/Mram_mem_pins<21>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem_pins<20>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem_pins<21>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem_pins<20>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem_pins<21>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem_pins<20>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem_pins<21>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem_pins<20>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem_pins<21>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_y/Mram_mem_pins<20>"
        PIN
        "video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_y/Mram_mem_pins<21>"
        PIN "video_pro_m0/vout_pro_m0/out_buff0/fifo_ram/Mram_mem_pins<18>"
        PIN "video_pro_m0/vout_pro_m0/out_buff0/fifo_ram/Mram_mem_pins<19>"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/Mshreg_b_coff_H_from_V_d0_7"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_7" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/Mshreg_b_coff_H_from_V_d0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/Mshreg_scale_en_out" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_H/scale_en_out" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/Mshreg_b_coff_H_from_V_d0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_5" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/Mshreg_pixel_data_read_en_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/pixel_data_read_en_d0" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mshreg_data_en_out" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mshreg_a_coff_next_out_7"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_7" BEL
        "common_std_logic_vector_delay_m0/Mshreg_some_delay_gen.shift_register_0_26"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_26"
        BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mshreg_a_coff_next_out_6"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_6" BEL
        "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/Mshreg_a_coff_next_out_5"
        BEL "video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_5" BEL
        "common_std_logic_vector_delay_m0/Mshreg_some_delay_gen.shift_register_0_25"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_25"
        BEL
        "common_std_logic_vector_delay_m0/Mshreg_some_delay_gen.shift_register_0_24"
        BEL
        "common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_24"
        PIN "clock_out_m0/U_ODDR2_pins<1>" PIN "clock_out_m0/U_ODDR2_pins<2>"
        PIN "clock_out_m0/U_ODDR2_pins<1>" PIN "clock_out_m0/U_ODDR2_pins<2>"
        PIN "vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[0].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[10].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[11].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[1].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[2].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[3].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[4].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[5].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[6].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[7].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[8].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m0/ODRR_F[9].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[0].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[1].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/ODDR2_group_m1/ODRR_F[2].U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/clock_out_m0/U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/clock_out_m0/U_ODDR2_pins<2>" PIN
        "vga_out_io_m0/clock_out_m0/U_ODDR2_pins<1>" PIN
        "vga_out_io_m0/clock_out_m0/U_ODDR2_pins<2>";
TIMEGRP CVBS_CLKP = BEL "clock_in_clkp_buf/BUFGP_INST/BUFG" BEL
        "demux_m0/vin_cnt_1" BEL "demux_m0/vin_cnt_0" BEL "demux_m0/data3_7"
        BEL "demux_m0/data3_6" BEL "demux_m0/data3_5" BEL "demux_m0/data3_4"
        BEL "demux_m0/data3_3" BEL "demux_m0/data3_2" BEL "demux_m0/data3_1"
        BEL "demux_m0/data3_0" BEL "demux_m0/data2_7" BEL "demux_m0/data2_6"
        BEL "demux_m0/data2_5" BEL "demux_m0/data2_4" BEL "demux_m0/data2_3"
        BEL "demux_m0/data2_2" BEL "demux_m0/data2_1" BEL "demux_m0/data2_0"
        BEL "demux_m0/data1_7" BEL "demux_m0/data1_6" BEL "demux_m0/data1_5"
        BEL "demux_m0/data1_4" BEL "demux_m0/data1_3" BEL "demux_m0/data1_2"
        BEL "demux_m0/data1_1" BEL "demux_m0/data1_0" BEL "demux_m0/data0_7"
        BEL "demux_m0/data0_6" BEL "demux_m0/data0_5" BEL "demux_m0/data0_4"
        BEL "demux_m0/data0_3" BEL "demux_m0/data0_2" BEL "demux_m0/data0_1"
        BEL "demux_m0/data0_0" BEL "demux_m0/vin_cnt_d0_1" BEL
        "demux_m0/vin_cnt_d0_0" BEL "demux_m0/vin_data_d0_7" BEL
        "demux_m0/vin_data_d0_6" BEL "demux_m0/vin_data_d0_5" BEL
        "demux_m0/vin_data_d0_4" BEL "demux_m0/vin_data_d0_3" BEL
        "demux_m0/vin_data_d0_2" BEL "demux_m0/vin_data_d0_1" BEL
        "demux_m0/vin_data_d0_0";
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<642>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
TIMEGRP mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 = PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<642>";
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[13].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[13].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<641>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[13].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<641>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0CMDCLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0RDCLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0WRCLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1RDCLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1WRCLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CMDCLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P3CLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P4CLK;
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P5CLK;
PIN
        video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1_pins<17>
        = BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1"
        PINNAME CLKBRDCLK;
PIN
        video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2_pins<17>
        = BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2"
        PINNAME CLKBRDCLK;
TIMEGRP mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<110>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<131>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<245>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<284>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<320>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<342>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<400>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<480>"
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<560>"
        BEL "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd8" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd1" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd2" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd4" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd5" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd3" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd6" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/read_state_FSM_FFd7" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_15" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_14" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_13" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_12" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_11" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_10" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_9" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_8" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_7" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_6" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_5" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_4" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_3" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_2" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_1" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/cnt_timer_0" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_23" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_22" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_21" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_20" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_19" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_18" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_17" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_16" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_15" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_14" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_13" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_12" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_11" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_10" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_9" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_8" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_7" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_7" BEL
        "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_5" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd1" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd2" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd3" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_15" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_14" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_13" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_12" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_11" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_10" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_9" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_8" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_7" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_6" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_5" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_4" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_3" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_2" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_1" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/cnt_timer_0" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_finish_d1" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_23" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_22" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_21" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_20" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_19" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_18" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_17" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_16" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_15" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_14" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_13" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_12" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_11" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_10" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_9" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_8" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_7" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_7" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_5" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_finish_d0" BEL
        "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK0" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_9" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_8" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_7" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_6" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_5" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_4" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_3" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_2" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_1" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_cnt_0" BEL
        "mem_ctrl_m0/mem_burst_m0/state_FSM_FFd1" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_9" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_8" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_7" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_6" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_5" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_4" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_3" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_2" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_1" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_cnt_0" BEL
        "mem_ctrl_m0/mem_burst_m0/state_FSM_FFd2" BEL
        "mem_ctrl_m0/mem_burst_m0/state_FSM_FFd3" BEL
        "mem_ctrl_m0/mem_burst_m0/state_FSM_FFd4" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_bl_5" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_bl_3" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_27" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_26" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_25" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_24" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_23" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_22" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_21" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_20" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_19" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_18" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_17" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_16" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_15" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_14" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_13" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_12" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_11" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_10" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_9" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_instr" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_remain_7" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_remain_6" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_data_remain_5" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_remain_7" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_remain_6" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_remain_5" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_63" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_62" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_61" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_60" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_59" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_58" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_57" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_56" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_55" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_54" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_53" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_52" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_51" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_50" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_49" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_48" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_47" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_46" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_45" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_44" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_43" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_42" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_41" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_40" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_39" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_38" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_37" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_36" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_35" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_34" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_33" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_32" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_31" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_30" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_29" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_28" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_27" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_26" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_25" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_24" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_23" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_22" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_21" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_20" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_19" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_18" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_17" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_16" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_15" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_14" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_13" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_12" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_11" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_10" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_9" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_8" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_7" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_6" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_5" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_4" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_3" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_2" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_1" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_data_d0_0" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_en_d0" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_7" BEL
        "mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_2" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_7" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_8" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_7" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_6" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_5" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_4" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_3" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_2" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_1" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_0" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_state_FSM_FFd2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_state_FSM_FFd3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_state_FSM_FFd5"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/frame_addr_1"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/frame_addr_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_23"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_22"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_21"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_20"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_19"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_18"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_17"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_16"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_15"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_14"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_13"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_12"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_11"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_10"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_9"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_8"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_addr_7"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_7"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_vs_mem_clk_d1"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/frame_flag" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_vs_mem_clk_d0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/read_addr_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_8"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_7"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_6"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_5"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_4"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_3"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_2"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_g_rd_0"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_state_FSM_FFd2"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_state_FSM_FFd3"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_9"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_8"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_7"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_6"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_5"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_4"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_3"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_2"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_1"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_line_0"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_10"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_9"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_8"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_7"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_6"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_5"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_4"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_3"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_2"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_5"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_7"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_23"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_22"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_21"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_20"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_19"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_18"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_17"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_16"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_15"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_14"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_13"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_12"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_11"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_10"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_9"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_8"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_addr_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_rd_buf_wren"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_frame_addr_1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_frame_addr_0"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_vs_mem_clk_d1"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/frame_flag"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_vs_mem_clk_d0"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/byte_per_line_7"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_state_FSM_FFd5"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_state_FSM_FFd6"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/byte_per_line_7"
        BEL "mem_ctrl_m0/mem_read_arbi_m0/rd_burst_req" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/wr_burst_req" BEL
        "mem_ctrl_m0/mem_burst_m0/cmd_en" BEL
        "mem_ctrl_m0/mem_burst_m0/data_req" BEL
        "mem_ctrl_m0/mem_burst_m0/wr_en_tmp" BEL
        "mem_ctrl_m0/mem_burst_m0/write_data_finish" BEL
        "mem_ctrl_m0/mem_burst_m0/read_data_finish" BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_state_FSM_FFd1"
        BEL
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_state_FSM_FFd4"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_state_FSM_FFd1"
        BEL
        "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/burst_state_FSM_FFd4"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_req"
        BEL "video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_req"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_5"
        BEL "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_7"
        BEL "mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd3_1" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd2_1" BEL
        "mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd1_1" PIN
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1_pins<17>"
        PIN
        "video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2_pins<17>";
PIN
        mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<661>
        = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PIN
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<661>"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1" BEL
        "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked" BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18"
        PINNAME CLKA;
TIMEGRP J_CLK = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        BEL "U_icon_pro/U0/U_ICON/U_TDO_reg" BEL
        "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[11].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[12].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[13].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[14].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18_pins<28>";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP gtxc_clk_pin = BEL "e_gtxc";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1" PINNAME DIVCLK;
PIN mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv_pins<2> = BEL
        "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv" PINNAME
        CLKIN1;
TIMEGRP CLOCK_IN_50M = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0>" PIN
        "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv_pins<2>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN pll_m0/dcm_sp_inst_pins<3> = BEL "pll_m0/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP CLOCK_IN_27M = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "pll_m0/dcm_sp_inst_pins<3>";
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_CLOCK_IN_27M = PERIOD TIMEGRP "CLOCK_IN_27M" 27 MHz HIGH 50%;
TS_CLOCK_IN_50M = PERIOD TIMEGRP "CLOCK_IN_50M" 50 MHz HIGH 50%;
TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" 9.295 ns HIGH 50%;
TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" TS_CVBS_CLKP * 4 HIGH 50%;
TS_Path_P_N = MAXDELAY FROM TIMEGRP "CVBS_CLKP" TO TIMEGRP "CVBS_CLKN" 3 ns
        DATAPATHONLY;
TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_clk_pin" 8 ns HIGH 50%;
TS_gtxc_clk_pin = PERIOD TIMEGRP "gtxc_clk_pin" 8 ns HIGH 50%;
TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_clkfx" TS_CLOCK_IN_27M * 5.5 HIGH
        50%;
TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_CLOCK_IN_50M * 1.5625 HIGH 50%;
TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180"
        TS_CLOCK_IN_50M * 12.5 PHASE 0.8 ns HIGH 50%;
TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0"
        TS_CLOCK_IN_50M * 12.5 HIGH 50%;
TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_CLOCK_IN_50M * 3.125 HIGH 50%;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
COMP "e_txd<7>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<6>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<5>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<4>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<3>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<2>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<1>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txd<0>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txen" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
COMP "e_txer" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
SCHEMATIC END;

