{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715942481033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715942481033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:41:20 2024 " "Processing started: Fri May 17 11:41:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715942481033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942481033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialScoreController -c SerialScoreController " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialScoreController -c SerialScoreController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942481033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715942481183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715942481184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialscorecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialscorecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialScoreController-behavioral " "Found design unit 1: SerialScoreController-behavioral" {  } { { "SerialScoreController.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/SerialScoreController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485030 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialScoreController " "Found entity 1: SerialScoreController" {  } { { "SerialScoreController.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/SerialScoreController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942485030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialScoreController " "Elaborating entity \"SerialScoreController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715942485041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "serialreceiver.vhd 2 1 " "Using design file serialreceiver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-behavioral " "Found design unit 1: SerialReceiver-behavioral" {  } { { "serialreceiver.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485055 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "serialreceiver.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SerialReceiver:SerialReceiver_U0 " "Elaborating entity \"SerialReceiver\" for hierarchy \"SerialReceiver:SerialReceiver_U0\"" {  } { { "SerialScoreController.vhd" "SerialReceiver_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/SerialScoreController.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "serialcontrol.vhd 2 1 " "Using design file serialcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "serialcontrol.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialcontrol.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485061 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "serialcontrol.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialcontrol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SerialReceiver:SerialReceiver_U0\|SerialControl:SerialControl_U0 " "Elaborating entity \"SerialControl\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|SerialControl:SerialControl_U0\"" {  } { { "serialreceiver.vhd" "SerialControl_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paritycheck.vhd 2 1 " "Using design file paritycheck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-behavioral " "Found design unit 1: ParityCheck-behavioral" {  } { { "paritycheck.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "paritycheck.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0 " "Elaborating entity \"ParityCheck\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\"" {  } { { "serialreceiver.vhd" "ParityCheck_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paritycheck_counter.vhd 2 1 " "Using design file paritycheck_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck_Counter-behavioral " "Found design unit 1: ParityCheck_Counter-behavioral" {  } { { "paritycheck_counter.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485075 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck_Counter " "Found entity 1: ParityCheck_Counter" {  } { { "paritycheck_counter.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck_Counter SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0 " "Elaborating entity \"ParityCheck_Counter\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\"" {  } { { "paritycheck.vhd" "ParityCheckCounter_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paritycheck_counter_adder.vhd 2 1 " "Using design file paritycheck_counter_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck_Counter_Adder-behavioral " "Found design unit 1: ParityCheck_Counter_Adder-behavioral" {  } { { "paritycheck_counter_adder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck_Counter_Adder " "Found entity 1: ParityCheck_Counter_Adder" {  } { { "paritycheck_counter_adder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck_Counter_Adder SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0 " "Elaborating entity \"ParityCheck_Counter_Adder\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0\"" {  } { { "paritycheck_counter.vhd" "ParityCheck_Counter_Adder_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paritycheck_counter_adder_fulladder.vhd 2 1 " "Using design file paritycheck_counter_adder_fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck_Counter_Adder_FullAdder-behavioral " "Found design unit 1: ParityCheck_Counter_Adder_FullAdder-behavioral" {  } { { "paritycheck_counter_adder_fulladder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_adder_fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck_Counter_Adder_FullAdder " "Found entity 1: ParityCheck_Counter_Adder_FullAdder" {  } { { "paritycheck_counter_adder_fulladder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_adder_fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck_Counter_Adder_FullAdder SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0\|ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0 " "Elaborating entity \"ParityCheck_Counter_Adder_FullAdder\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0\|ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0\"" {  } { { "paritycheck_counter_adder.vhd" "ParityCheck_Counter_Adder_FullAdder_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paritycheck_counter_reg.vhd 2 1 " "Using design file paritycheck_counter_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck_Counter_Reg-behavioral " "Found design unit 1: ParityCheck_Counter_Reg-behavioral" {  } { { "paritycheck_counter_reg.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck_Counter_Reg " "Found entity 1: ParityCheck_Counter_Reg" {  } { { "paritycheck_counter_reg.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck_Counter_Reg SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0 " "Elaborating entity \"ParityCheck_Counter_Reg\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0\"" {  } { { "paritycheck_counter.vhd" "ParityCheck_Counter_Reg_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paritycheck_counter_reg_ffd.vhd 2 1 " "Using design file paritycheck_counter_reg_ffd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck_Counter_Reg_FFD-behavioral " "Found design unit 1: ParityCheck_Counter_Reg_FFD-behavioral" {  } { { "paritycheck_counter_reg_ffd.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_reg_ffd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485108 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck_Counter_Reg_FFD " "Found entity 1: ParityCheck_Counter_Reg_FFD" {  } { { "paritycheck_counter_reg_ffd.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_reg_ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck_Counter_Reg_FFD SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0\|ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0 " "Elaborating entity \"ParityCheck_Counter_Reg_FFD\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ParityCheck:ParityCheck_U0\|ParityCheck_Counter:ParityCheckCounter_U0\|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0\|ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0\"" {  } { { "paritycheck_counter_reg.vhd" "ParityCheck_Counter_Reg_FFD_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/paritycheck_counter_reg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behavioral " "Found design unit 1: Counter-behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0 " "Elaborating entity \"Counter\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\"" {  } { { "serialreceiver.vhd" "Counter_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_adder.vhd 2 1 " "Using design file counter_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Adder-behavioral " "Found design unit 1: Counter_Adder-behavioral" {  } { { "counter_adder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485123 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Adder " "Found entity 1: Counter_Adder" {  } { { "counter_adder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Adder SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Adder:Counter_Adder_U0 " "Elaborating entity \"Counter_Adder\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Adder:Counter_Adder_U0\"" {  } { { "counter.vhd" "Counter_Adder_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_adder_fulladder.vhd 2 1 " "Using design file counter_adder_fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Adder_FullAdder-behavioral " "Found design unit 1: Counter_Adder_FullAdder-behavioral" {  } { { "counter_adder_fulladder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_adder_fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485132 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Adder_FullAdder " "Found entity 1: Counter_Adder_FullAdder" {  } { { "counter_adder_fulladder.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_adder_fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Adder_FullAdder SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Adder:Counter_Adder_U0\|Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0 " "Elaborating entity \"Counter_Adder_FullAdder\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Adder:Counter_Adder_U0\|Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0\"" {  } { { "counter_adder.vhd" "Counter_Adder_FullAdder_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_reg.vhd 2 1 " "Using design file counter_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Reg-behavioral " "Found design unit 1: Counter_Reg-behavioral" {  } { { "counter_reg.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Reg " "Found entity 1: Counter_Reg" {  } { { "counter_reg.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Reg SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Reg:Counter_Reg_U0 " "Elaborating entity \"Counter_Reg\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Reg:Counter_Reg_U0\"" {  } { { "counter.vhd" "Counter_Reg_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_reg_ffd.vhd 2 1 " "Using design file counter_reg_ffd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Reg_FFD-behavioral " "Found design unit 1: Counter_Reg_FFD-behavioral" {  } { { "counter_reg_ffd.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_reg_ffd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Reg_FFD " "Found entity 1: Counter_Reg_FFD" {  } { { "counter_reg_ffd.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_reg_ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Reg_FFD SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Reg:Counter_Reg_U0\|Counter_Reg_FFD:Counter_Reg_FFD_U0 " "Elaborating entity \"Counter_Reg_FFD\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Counter:Counter_U0\|Counter_Reg:Counter_Reg_U0\|Counter_Reg_FFD:Counter_Reg_FFD_U0\"" {  } { { "counter_reg.vhd" "Counter_Reg_FFD_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/counter_reg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compare8.vhd 2 1 " "Using design file compare8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare8-behavioral " "Found design unit 1: Compare8-behavioral" {  } { { "compare8.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/compare8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare8 " "Found entity 1: Compare8" {  } { { "compare8.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/compare8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare8 SerialReceiver:SerialReceiver_U0\|Compare8:Compare8_U0 " "Elaborating entity \"Compare8\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Compare8:Compare8_U0\"" {  } { { "serialreceiver.vhd" "Compare8_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compare7.vhd 2 1 " "Using design file compare7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare7-behavioral " "Found design unit 1: Compare7-behavioral" {  } { { "compare7.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/compare7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare7 " "Found entity 1: Compare7" {  } { { "compare7.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/compare7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare7 SerialReceiver:SerialReceiver_U0\|Compare7:Compare7_U0 " "Elaborating entity \"Compare7\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|Compare7:Compare7_U0\"" {  } { { "serialreceiver.vhd" "Compare7_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftregister.vhd 2 1 " "Using design file shiftregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-behavioral " "Found design unit 1: ShiftRegister-behavioral" {  } { { "shiftregister.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/shiftregister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "shiftregister.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/shiftregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SerialReceiver:SerialReceiver_U0\|ShiftRegister:ShiftRegister_U0 " "Elaborating entity \"ShiftRegister\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ShiftRegister:ShiftRegister_U0\"" {  } { { "serialreceiver.vhd" "ShiftRegister_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/serialreceiver.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftregister_ffd.vhd 2 1 " "Using design file shiftregister_ffd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_FFD-behavioral " "Found design unit 1: ShiftRegister_FFD-behavioral" {  } { { "shiftregister_ffd.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/shiftregister_ffd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485169 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_FFD " "Found entity 1: ShiftRegister_FFD" {  } { { "shiftregister_ffd.vhd" "" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/shiftregister_ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942485169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715942485169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_FFD SerialReceiver:SerialReceiver_U0\|ShiftRegister:ShiftRegister_U0\|ShiftRegister_FFD:FFD0 " "Elaborating entity \"ShiftRegister_FFD\" for hierarchy \"SerialReceiver:SerialReceiver_U0\|ShiftRegister:ShiftRegister_U0\|ShiftRegister_FFD:FFD0\"" {  } { { "shiftregister.vhd" "FFD0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/shiftregister.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942485169 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LCDDispatcher_U0 LCDDispatcher " "Node instance \"LCDDispatcher_U0\" instantiates undefined entity \"LCDDispatcher\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SerialScoreController.vhd" "LCDDispatcher_U0" { Text "C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/SerialScoreController.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1715942485176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715942485231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 17 11:41:25 2024 " "Processing ended: Fri May 17 11:41:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715942485231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715942485231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715942485231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942485231 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942485792 ""}
