Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 20:19:00 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.213        0.000                      0                 1152        0.040        0.000                      0                 1152        4.500        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.213        0.000                      0                 1152        0.040        0.000                      0                 1152        4.500        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.499ns (27.575%)  route 3.937ns (72.425%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.560     5.977    sd_card0/CLK
    SLICE_X50Y50         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  sd_card0/bit_counter_reg[1]/Q
                         net (fo=5, routed)           1.299     7.794    sd_card0/bit_counter_reg_n_0_[1]
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.152     7.946 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=4, routed)           0.531     8.477    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.373     8.850 r  sd_card0/c_state[4]_i_5/O
                         net (fo=8, routed)           0.657     9.507    sd_card0/c_state[4]_i_5_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.839 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.505    10.344    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.468 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.944    11.413    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X45Y47         FDSE                                         r  sd_card0/cmd_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.814    13.233    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.100    13.333 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    13.843    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.934 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.449    15.383    sd_card0/CLK
    SLICE_X45Y47         FDSE                                         r  sd_card0/cmd_out_reg[21]/C
                         clock pessimism              0.483    15.866    
                         clock uncertainty           -0.035    15.831    
    SLICE_X45Y47         FDSE (Setup_fdse_C_CE)      -0.205    15.626    sd_card0/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.499ns (27.575%)  route 3.937ns (72.425%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.560     5.977    sd_card0/CLK
    SLICE_X50Y50         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  sd_card0/bit_counter_reg[1]/Q
                         net (fo=5, routed)           1.299     7.794    sd_card0/bit_counter_reg_n_0_[1]
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.152     7.946 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=4, routed)           0.531     8.477    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.373     8.850 r  sd_card0/c_state[4]_i_5/O
                         net (fo=8, routed)           0.657     9.507    sd_card0/c_state[4]_i_5_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.839 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.505    10.344    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.468 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.944    11.413    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X45Y47         FDSE                                         r  sd_card0/cmd_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.814    13.233    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.100    13.333 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    13.843    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.934 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.449    15.383    sd_card0/CLK
    SLICE_X45Y47         FDSE                                         r  sd_card0/cmd_out_reg[22]/C
                         clock pessimism              0.483    15.866    
                         clock uncertainty           -0.035    15.831    
    SLICE_X45Y47         FDSE (Setup_fdse_C_CE)      -0.205    15.626    sd_card0/cmd_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.499ns (27.823%)  route 3.889ns (72.177%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 15.382 - 10.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.560     5.977    sd_card0/CLK
    SLICE_X50Y50         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  sd_card0/bit_counter_reg[1]/Q
                         net (fo=5, routed)           1.299     7.794    sd_card0/bit_counter_reg_n_0_[1]
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.152     7.946 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=4, routed)           0.531     8.477    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.373     8.850 r  sd_card0/c_state[4]_i_5/O
                         net (fo=8, routed)           0.657     9.507    sd_card0/c_state[4]_i_5_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.839 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.505    10.344    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.468 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.896    11.364    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X44Y46         FDSE                                         r  sd_card0/cmd_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.814    13.233    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.100    13.333 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    13.843    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.934 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.448    15.382    sd_card0/CLK
    SLICE_X44Y46         FDSE                                         r  sd_card0/cmd_out_reg[19]/C
                         clock pessimism              0.483    15.865    
                         clock uncertainty           -0.035    15.830    
    SLICE_X44Y46         FDSE (Setup_fdse_C_CE)      -0.205    15.625    sd_card0/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.499ns (27.823%)  route 3.889ns (72.177%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 15.382 - 10.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.560     5.977    sd_card0/CLK
    SLICE_X50Y50         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     6.495 r  sd_card0/bit_counter_reg[1]/Q
                         net (fo=5, routed)           1.299     7.794    sd_card0/bit_counter_reg_n_0_[1]
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.152     7.946 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=4, routed)           0.531     8.477    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.373     8.850 r  sd_card0/c_state[4]_i_5/O
                         net (fo=8, routed)           0.657     9.507    sd_card0/c_state[4]_i_5_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.839 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.505    10.344    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.468 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.896    11.364    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X44Y46         FDSE                                         r  sd_card0/cmd_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.814    13.233    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.100    13.333 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    13.843    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.934 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.448    15.382    sd_card0/CLK
    SLICE_X44Y46         FDSE                                         r  sd_card0/cmd_out_reg[20]/C
                         clock pessimism              0.483    15.865    
                         clock uncertainty           -0.035    15.830    
    SLICE_X44Y46         FDSE (Setup_fdse_C_CE)      -0.205    15.625    sd_card0/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/c_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.499ns (28.637%)  route 3.735ns (71.363%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.560     5.977    sd_card0/CLK
    SLICE_X50Y50         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     6.495 f  sd_card0/bit_counter_reg[1]/Q
                         net (fo=5, routed)           1.299     7.794    sd_card0/bit_counter_reg_n_0_[1]
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.152     7.946 r  sd_card0/bit_counter[6]_i_3/O
                         net (fo=4, routed)           0.531     8.477    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.373     8.850 f  sd_card0/c_state[4]_i_5/O
                         net (fo=8, routed)           0.652     9.502    sd_card0/c_state[4]_i_5_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.332     9.834 r  sd_card0/c_state[4]_i_3/O
                         net (fo=1, routed)           0.689    10.523    sd_card0/c_state[4]_i_3_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.647 r  sd_card0/c_state[4]_i_1/O
                         net (fo=5, routed)           0.564    11.211    sd_card0/c_state[4]_i_1_n_0
    SLICE_X51Y46         FDRE                                         r  sd_card0/c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.814    13.233    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.100    13.333 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    13.843    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.934 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.452    15.386    sd_card0/CLK
    SLICE_X51Y46         FDRE                                         r  sd_card0/c_state_reg[0]/C
                         clock pessimism              0.483    15.869    
                         clock uncertainty           -0.035    15.834    
    SLICE_X51Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.629    sd_card0/c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 text_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.774ns (35.720%)  route 3.192ns (64.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  text_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  text_reg[29]/Q
                         net (fo=3, routed)           0.987     6.609    btn_db0/blk_addr_reg[0]_i_4_0[29]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.733 r  btn_db0/blk_addr[0]_i_26/O
                         net (fo=1, routed)           0.000     6.733    btn_db0/blk_addr[0]_i_26_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.266 r  btn_db0/blk_addr_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.267    btn_db0/blk_addr_reg[0]_i_18_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  btn_db0/blk_addr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.384    btn_db0/blk_addr_reg[0]_i_13_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  btn_db0/blk_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.501    btn_db0/blk_addr_reg[0]_i_8_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 f  btn_db0/blk_addr_reg[0]_i_4/CO[3]
                         net (fo=4, routed)           0.833     8.450    btn_db0/CO[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  btn_db0/blk_addr[0]_i_1/O
                         net (fo=34, routed)          0.584     9.158    blk_addr0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.789    10.071    sd_counter[9]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451    14.823    clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[0]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X48Y38         FDRE (Setup_fdre_C_R)       -0.429    14.538    sd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 text_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.774ns (35.720%)  route 3.192ns (64.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  text_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  text_reg[29]/Q
                         net (fo=3, routed)           0.987     6.609    btn_db0/blk_addr_reg[0]_i_4_0[29]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.733 r  btn_db0/blk_addr[0]_i_26/O
                         net (fo=1, routed)           0.000     6.733    btn_db0/blk_addr[0]_i_26_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.266 r  btn_db0/blk_addr_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.267    btn_db0/blk_addr_reg[0]_i_18_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  btn_db0/blk_addr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.384    btn_db0/blk_addr_reg[0]_i_13_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  btn_db0/blk_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.501    btn_db0/blk_addr_reg[0]_i_8_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 f  btn_db0/blk_addr_reg[0]_i_4/CO[3]
                         net (fo=4, routed)           0.833     8.450    btn_db0/CO[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  btn_db0/blk_addr[0]_i_1/O
                         net (fo=34, routed)          0.584     9.158    blk_addr0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.789    10.071    sd_counter[9]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451    14.823    clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[1]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X48Y38         FDRE (Setup_fdre_C_R)       -0.429    14.538    sd_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 text_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.774ns (35.720%)  route 3.192ns (64.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  text_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  text_reg[29]/Q
                         net (fo=3, routed)           0.987     6.609    btn_db0/blk_addr_reg[0]_i_4_0[29]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.733 r  btn_db0/blk_addr[0]_i_26/O
                         net (fo=1, routed)           0.000     6.733    btn_db0/blk_addr[0]_i_26_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.266 r  btn_db0/blk_addr_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.267    btn_db0/blk_addr_reg[0]_i_18_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  btn_db0/blk_addr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.384    btn_db0/blk_addr_reg[0]_i_13_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  btn_db0/blk_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.501    btn_db0/blk_addr_reg[0]_i_8_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 f  btn_db0/blk_addr_reg[0]_i_4/CO[3]
                         net (fo=4, routed)           0.833     8.450    btn_db0/CO[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  btn_db0/blk_addr[0]_i_1/O
                         net (fo=34, routed)          0.584     9.158    blk_addr0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.789    10.071    sd_counter[9]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451    14.823    clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[2]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X48Y38         FDRE (Setup_fdre_C_R)       -0.429    14.538    sd_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 text_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.774ns (35.720%)  route 3.192ns (64.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  text_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  text_reg[29]/Q
                         net (fo=3, routed)           0.987     6.609    btn_db0/blk_addr_reg[0]_i_4_0[29]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.733 r  btn_db0/blk_addr[0]_i_26/O
                         net (fo=1, routed)           0.000     6.733    btn_db0/blk_addr[0]_i_26_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.266 r  btn_db0/blk_addr_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.267    btn_db0/blk_addr_reg[0]_i_18_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  btn_db0/blk_addr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.384    btn_db0/blk_addr_reg[0]_i_13_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  btn_db0/blk_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.501    btn_db0/blk_addr_reg[0]_i_8_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 f  btn_db0/blk_addr_reg[0]_i_4/CO[3]
                         net (fo=4, routed)           0.833     8.450    btn_db0/CO[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  btn_db0/blk_addr[0]_i_1/O
                         net (fo=34, routed)          0.584     9.158    blk_addr0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.789    10.071    sd_counter[9]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451    14.823    clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[3]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X48Y38         FDRE (Setup_fdre_C_R)       -0.429    14.538    sd_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 text_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.774ns (35.720%)  route 3.192ns (64.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  text_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  text_reg[29]/Q
                         net (fo=3, routed)           0.987     6.609    btn_db0/blk_addr_reg[0]_i_4_0[29]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.733 r  btn_db0/blk_addr[0]_i_26/O
                         net (fo=1, routed)           0.000     6.733    btn_db0/blk_addr[0]_i_26_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.266 r  btn_db0/blk_addr_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.267    btn_db0/blk_addr_reg[0]_i_18_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  btn_db0/blk_addr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.384    btn_db0/blk_addr_reg[0]_i_13_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  btn_db0/blk_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.501    btn_db0/blk_addr_reg[0]_i_8_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 f  btn_db0/blk_addr_reg[0]_i_4/CO[3]
                         net (fo=4, routed)           0.833     8.450    btn_db0/CO[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  btn_db0/blk_addr[0]_i_1/O
                         net (fo=34, routed)          0.584     9.158    blk_addr0
    SLICE_X48Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.789    10.071    sd_counter[9]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451    14.823    clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  sd_counter_reg[4]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X48Y38         FDRE (Setup_fdre_C_R)       -0.429    14.538    sd_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.283%)  route 0.224ns (51.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.866     1.123    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.168 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.381    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.407 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.563     1.970    sd_card0/CLK
    SLICE_X46Y50         FDRE                                         r  sd_card0/block_addr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     2.134 r  sd_card0/block_addr_reg_reg[22]/Q
                         net (fo=1, routed)           0.224     2.358    sd_card0/block_addr_reg[22]
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.403 r  sd_card0/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000     2.403    sd_card0/cmd_out[30]_i_1_n_0
    SLICE_X46Y49         FDSE                                         r  sd_card0/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.835     2.617    sd_card0/CLK
    SLICE_X46Y49         FDSE                                         r  sd_card0/cmd_out_reg[30]/C
                         clock pessimism             -0.375     2.242    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.121     2.363    sd_card0/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.749%)  route 0.229ns (52.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.866     1.123    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.168 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.381    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.407 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.563     1.970    sd_card0/CLK
    SLICE_X46Y50         FDRE                                         r  sd_card0/block_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     2.134 r  sd_card0/block_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.229     2.363    sd_card0/block_addr_reg[23]
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.408 r  sd_card0/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000     2.408    sd_card0/cmd_out[31]_i_1_n_0
    SLICE_X46Y49         FDSE                                         r  sd_card0/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.835     2.617    sd_card0/CLK
    SLICE_X46Y49         FDSE                                         r  sd_card0/cmd_out_reg[31]/C
                         clock pessimism             -0.375     2.242    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.121     2.363    sd_card0/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 text_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.798%)  route 0.275ns (68.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  text_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  text_reg[43]/Q
                         net (fo=3, routed)           0.275     1.882    p_1_in__0[51]
    SLICE_X42Y50         FDRE                                         r  text_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  text_reg[51]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.030     1.773    text_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.122%)  route 0.210ns (59.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.210     1.832    ram0/Q[4]
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.101%)  route 0.211ns (59.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.211     1.832    ram0/Q[2]
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.809%)  route 0.213ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.213     1.834    ram0/Q[8]
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.212     1.834    ram0/Q[5]
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blk_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.355ns (74.011%)  route 0.125ns (25.989%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  blk_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  blk_addr_reg[23]/Q
                         net (fo=2, routed)           0.124     1.745    blk_addr_reg[23]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    blk_addr_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  blk_addr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    blk_addr_reg[24]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  blk_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  blk_addr_reg[24]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.849    blk_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.782%)  route 0.213ns (60.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.213     1.835    ram0/Q[7]
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display_flag_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_flag_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  display_flag_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  display_flag_reg[18]/Q
                         net (fo=2, routed)           0.133     1.753    display_flag_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  display_flag_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    display_flag_reg[16]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  display_flag_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    display_flag_reg[20]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  display_flag_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  display_flag_reg[20]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    display_flag_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y44    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y45    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y44    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y44    P_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y44    blk_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46    blk_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46    blk_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y44    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y44    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44    blk_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44    blk_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45    P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45    P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y44    P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y44    P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y44    P_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44    blk_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44    blk_addr_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.729ns  (logic 4.544ns (52.056%)  route 4.185ns (47.944%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    lcd0/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.478     5.597 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           1.121     6.718    lcd0/init_d[3]
    SLICE_X31Y44         LUT3 (Prop_lut3_I2_O)        0.323     7.041 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.064    10.105    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.743    13.848 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.848    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.534ns (54.481%)  route 3.788ns (45.519%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    lcd0/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  lcd0/init_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     5.597 r  lcd0/init_d_reg[0]/Q
                         net (fo=1, routed)           0.898     6.495    lcd0/init_d[0]
    SLICE_X31Y44         LUT3 (Prop_lut3_I2_O)        0.321     6.816 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.890     9.706    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.735    13.441 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.441    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 3.998ns (53.785%)  route 3.435ns (46.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.571     5.988    sd_card0/CLK
    SLICE_X49Y49         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  sd_card0/sclk_reg_reg/Q
                         net (fo=18, routed)          3.435     9.879    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.542    13.421 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.421    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_p_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.133ns (50.324%)  route 4.080ns (49.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  count_p_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  count_p_reg[3]/Q
                         net (fo=3, routed)           4.080     9.618    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.714    13.332 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.332    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 4.116ns (50.275%)  route 4.071ns (49.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    lcd0/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.747     6.322    lcd0/lcd_initialized_reg_n_0
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.446 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.324     9.770    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    13.307 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.307    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.308ns (52.749%)  route 3.859ns (47.251%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    lcd0/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     5.597 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.810     6.407    lcd0/init_d[1]
    SLICE_X31Y44         LUT3 (Prop_lut3_I2_O)        0.301     6.708 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.049     9.757    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.529    13.285 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.285    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_p_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 4.002ns (49.382%)  route 4.102ns (50.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  count_p_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  count_p_reg[2]/Q
                         net (fo=4, routed)           4.102     9.677    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.223 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.223    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.309ns (53.210%)  route 3.789ns (46.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    lcd0/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     5.597 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.659     6.256    lcd0/init_e
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.298     6.554 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.130     9.684    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    13.217 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    13.217    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.192ns (59.794%)  route 2.819ns (40.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.630    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.754 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.321    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.417 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.568     5.985    sd_card0/CLK
    SLICE_X46Y49         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.478     6.463 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           2.819     9.282    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.714    12.996 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.996    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.112ns (53.098%)  route 3.632ns (46.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.567     5.119    lcd0/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           0.800     6.375    lcd0/text_rw_reg_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.499 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.832     9.331    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    12.862 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    12.862    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.368ns (65.024%)  route 0.736ns (34.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_r_reg[3]/Q
                         net (fo=1, routed)           0.736     2.357    rgb_led_r_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         1.227     3.584 r  rgb_led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.584    rgb_led_r[3]
    K1                                                                r  rgb_led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.360ns (63.370%)  route 0.786ns (36.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  led_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_g_reg[2]/Q
                         net (fo=1, routed)           0.786     2.408    rgb_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.219     3.627 r  rgb_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.627    rgb_led_g[2]
    J2                                                                r  rgb_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.409ns (65.225%)  route 0.751ns (34.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  count_p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  count_p_reg[1]/Q
                         net (fo=5, routed)           0.751     2.378    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.261     3.639 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.364ns (63.087%)  route 0.798ns (36.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  led_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  led_g_reg[3]/Q
                         net (fo=1, routed)           0.798     2.419    rgb_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         1.223     3.642 r  rgb_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.642    rgb_led_g[3]
    H6                                                                r  rgb_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.366ns (62.863%)  route 0.807ns (37.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  led_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_b_reg[3]/Q
                         net (fo=1, routed)           0.807     2.428    rgb_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         1.225     3.653 r  rgb_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.653    rgb_led_b[3]
    K2                                                                r  rgb_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.372ns (62.382%)  route 0.827ns (37.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  led_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_b_reg[2]/Q
                         net (fo=1, routed)           0.827     2.449    rgb_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.231     3.680 r  rgb_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.680    rgb_led_b[2]
    H4                                                                r  rgb_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.362ns (61.668%)  route 0.847ns (38.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_r_reg[2]/Q
                         net (fo=1, routed)           0.847     2.468    rgb_led_r_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.221     3.689 r  rgb_led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.689    rgb_led_r[2]
    J3                                                                r  rgb_led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.383ns (61.581%)  route 0.863ns (38.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  led_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_r_reg[1]/Q
                         net (fo=1, routed)           0.863     2.484    rgb_led_r_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         1.242     3.726 r  rgb_led_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.726    rgb_led_r[1]
    G3                                                                r  rgb_led_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.411ns (62.834%)  route 0.835ns (37.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  led_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  led_g_reg[1]/Q
                         net (fo=1, routed)           0.835     2.443    rgb_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.283     3.726 r  rgb_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.726    rgb_led_g[1]
    J4                                                                r  rgb_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.388ns (61.661%)  route 0.863ns (38.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  led_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_b_reg[1]/Q
                         net (fo=1, routed)           0.863     2.484    rgb_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         1.247     3.731 r  rgb_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.731    rgb_led_b[1]
    G4                                                                r  rgb_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           757 Endpoints
Min Delay           757 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            display_flag_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.811ns  (logic 1.638ns (18.585%)  route 7.173ns (81.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.748     8.811    reset0
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            display_flag_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.811ns  (logic 1.638ns (18.585%)  route 7.173ns (81.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.748     8.811    reset0
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            display_flag_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.811ns  (logic 1.638ns (18.585%)  route 7.173ns (81.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.748     8.811    reset0
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            display_flag_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.811ns  (logic 1.638ns (18.585%)  route 7.173ns (81.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.748     8.811    reset0
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  display_flag_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.807ns  (logic 1.638ns (18.595%)  route 7.169ns (81.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.744     8.807    reset0
    SLICE_X41Y48         FDRE                                         r  led_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  led_g_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            text_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.638ns (18.633%)  route 7.151ns (81.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.726     8.789    reset0
    SLICE_X42Y49         FDRE                                         r  text_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  text_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            text_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.638ns (18.633%)  route 7.151ns (81.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.726     8.789    reset0
    SLICE_X42Y49         FDRE                                         r  text_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  text_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            text_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.638ns (18.633%)  route 7.151ns (81.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.726     8.789    reset0
    SLICE_X42Y49         FDRE                                         r  text_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  text_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            text_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.638ns (18.633%)  route 7.151ns (81.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.726     8.789    reset0
    SLICE_X43Y49         FDRE                                         r  text_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  text_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            text_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.638ns (18.633%)  route 7.151ns (81.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.425     4.939    sd_card0/reset_n_IBUF
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.063 r  sd_card0/init_e_i_1/O
                         net (fo=414, routed)         3.726     8.789    reset0
    SLICE_X42Y49         FDRE                                         r  text_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  text_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.429%)  route 0.749ns (71.571%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.749     1.002    sd_card0/spi_miso_IBUF
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.047 r  sd_card0/R7_response[13]_i_1/O
                         net (fo=1, routed)           0.000     1.047    sd_card0/R7_response[13]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  sd_card0/R7_response_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X55Y49         FDRE                                         r  sd_card0/R7_response_reg[13]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.301ns (28.633%)  route 0.749ns (71.367%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.749     1.002    sd_card0/spi_miso_IBUF
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.050 r  sd_card0/R7_response[14]_i_1/O
                         net (fo=1, routed)           0.000     1.050    sd_card0/R7_response[14]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  sd_card0/R7_response_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X55Y49         FDRE                                         r  sd_card0/R7_response_reg[14]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.253ns (21.767%)  route 0.908ns (78.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.908     1.161    sd_card0/spi_miso_IBUF
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.298ns (25.539%)  route 0.868ns (74.461%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.868     1.121    sd_card0/spi_miso_IBUF
    SLICE_X54Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.166 r  sd_card0/R7_response[3]_i_1/O
                         net (fo=1, routed)           0.000     1.166    sd_card0/R7_response[3]_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  sd_card0/R7_response_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y49         FDRE                                         r  sd_card0/R7_response_reg[3]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.299ns (25.603%)  route 0.868ns (74.397%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.868     1.121    sd_card0/spi_miso_IBUF
    SLICE_X54Y49         LUT3 (Prop_lut3_I2_O)        0.046     1.167 r  sd_card0/R7_response[4]_i_1/O
                         net (fo=1, routed)           0.000     1.167    sd_card0/R7_response[4]_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  sd_card0/R7_response_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y49         FDRE                                         r  sd_card0/R7_response_reg[4]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.298ns (24.707%)  route 0.907ns (75.293%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.907     1.160    sd_card0/spi_miso_IBUF
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.205 r  sd_card0/R7_response[5]_i_1/O
                         net (fo=1, routed)           0.000     1.205    sd_card0/R7_response[5]_i_1_n_0
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[5]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.298ns (24.666%)  route 0.909ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.909     1.162    sd_card0/spi_miso_IBUF
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.207 r  sd_card0/R7_response[1]_i_1/O
                         net (fo=1, routed)           0.000     1.207    sd_card0/R7_response[1]_i_1_n_0
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[1]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.299ns (24.728%)  route 0.909ns (75.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.909     1.162    sd_card0/spi_miso_IBUF
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.046     1.208 r  sd_card0/R7_response[2]_i_1/O
                         net (fo=1, routed)           0.000     1.208    sd_card0/R7_response[2]_i_1_n_0
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[2]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.302ns (24.956%)  route 0.907ns (75.044%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.907     1.160    sd_card0/spi_miso_IBUF
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.049     1.209 r  sd_card0/R7_response[6]_i_1/O
                         net (fo=1, routed)           0.000     1.209    sd_card0/R7_response[6]_i_1_n_0
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X54Y48         FDRE                                         r  sd_card0/R7_response_reg[6]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.298ns (23.461%)  route 0.971ns (76.539%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=58, routed)          0.971     1.224    sd_card0/spi_miso_IBUF
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.269 r  sd_card0/R7_response[35]_i_1/O
                         net (fo=1, routed)           0.000     1.269    sd_card0/R7_response[35]_i_1_n_0
    SLICE_X55Y47         FDRE                                         r  sd_card0/R7_response_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.015     1.460    sd_card0/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.516 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.753    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.782 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.838     2.620    sd_card0/CLK
    SLICE_X55Y47         FDRE                                         r  sd_card0/R7_response_reg[35]/C





