Verilog code to demonstrate use of Logical Operators.
