
MPU9250_Kalman_ComplementaryFilter_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c1c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000930  08007dc0  08007dc0  00008dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086f0  080086f0  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080086f0  080086f0  000096f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086f8  080086f8  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086f8  080086f8  000096f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080086fc  080086fc  000096fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008700  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002994  200001d8  080088d8  0000a1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002b6c  080088d8  0000ab6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bb65  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000407a  00000000  00000000  00025d6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00029de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014f8  00000000  00000000  0002af60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae28  00000000  00000000  0002c458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f455  00000000  00000000  00047280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000999a4  00000000  00000000  000666d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00100079  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004544  00000000  00000000  001000bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000c05a  00000000  00000000  00104600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d9  00000000  00000000  0011065a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007da4 	.word	0x08007da4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007da4 	.word	0x08007da4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f84:	4b04      	ldr	r3, [pc, #16]	@ (8000f98 <vApplicationGetIdleTaskMemory+0x14>)
{
 8000f86:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f88:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f8a:	4c04      	ldr	r4, [pc, #16]	@ (8000f9c <vApplicationGetIdleTaskMemory+0x18>)
 8000f8c:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f8e:	2380      	movs	r3, #128	@ 0x80
  /* place for user code */
}
 8000f90:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f94:	6013      	str	r3, [r2, #0]
}
 8000f96:	4770      	bx	lr
 8000f98:	200003f4 	.word	0x200003f4
 8000f9c:	200001f4 	.word	0x200001f4

08000fa0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000fa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED_OK_GPIO_Port, LED_OK_Pin);
 8000fa2:	4c05      	ldr	r4, [pc, #20]	@ (8000fb8 <StartDefaultTask+0x18>)
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000faa:	f000 fd4b 	bl	8001a44 <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000fae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fb2:	f002 f82d 	bl	8003010 <osDelay>
  for(;;)
 8000fb6:	e7f5      	b.n	8000fa4 <StartDefaultTask+0x4>
 8000fb8:	40020c00 	.word	0x40020c00

08000fbc <StartComplementaryFilterTask>:
void StartComplementaryFilterTask(void const * argument)
 8000fbc:	b508      	push	{r3, lr}
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f002 f826 	bl	8003010 <osDelay>
 8000fc4:	e7fb      	b.n	8000fbe <StartComplementaryFilterTask+0x2>
 8000fc6:	bf00      	nop

08000fc8 <_write>:
	for(i = 0; i < len; i++)
 8000fc8:	1e10      	subs	r0, r2, #0
 8000fca:	dd2b      	ble.n	8001024 <_write+0x5c>
 8000fcc:	eb01 0c00 	add.w	ip, r1, r0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fd0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fd4:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 8000fd8:	07d2      	lsls	r2, r2, #31
		ITM_SendChar(*ptr++);
 8000fda:	f101 0101 	add.w	r1, r1, #1
 8000fde:	d51e      	bpl.n	800101e <_write+0x56>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000fe0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fe4:	07d2      	lsls	r2, r2, #31
 8000fe6:	d51a      	bpl.n	800101e <_write+0x56>
{
 8000fe8:	b500      	push	{lr}
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fea:	681a      	ldr	r2, [r3, #0]
		ITM_SendChar(*ptr++);
 8000fec:	f811 ec01 	ldrb.w	lr, [r1, #-1]
 8000ff0:	b91a      	cbnz	r2, 8000ffa <_write+0x32>
    {
      __NOP();
 8000ff2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d0fb      	beq.n	8000ff2 <_write+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000ffa:	f883 e000 	strb.w	lr, [r3]
	for(i = 0; i < len; i++)
 8000ffe:	458c      	cmp	ip, r1
 8001000:	d00b      	beq.n	800101a <_write+0x52>
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001002:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 8001006:	07d2      	lsls	r2, r2, #31
		ITM_SendChar(*ptr++);
 8001008:	f101 0101 	add.w	r1, r1, #1
 800100c:	d5f7      	bpl.n	8000ffe <_write+0x36>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800100e:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001012:	07d2      	lsls	r2, r2, #31
 8001014:	d4e9      	bmi.n	8000fea <_write+0x22>
	for(i = 0; i < len; i++)
 8001016:	458c      	cmp	ip, r1
 8001018:	d1f3      	bne.n	8001002 <_write+0x3a>
}
 800101a:	f85d fb04 	ldr.w	pc, [sp], #4
	for(i = 0; i < len; i++)
 800101e:	458c      	cmp	ip, r1
 8001020:	d1d8      	bne.n	8000fd4 <_write+0xc>
 8001022:	4770      	bx	lr
}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <IMU_readRawData>:
{
 8001028:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	MPU9250_ReadData(&hspi1, IMU_rawData, MPU9250_ACCEL_XOUT_H, 6);
 800102c:	4c43      	ldr	r4, [pc, #268]	@ (800113c <IMU_readRawData+0x114>)
 800102e:	4844      	ldr	r0, [pc, #272]	@ (8001140 <IMU_readRawData+0x118>)
 8001030:	4621      	mov	r1, r4
 8001032:	2306      	movs	r3, #6
 8001034:	223b      	movs	r2, #59	@ 0x3b
 8001036:	f001 fd31 	bl	8002a9c <MPU9250_ReadData>
	MPU9250_ReadData(&hspi1, IMU_rawData, MPU9250_GYRO_XOUT_H, 6);
 800103a:	2306      	movs	r3, #6
 800103c:	4621      	mov	r1, r4
 800103e:	4840      	ldr	r0, [pc, #256]	@ (8001140 <IMU_readRawData+0x118>)
 8001040:	2243      	movs	r2, #67	@ 0x43
 8001042:	f001 fd2b 	bl	8002a9c <MPU9250_ReadData>
	data.Raw_Gyro[1] = (int16_t)(IMU_rawData[2] << 8 | IMU_rawData[3]);
 8001046:	8820      	ldrh	r0, [r4, #0]
 8001048:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 800104c:	88a5      	ldrh	r5, [r4, #4]
 800104e:	ba40      	rev16	r0, r0
	data.Raw_Gyro[0] = (data.Raw_Gyro[0] <= ZERO_MAX && data.Raw_Gyro[0] >= ZERO_MIN)? 0: data.Raw_Gyro[0];
 8001050:	f100 0314 	add.w	r3, r0, #20
 8001054:	b29b      	uxth	r3, r3
 8001056:	fa9b fb9b 	rev16.w	fp, fp
 800105a:	ba6d      	rev16	r5, r5
 800105c:	2b28      	cmp	r3, #40	@ 0x28
 800105e:	fa1f f68b 	uxth.w	r6, fp
	data.Raw_Gyro[2] = (int16_t)(IMU_rawData[4] << 8 | IMU_rawData[5]);
 8001062:	b2ac      	uxth	r4, r5
	data.Raw_Gyro[0] = (data.Raw_Gyro[0] <= ZERO_MAX && data.Raw_Gyro[0] >= ZERO_MIN)? 0: data.Raw_Gyro[0];
 8001064:	d95b      	bls.n	800111e <IMU_readRawData+0xf6>
	GX = (float)(data.Raw_Gyro[0] * (2000 / 32768.0));
 8001066:	b200      	sxth	r0, r0
 8001068:	f7ff fa64 	bl	8000534 <__aeabi_i2d>
 800106c:	4b35      	ldr	r3, [pc, #212]	@ (8001144 <IMU_readRawData+0x11c>)
 800106e:	2200      	movs	r2, #0
 8001070:	4680      	mov	r8, r0
 8001072:	4689      	mov	r9, r1
 8001074:	f7ff fac8 	bl	8000608 <__aeabi_dmul>
 8001078:	f7ff fd9e 	bl	8000bb8 <__aeabi_d2f>
	AX = (float)(data.Raw_Gyro[0] * (16.0 / 32768.0));
 800107c:	2200      	movs	r2, #0
 800107e:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
	GX = (float)(data.Raw_Gyro[0] * (2000 / 32768.0));
 8001082:	4682      	mov	sl, r0
	AX = (float)(data.Raw_Gyro[0] * (16.0 / 32768.0));
 8001084:	4649      	mov	r1, r9
 8001086:	4640      	mov	r0, r8
 8001088:	f7ff fabe 	bl	8000608 <__aeabi_dmul>
 800108c:	f7ff fd94 	bl	8000bb8 <__aeabi_d2f>
	data.Raw_Gyro[1] = (data.Raw_Gyro[1] <= ZERO_MAX && data.Raw_Gyro[1] >= ZERO_MIN)? 0: data.Raw_Gyro[1];
 8001090:	3614      	adds	r6, #20
 8001092:	b2b6      	uxth	r6, r6
 8001094:	2e28      	cmp	r6, #40	@ 0x28
	AX = (float)(data.Raw_Gyro[0] * (16.0 / 32768.0));
 8001096:	4607      	mov	r7, r0
	data.Raw_Gyro[1] = (data.Raw_Gyro[1] <= ZERO_MAX && data.Raw_Gyro[1] >= ZERO_MIN)? 0: data.Raw_Gyro[1];
 8001098:	d947      	bls.n	800112a <IMU_readRawData+0x102>
	GY = (float)(data.Raw_Gyro[1] * (2000 / 32768.0));
 800109a:	fa0f f08b 	sxth.w	r0, fp
 800109e:	f7ff fa49 	bl	8000534 <__aeabi_i2d>
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <IMU_readRawData+0x11c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	4680      	mov	r8, r0
 80010a8:	4689      	mov	r9, r1
 80010aa:	f7ff faad 	bl	8000608 <__aeabi_dmul>
 80010ae:	f7ff fd83 	bl	8000bb8 <__aeabi_d2f>
 80010b2:	4603      	mov	r3, r0
	AY = (float)(data.Raw_Gyro[1] * (16.0 / 32768.0));
 80010b4:	2200      	movs	r2, #0
 80010b6:	4640      	mov	r0, r8
 80010b8:	4649      	mov	r1, r9
	GY = (float)(data.Raw_Gyro[1] * (2000 / 32768.0));
 80010ba:	4698      	mov	r8, r3
	AY = (float)(data.Raw_Gyro[1] * (16.0 / 32768.0));
 80010bc:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 80010c0:	f7ff faa2 	bl	8000608 <__aeabi_dmul>
 80010c4:	f7ff fd78 	bl	8000bb8 <__aeabi_d2f>
	data.Raw_Gyro[2] = (data.Raw_Gyro[2] <= ZERO_MAX && data.Raw_Gyro[2] >= ZERO_MIN)? 0: data.Raw_Gyro[2];
 80010c8:	3414      	adds	r4, #20
 80010ca:	b2a4      	uxth	r4, r4
 80010cc:	2c28      	cmp	r4, #40	@ 0x28
	AY = (float)(data.Raw_Gyro[1] * (16.0 / 32768.0));
 80010ce:	4606      	mov	r6, r0
	data.Raw_Gyro[2] = (data.Raw_Gyro[2] <= ZERO_MAX && data.Raw_Gyro[2] >= ZERO_MIN)? 0: data.Raw_Gyro[2];
 80010d0:	d931      	bls.n	8001136 <IMU_readRawData+0x10e>
	GZ = (float)(data.Raw_Gyro[2] * (2000 / 32768.0));
 80010d2:	b228      	sxth	r0, r5
 80010d4:	f7ff fa2e 	bl	8000534 <__aeabi_i2d>
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <IMU_readRawData+0x11c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	4604      	mov	r4, r0
 80010de:	460d      	mov	r5, r1
 80010e0:	f7ff fa92 	bl	8000608 <__aeabi_dmul>
 80010e4:	f7ff fd68 	bl	8000bb8 <__aeabi_d2f>
 80010e8:	4603      	mov	r3, r0
	AZ = (float)(data.Raw_Gyro[2] * (16.0 / 32768.0));
 80010ea:	2200      	movs	r2, #0
 80010ec:	4620      	mov	r0, r4
 80010ee:	4629      	mov	r1, r5
	GZ = (float)(data.Raw_Gyro[2] * (2000 / 32768.0));
 80010f0:	461c      	mov	r4, r3
	AZ = (float)(data.Raw_Gyro[2] * (16.0 / 32768.0));
 80010f2:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 80010f6:	f7ff fa87 	bl	8000608 <__aeabi_dmul>
 80010fa:	f7ff fd5d 	bl	8000bb8 <__aeabi_d2f>
	GX = (float)(data.Raw_Gyro[0] * (2000 / 32768.0));
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <IMU_readRawData+0x120>)
	AY = (float)(data.Raw_Gyro[1] * (16.0 / 32768.0));
 8001100:	4a12      	ldr	r2, [pc, #72]	@ (800114c <IMU_readRawData+0x124>)
	GX = (float)(data.Raw_Gyro[0] * (2000 / 32768.0));
 8001102:	f8c3 a000 	str.w	sl, [r3]
	GY = (float)(data.Raw_Gyro[1] * (2000 / 32768.0));
 8001106:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <IMU_readRawData+0x128>)
	AY = (float)(data.Raw_Gyro[1] * (16.0 / 32768.0));
 8001108:	6016      	str	r6, [r2, #0]
	GY = (float)(data.Raw_Gyro[1] * (2000 / 32768.0));
 800110a:	f8c3 8000 	str.w	r8, [r3]
	GZ = (float)(data.Raw_Gyro[2] * (2000 / 32768.0));
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <IMU_readRawData+0x12c>)
 8001110:	601c      	str	r4, [r3, #0]
	AX = (float)(data.Raw_Gyro[0] * (16.0 / 32768.0));
 8001112:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <IMU_readRawData+0x130>)
 8001114:	601f      	str	r7, [r3, #0]
	AZ = (float)(data.Raw_Gyro[2] * (16.0 / 32768.0));
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <IMU_readRawData+0x134>)
 8001118:	6018      	str	r0, [r3, #0]
}
 800111a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	data.Raw_Gyro[1] = (data.Raw_Gyro[1] <= ZERO_MAX && data.Raw_Gyro[1] >= ZERO_MIN)? 0: data.Raw_Gyro[1];
 800111e:	3614      	adds	r6, #20
 8001120:	b2b6      	uxth	r6, r6
 8001122:	2700      	movs	r7, #0
 8001124:	2e28      	cmp	r6, #40	@ 0x28
 8001126:	46ba      	mov	sl, r7
 8001128:	d8b7      	bhi.n	800109a <IMU_readRawData+0x72>
	data.Raw_Gyro[2] = (data.Raw_Gyro[2] <= ZERO_MAX && data.Raw_Gyro[2] >= ZERO_MIN)? 0: data.Raw_Gyro[2];
 800112a:	3414      	adds	r4, #20
 800112c:	b2a4      	uxth	r4, r4
 800112e:	2600      	movs	r6, #0
 8001130:	2c28      	cmp	r4, #40	@ 0x28
 8001132:	46b0      	mov	r8, r6
 8001134:	d8cd      	bhi.n	80010d2 <IMU_readRawData+0xaa>
 8001136:	2000      	movs	r0, #0
 8001138:	4604      	mov	r4, r0
 800113a:	e7e0      	b.n	80010fe <IMU_readRawData+0xd6>
 800113c:	200004ac 	.word	0x200004ac
 8001140:	200004f8 	.word	0x200004f8
 8001144:	3faf4000 	.word	0x3faf4000
 8001148:	200004a8 	.word	0x200004a8
 800114c:	20000498 	.word	0x20000498
 8001150:	200004a4 	.word	0x200004a4
 8001154:	200004a0 	.word	0x200004a0
 8001158:	2000049c 	.word	0x2000049c
 800115c:	20000494 	.word	0x20000494

08001160 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8001160:	4b03      	ldr	r3, [pc, #12]	@ (8001170 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001162:	6802      	ldr	r2, [r0, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d000      	beq.n	800116a <HAL_TIM_PeriodElapsedCallback+0xa>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001168:	4770      	bx	lr
    HAL_IncTick();
 800116a:	f000 baf7 	b.w	800175c <HAL_IncTick>
 800116e:	bf00      	nop
 8001170:	40014400 	.word	0x40014400

08001174 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001174:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001176:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_Error_GPIO_Port, LED_Error_Pin, GPIO_PIN_SET);
 8001178:	4c03      	ldr	r4, [pc, #12]	@ (8001188 <Error_Handler+0x14>)
 800117a:	2201      	movs	r2, #1
 800117c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001180:	4620      	mov	r0, r4
 8001182:	f000 fc5b 	bl	8001a3c <HAL_GPIO_WritePin>
  while (1)
 8001186:	e7f8      	b.n	800117a <Error_Handler+0x6>
 8001188:	40020c00 	.word	0x40020c00

0800118c <SystemClock_Config>:
{
 800118c:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118e:	2300      	movs	r3, #0
{
 8001190:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001192:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8001196:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800119a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800119e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	491f      	ldr	r1, [pc, #124]	@ (8001220 <SystemClock_Config+0x94>)
 80011a4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a6:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a8:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001224 <SystemClock_Config+0x98>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ac:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80011b0:	6408      	str	r0, [r1, #64]	@ 0x40
 80011b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80011b4:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 80011b8:	9101      	str	r1, [sp, #4]
 80011ba:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	6813      	ldr	r3, [r2, #0]
 80011c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011c8:	2001      	movs	r0, #1
 80011ca:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011d2:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d6:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011dc:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011de:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e2:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011e4:	2104      	movs	r1, #4
 80011e6:	2002      	movs	r0, #2
 80011e8:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011ec:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLN = 100;
 80011ee:	2364      	movs	r3, #100	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f0:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011f2:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80011f4:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f6:	f000 fc2f 	bl	8001a58 <HAL_RCC_OscConfig>
 80011fa:	b978      	cbnz	r0, 800121c <SystemClock_Config+0x90>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011fc:	210f      	movs	r1, #15
 80011fe:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001200:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001204:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001208:	a803      	add	r0, sp, #12
 800120a:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800120c:	e9cd 3205 	strd	r3, r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001210:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001212:	f000 fe37 	bl	8001e84 <HAL_RCC_ClockConfig>
 8001216:	b908      	cbnz	r0, 800121c <SystemClock_Config+0x90>
}
 8001218:	b014      	add	sp, #80	@ 0x50
 800121a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800121c:	f7ff ffaa 	bl	8001174 <Error_Handler>
 8001220:	40023800 	.word	0x40023800
 8001224:	40007000 	.word	0x40007000

08001228 <main>:
{
 8001228:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122a:	2400      	movs	r4, #0
{
 800122c:	b09f      	sub	sp, #124	@ 0x7c
  HAL_Init();
 800122e:	f000 fa7b 	bl	8001728 <HAL_Init>
  SystemClock_Config();
 8001232:	f7ff ffab 	bl	800118c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 800123a:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123e:	4b53      	ldr	r3, [pc, #332]	@ (800138c <main+0x164>)
 8001240:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001242:	941b      	str	r4, [sp, #108]	@ 0x6c
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001244:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001246:	4852      	ldr	r0, [pc, #328]	@ (8001390 <main+0x168>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001248:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800124c:	631a      	str	r2, [r3, #48]	@ 0x30
 800124e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001250:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8001254:	9101      	str	r1, [sp, #4]
 8001256:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001258:	9402      	str	r4, [sp, #8]
 800125a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800125c:	f041 0101 	orr.w	r1, r1, #1
 8001260:	6319      	str	r1, [r3, #48]	@ 0x30
 8001262:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001264:	f001 0101 	and.w	r1, r1, #1
 8001268:	9102      	str	r1, [sp, #8]
 800126a:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800126c:	9403      	str	r4, [sp, #12]
 800126e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001270:	f041 0108 	orr.w	r1, r1, #8
 8001274:	6319      	str	r1, [r3, #48]	@ 0x30
 8001276:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001278:	f001 0108 	and.w	r1, r1, #8
 800127c:	9103      	str	r1, [sp, #12]
 800127e:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001280:	9404      	str	r4, [sp, #16]
 8001282:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001284:	f041 0102 	orr.w	r1, r1, #2
 8001288:	6319      	str	r1, [r3, #48]	@ 0x30
 800128a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128c:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001290:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001294:	2110      	movs	r1, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001298:	f000 fbd0 	bl	8001a3c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_Error_Pin|LED_OK_Pin, GPIO_PIN_RESET);
 800129c:	4622      	mov	r2, r4
 800129e:	483d      	ldr	r0, [pc, #244]	@ (8001394 <main+0x16c>)
 80012a0:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80012a4:	f000 fbca 	bl	8001a3c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80012a8:	2510      	movs	r5, #16
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80012aa:	4839      	ldr	r0, [pc, #228]	@ (8001390 <main+0x168>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ac:	2601      	movs	r6, #1
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80012ae:	a917      	add	r1, sp, #92	@ 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b0:	e9cd 5617 	strd	r5, r6, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80012b8:	f000 fad0 	bl	800185c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_Error_Pin|LED_OK_Pin;
 80012bc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c0:	4834      	ldr	r0, [pc, #208]	@ (8001394 <main+0x16c>)
  GPIO_InitStruct.Pin = LED_Error_Pin|LED_OK_Pin;
 80012c2:	9317      	str	r3, [sp, #92]	@ 0x5c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c4:	a917      	add	r1, sp, #92	@ 0x5c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	e9cd 6418 	strd	r6, r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	941a      	str	r4, [sp, #104]	@ 0x68
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012cc:	f000 fac6 	bl	800185c <HAL_GPIO_Init>
  hspi1.Instance = SPI1;
 80012d0:	4831      	ldr	r0, [pc, #196]	@ (8001398 <main+0x170>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012d2:	4a32      	ldr	r2, [pc, #200]	@ (800139c <main+0x174>)
 80012d4:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80012d8:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012e0:	6183      	str	r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 80012e2:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012e4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e8:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ec:	e9c0 5407 	strd	r5, r4, [r0, #28]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012f0:	e9c0 4409 	strd	r4, r4, [r0, #36]	@ 0x24
  hspi1.Init.CRCPolynomial = 10;
 80012f4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012f6:	f000 ff7f 	bl	80021f8 <HAL_SPI_Init>
 80012fa:	2800      	cmp	r0, #0
 80012fc:	d144      	bne.n	8001388 <main+0x160>
  osMessageQDef(Queue_1, 1, sizeof(IMUdata_t));
 80012fe:	4c28      	ldr	r4, [pc, #160]	@ (80013a0 <main+0x178>)
 8001300:	4605      	mov	r5, r0
 8001302:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001306:	f10d 0c14 	add.w	ip, sp, #20
 800130a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  Queue_1Handle = osMessageCreate(osMessageQ(Queue_1), NULL);
 800130e:	4629      	mov	r1, r5
 8001310:	4660      	mov	r0, ip
 8001312:	f001 fe85 	bl	8003020 <osMessageCreate>
 8001316:	4b23      	ldr	r3, [pc, #140]	@ (80013a4 <main+0x17c>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001318:	f104 0e10 	add.w	lr, r4, #16
  Queue_1Handle = osMessageCreate(osMessageQ(Queue_1), NULL);
 800131c:	6018      	str	r0, [r3, #0]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800131e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001322:	f10d 0c24 	add.w	ip, sp, #36	@ 0x24
 8001326:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800132a:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800132e:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001332:	4629      	mov	r1, r5
 8001334:	a809      	add	r0, sp, #36	@ 0x24
 8001336:	f001 fe3b 	bl	8002fb0 <osThreadCreate>
 800133a:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <main+0x180>)
  osThreadDef(readRawDataTask, StartReadRawDataTask, osPriorityAboveNormal, 0, 1024);
 800133c:	f104 0e2c 	add.w	lr, r4, #44	@ 0x2c
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001340:	6018      	str	r0, [r3, #0]
  osThreadDef(readRawDataTask, StartReadRawDataTask, osPriorityAboveNormal, 0, 1024);
 8001342:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001346:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800134a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800134e:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001352:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  readRawDataTaskHandle = osThreadCreate(osThread(readRawDataTask), NULL);
 8001356:	4629      	mov	r1, r5
 8001358:	a810      	add	r0, sp, #64	@ 0x40
 800135a:	f001 fe29 	bl	8002fb0 <osThreadCreate>
 800135e:	4b13      	ldr	r3, [pc, #76]	@ (80013ac <main+0x184>)
  osThreadDef(complementaryFilterTask, StartComplementaryFilterTask, osPriorityNormal, 0, 1024);
 8001360:	3448      	adds	r4, #72	@ 0x48
  readRawDataTaskHandle = osThreadCreate(osThread(readRawDataTask), NULL);
 8001362:	6018      	str	r0, [r3, #0]
  osThreadDef(complementaryFilterTask, StartComplementaryFilterTask, osPriorityNormal, 0, 1024);
 8001364:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001366:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 800136a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800136e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001372:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  complementaryFilterTaskHandle = osThreadCreate(osThread(complementaryFilterTask), NULL);
 8001376:	4629      	mov	r1, r5
 8001378:	a817      	add	r0, sp, #92	@ 0x5c
 800137a:	f001 fe19 	bl	8002fb0 <osThreadCreate>
 800137e:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <main+0x188>)
 8001380:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001382:	f001 fe0f 	bl	8002fa4 <osKernelStart>
  while (1)
 8001386:	e7fe      	b.n	8001386 <main+0x15e>
    Error_Handler();
 8001388:	f7ff fef4 	bl	8001174 <Error_Handler>
 800138c:	40023800 	.word	0x40023800
 8001390:	40020000 	.word	0x40020000
 8001394:	40020c00 	.word	0x40020c00
 8001398:	200004f8 	.word	0x200004f8
 800139c:	40013000 	.word	0x40013000
 80013a0:	08007dc0 	.word	0x08007dc0
 80013a4:	200004e8 	.word	0x200004e8
 80013a8:	200004f4 	.word	0x200004f4
 80013ac:	200004f0 	.word	0x200004f0
 80013b0:	200004ec 	.word	0x200004ec

080013b4 <IMU_Init>:
	MPU9250.PWR_MGMT1	= CLKSEL_1;						// CLOCK_SEL_PLL
 80013b4:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <IMU_Init+0x20>)
	if(MPU9250_Init(&hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin, &MPU9250) != MPU9250_RESULT_OK)
 80013b6:	4908      	ldr	r1, [pc, #32]	@ (80013d8 <IMU_Init+0x24>)
 80013b8:	4808      	ldr	r0, [pc, #32]	@ (80013dc <IMU_Init+0x28>)
	MPU9250.Gyro_Range  = MPU9250_Gyroscope_2000;
 80013ba:	f240 3203 	movw	r2, #771	@ 0x303
{
 80013be:	b510      	push	{r4, lr}
	MPU9250.PWR_MGMT1	= CLKSEL_1;						// CLOCK_SEL_PLL
 80013c0:	2401      	movs	r4, #1
	MPU9250.Gyro_Range  = MPU9250_Gyroscope_2000;
 80013c2:	809a      	strh	r2, [r3, #4]
	if(MPU9250_Init(&hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin, &MPU9250) != MPU9250_RESULT_OK)
 80013c4:	2210      	movs	r2, #16
	MPU9250.PWR_MGMT1	= CLKSEL_1;						// CLOCK_SEL_PLL
 80013c6:	601c      	str	r4, [r3, #0]
	if(MPU9250_Init(&hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin, &MPU9250) != MPU9250_RESULT_OK)
 80013c8:	f001 fbc0 	bl	8002b4c <MPU9250_Init>
 80013cc:	b900      	cbnz	r0, 80013d0 <IMU_Init+0x1c>
}
 80013ce:	bd10      	pop	{r4, pc}
		Error_Handler();
 80013d0:	f7ff fed0 	bl	8001174 <Error_Handler>
 80013d4:	200004e0 	.word	0x200004e0
 80013d8:	40020000 	.word	0x40020000
 80013dc:	200004f8 	.word	0x200004f8

080013e0 <StartReadRawDataTask>:
{
 80013e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013e4:	ed2d 8b02 	vpush	{d8}
	IMU_Init();
 80013e8:	f7ff ffe4 	bl	80013b4 <IMU_Init>
	Complementary_Init(&cf);
 80013ec:	4825      	ldr	r0, [pc, #148]	@ (8001484 <StartReadRawDataTask+0xa4>)
 80013ee:	f8df 80ac 	ldr.w	r8, [pc, #172]	@ 800149c <StartReadRawDataTask+0xbc>
 80013f2:	4f25      	ldr	r7, [pc, #148]	@ (8001488 <StartReadRawDataTask+0xa8>)
 80013f4:	4e25      	ldr	r6, [pc, #148]	@ (800148c <StartReadRawDataTask+0xac>)
 80013f6:	f8df b0a8 	ldr.w	fp, [pc, #168]	@ 80014a0 <StartReadRawDataTask+0xc0>
 80013fa:	f8df a0a8 	ldr.w	sl, [pc, #168]	@ 80014a4 <StartReadRawDataTask+0xc4>
		Complementary_Update(&cf, GX, GY, GZ, AX, AY, AZ, dt);
 80013fe:	ed9f 8a24 	vldr	s16, [pc, #144]	@ 8001490 <StartReadRawDataTask+0xb0>
 8001402:	f8df 90a4 	ldr.w	r9, [pc, #164]	@ 80014a8 <StartReadRawDataTask+0xc8>
		Get_GyroBias(&cf, GX, GY, GZ, N_ComplementaryFilter);
 8001406:	4c1f      	ldr	r4, [pc, #124]	@ (8001484 <StartReadRawDataTask+0xa4>)
	Complementary_Init(&cf);
 8001408:	f001 fc88 	bl	8002d1c <Complementary_Init>
		IMU_readRawData();
 800140c:	f7ff fe0c 	bl	8001028 <IMU_readRawData>
		Get_GyroBias(&cf, GX, GY, GZ, N_ComplementaryFilter);
 8001410:	21c8      	movs	r1, #200	@ 0xc8
 8001412:	ed98 1a00 	vldr	s2, [r8]
 8001416:	edd7 0a00 	vldr	s1, [r7]
 800141a:	ed96 0a00 	vldr	s0, [r6]
 800141e:	4620      	mov	r0, r4
 8001420:	f001 fcde 	bl	8002de0 <Get_GyroBias>
		Complementary_Update(&cf, GX, GY, GZ, AX, AY, AZ, dt);
 8001424:	eddb 2a00 	vldr	s5, [fp]
 8001428:	ed9a 2a00 	vldr	s4, [sl]
 800142c:	edd9 1a00 	vldr	s3, [r9]
 8001430:	ed98 1a00 	vldr	s2, [r8]
 8001434:	edd7 0a00 	vldr	s1, [r7]
 8001438:	ed96 0a00 	vldr	s0, [r6]
 800143c:	eeb0 3a48 	vmov.f32	s6, s16
 8001440:	4620      	mov	r0, r4
 8001442:	f001 fd1f 	bl	8002e84 <Complementary_Update>
		float roll  = Complementary_Get_Roll(&cf);
 8001446:	4620      	mov	r0, r4
 8001448:	f001 fd98 	bl	8002f7c <Complementary_Get_Roll>
		float pitch = Complementary_Get_Pitch(&cf);
 800144c:	4620      	mov	r0, r4
		float roll  = Complementary_Get_Roll(&cf);
 800144e:	ee10 5a10 	vmov	r5, s0
		float pitch = Complementary_Get_Pitch(&cf);
 8001452:	f001 fd9d 	bl	8002f90 <Complementary_Get_Pitch>
		printf("roll: %.2f \n", roll);
 8001456:	4628      	mov	r0, r5
		float pitch = Complementary_Get_Pitch(&cf);
 8001458:	ee10 5a10 	vmov	r5, s0
		printf("roll: %.2f \n", roll);
 800145c:	f7ff f87c 	bl	8000558 <__aeabi_f2d>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <StartReadRawDataTask+0xb4>)
 8001466:	f003 fad5 	bl	8004a14 <iprintf>
		printf("pitch: %.2f \n", pitch);
 800146a:	4628      	mov	r0, r5
 800146c:	f7ff f874 	bl	8000558 <__aeabi_f2d>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4808      	ldr	r0, [pc, #32]	@ (8001498 <StartReadRawDataTask+0xb8>)
 8001476:	f003 facd 	bl	8004a14 <iprintf>
		osDelay(1);
 800147a:	2001      	movs	r0, #1
 800147c:	f001 fdc8 	bl	8003010 <osDelay>
	for(;;)
 8001480:	e7c4      	b.n	800140c <StartReadRawDataTask+0x2c>
 8001482:	bf00      	nop
 8001484:	200004bc 	.word	0x200004bc
 8001488:	200004a4 	.word	0x200004a4
 800148c:	200004a8 	.word	0x200004a8
 8001490:	00000000 	.word	0x00000000
 8001494:	08007e24 	.word	0x08007e24
 8001498:	08007e34 	.word	0x08007e34
 800149c:	200004a0 	.word	0x200004a0
 80014a0:	20000494 	.word	0x20000494
 80014a4:	20000498 	.word	0x20000498
 80014a8:	2000049c 	.word	0x2000049c

080014ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ac:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <HAL_MspInit+0x3c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	9200      	str	r2, [sp, #0]
 80014b4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80014b6:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80014ba:	6459      	str	r1, [r3, #68]	@ 0x44
 80014bc:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014be:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 80014c2:	9000      	str	r0, [sp, #0]
 80014c4:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c6:	9201      	str	r2, [sp, #4]
 80014c8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80014ca:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80014ce:	6418      	str	r0, [r3, #64]	@ 0x40
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d6:	9301      	str	r3, [sp, #4]
 80014d8:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014da:	210f      	movs	r1, #15
 80014dc:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e0:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014e2:	f000 b971 	b.w	80017c8 <HAL_NVIC_SetPriority>
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	00000000 	.word	0x00000000

080014f0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014f0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 80014f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <HAL_SPI_MspInit+0x70>)
 80014f4:	6801      	ldr	r1, [r0, #0]
{
 80014f6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 80014fa:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001500:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001504:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 8001506:	d001      	beq.n	800150c <HAL_SPI_MspInit+0x1c>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001508:	b008      	add	sp, #32
 800150a:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800150c:	f502 3284 	add.w	r2, r2, #67584	@ 0x10800
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 8001514:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 8001518:	6450      	str	r0, [r2, #68]	@ 0x44
 800151a:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 800151c:	f400 5080 	and.w	r0, r0, #4096	@ 0x1000
 8001520:	9000      	str	r0, [sp, #0]
 8001522:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	480e      	ldr	r0, [pc, #56]	@ (8001564 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001530:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001532:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8001558 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153c:	2203      	movs	r2, #3
 800153e:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001542:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001546:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	f000 f986 	bl	800185c <HAL_GPIO_Init>
}
 8001550:	b008      	add	sp, #32
 8001552:	bd10      	pop	{r4, pc}
 8001554:	f3af 8000 	nop.w
 8001558:	000000e0 	.word	0x000000e0
 800155c:	00000002 	.word	0x00000002
 8001560:	40013000 	.word	0x40013000
 8001564:	40020000 	.word	0x40020000

08001568 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b570      	push	{r4, r5, r6, lr}
 800156a:	b088      	sub	sp, #32
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 800156c:	2500      	movs	r5, #0
 800156e:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <HAL_InitTick+0x84>)
 8001570:	9502      	str	r5, [sp, #8]
 8001572:	6c5a      	ldr	r2, [r3, #68]	@ 0x44

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001574:	4c1e      	ldr	r4, [pc, #120]	@ (80015f0 <HAL_InitTick+0x88>)
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001576:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800157a:	645a      	str	r2, [r3, #68]	@ 0x44
 800157c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001582:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001584:	9302      	str	r3, [sp, #8]
{
 8001586:	4606      	mov	r6, r0
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001588:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM10_CLK_ENABLE();
 800158a:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800158c:	f000 fd28 	bl	8001fe0 <HAL_RCC_GetClockConfig>
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001590:	f000 fd16 	bl	8001fc0 <HAL_RCC_GetPCLK2Freq>
  htim10.Instance = TIM10;
 8001594:	4a17      	ldr	r2, [pc, #92]	@ (80015f4 <HAL_InitTick+0x8c>)
 8001596:	6022      	str	r2, [r4, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8001598:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800159c:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800159e:	4a16      	ldr	r2, [pc, #88]	@ (80015f8 <HAL_InitTick+0x90>)
  htim10.Init.Prescaler = uwPrescalerValue;
  htim10.Init.ClockDivision = 0;
 80015a0:	6125      	str	r5, [r4, #16]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015a2:	fba2 2300 	umull	r2, r3, r2, r0
 80015a6:	0c9b      	lsrs	r3, r3, #18
 80015a8:	3b01      	subs	r3, #1
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim10);
 80015aa:	4620      	mov	r0, r4
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ac:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b0:	61a5      	str	r5, [r4, #24]
  status = HAL_TIM_Base_Init(&htim10);
 80015b2:	f001 fa41 	bl	8002a38 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80015b6:	4605      	mov	r5, r0
 80015b8:	b110      	cbz	r0, 80015c0 <HAL_InitTick+0x58>
    }
  }

 /* Return function status */
  return status;
}
 80015ba:	4628      	mov	r0, r5
 80015bc:	b008      	add	sp, #32
 80015be:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_TIM_Base_Start_IT(&htim10);
 80015c0:	4620      	mov	r0, r4
 80015c2:	f001 f911 	bl	80027e8 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80015c6:	4605      	mov	r5, r0
 80015c8:	2800      	cmp	r0, #0
 80015ca:	d1f6      	bne.n	80015ba <HAL_InitTick+0x52>
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80015cc:	2019      	movs	r0, #25
 80015ce:	f000 f937 	bl	8001840 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015d2:	2e0f      	cmp	r6, #15
 80015d4:	d901      	bls.n	80015da <HAL_InitTick+0x72>
        status = HAL_ERROR;
 80015d6:	2501      	movs	r5, #1
 80015d8:	e7ef      	b.n	80015ba <HAL_InitTick+0x52>
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80015da:	462a      	mov	r2, r5
 80015dc:	4631      	mov	r1, r6
 80015de:	2019      	movs	r0, #25
 80015e0:	f000 f8f2 	bl	80017c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015e4:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <HAL_InitTick+0x94>)
 80015e6:	601e      	str	r6, [r3, #0]
 80015e8:	e7e7      	b.n	80015ba <HAL_InitTick+0x52>
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	20000550 	.word	0x20000550
 80015f4:	40014400 	.word	0x40014400
 80015f8:	431bde83 	.word	0x431bde83
 80015fc:	20000008 	.word	0x20000008

08001600 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001600:	e7fe      	b.n	8001600 <NMI_Handler>
 8001602:	bf00      	nop

08001604 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <HardFault_Handler>
 8001606:	bf00      	nop

08001608 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001608:	e7fe      	b.n	8001608 <MemManage_Handler>
 800160a:	bf00      	nop

0800160c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <BusFault_Handler>
 800160e:	bf00      	nop

08001610 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <UsageFault_Handler>
 8001612:	bf00      	nop

08001614 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop

08001618 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001618:	4801      	ldr	r0, [pc, #4]	@ (8001620 <TIM1_UP_TIM10_IRQHandler+0x8>)
 800161a:	f001 b91f 	b.w	800285c <HAL_TIM_IRQHandler>
 800161e:	bf00      	nop
 8001620:	20000550 	.word	0x20000550

08001624 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001624:	2001      	movs	r0, #1
 8001626:	4770      	bx	lr

08001628 <_kill>:

int _kill(int pid, int sig)
{
 8001628:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800162a:	f003 faf9 	bl	8004c20 <__errno>
 800162e:	2316      	movs	r3, #22
 8001630:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001632:	f04f 30ff 	mov.w	r0, #4294967295
 8001636:	bd08      	pop	{r3, pc}

08001638 <_exit>:

void _exit (int status)
{
 8001638:	b508      	push	{r3, lr}
  errno = EINVAL;
 800163a:	f003 faf1 	bl	8004c20 <__errno>
 800163e:	2316      	movs	r3, #22
 8001640:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001642:	e7fe      	b.n	8001642 <_exit+0xa>

08001644 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001644:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	1e16      	subs	r6, r2, #0
 8001648:	dd07      	ble.n	800165a <_read+0x16>
 800164a:	460c      	mov	r4, r1
 800164c:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 800164e:	f3af 8000 	nop.w
 8001652:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001656:	42a5      	cmp	r5, r4
 8001658:	d1f9      	bne.n	800164e <_read+0xa>
  }

  return len;
}
 800165a:	4630      	mov	r0, r6
 800165c:	bd70      	pop	{r4, r5, r6, pc}
 800165e:	bf00      	nop

08001660 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001660:	f04f 30ff 	mov.w	r0, #4294967295
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop

08001668 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800166c:	604b      	str	r3, [r1, #4]
  return 0;
}
 800166e:	2000      	movs	r0, #0
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop

08001674 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001674:	2001      	movs	r0, #1
 8001676:	4770      	bx	lr

08001678 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001678:	2000      	movs	r0, #0
 800167a:	4770      	bx	lr

0800167c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800167e:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001680:	680b      	ldr	r3, [r1, #0]
{
 8001682:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001684:	4c0c      	ldr	r4, [pc, #48]	@ (80016b8 <_sbrk+0x3c>)
 8001686:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001688:	b12b      	cbz	r3, 8001696 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800168a:	4418      	add	r0, r3
 800168c:	4290      	cmp	r0, r2
 800168e:	d807      	bhi.n	80016a0 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001690:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001692:	4618      	mov	r0, r3
 8001694:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001696:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <_sbrk+0x40>)
 8001698:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800169a:	4418      	add	r0, r3
 800169c:	4290      	cmp	r0, r2
 800169e:	d9f7      	bls.n	8001690 <_sbrk+0x14>
    errno = ENOMEM;
 80016a0:	f003 fabe 	bl	8004c20 <__errno>
 80016a4:	230c      	movs	r3, #12
 80016a6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	bd10      	pop	{r4, pc}
 80016b0:	20000598 	.word	0x20000598
 80016b4:	20020000 	.word	0x20020000
 80016b8:	00000400 	.word	0x00000400
 80016bc:	20002b70 	.word	0x20002b70

080016c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016c0:	4a03      	ldr	r2, [pc, #12]	@ (80016d0 <SystemInit+0x10>)
 80016c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80016c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016ce:	4770      	bx	lr
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80016d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800170c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016d8:	f7ff fff2 	bl	80016c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	@ (8001710 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	@ (8001714 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001718 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001720 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001702:	f003 fa93 	bl	8004c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001706:	f7ff fd8f 	bl	8001228 <main>
  bx  lr    
 800170a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800170c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001714:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001718:	08008700 	.word	0x08008700
  ldr r2, =_sbss
 800171c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001720:	20002b6c 	.word	0x20002b6c

08001724 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC_IRQHandler>
	...

08001728 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001728:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800172a:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <HAL_Init+0x30>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001732:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800173a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001742:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001744:	2003      	movs	r0, #3
 8001746:	f000 f82d 	bl	80017a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800174a:	200f      	movs	r0, #15
 800174c:	f7ff ff0c 	bl	8001568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001750:	f7ff feac 	bl	80014ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001754:	2000      	movs	r0, #0
 8001756:	bd08      	pop	{r3, pc}
 8001758:	40023c00 	.word	0x40023c00

0800175c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800175c:	4a03      	ldr	r2, [pc, #12]	@ (800176c <HAL_IncTick+0x10>)
 800175e:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <HAL_IncTick+0x14>)
 8001760:	6811      	ldr	r1, [r2, #0]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	440b      	add	r3, r1
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	2000059c 	.word	0x2000059c
 8001770:	20000004 	.word	0x20000004

08001774 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001774:	4b01      	ldr	r3, [pc, #4]	@ (800177c <HAL_GetTick+0x8>)
 8001776:	6818      	ldr	r0, [r3, #0]
}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	2000059c 	.word	0x2000059c

08001780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001780:	b538      	push	{r3, r4, r5, lr}
 8001782:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff fff6 	bl	8001774 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001788:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800178a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800178c:	d002      	beq.n	8001794 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800178e:	4b04      	ldr	r3, [pc, #16]	@ (80017a0 <HAL_Delay+0x20>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001794:	f7ff ffee 	bl	8001774 <HAL_GetTick>
 8001798:	1b40      	subs	r0, r0, r5
 800179a:	42a0      	cmp	r0, r4
 800179c:	d3fa      	bcc.n	8001794 <HAL_Delay+0x14>
  {
  }
}
 800179e:	bd38      	pop	{r3, r4, r5, pc}
 80017a0:	20000004 	.word	0x20000004

080017a4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a4:	4907      	ldr	r1, [pc, #28]	@ (80017c4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80017a6:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a8:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017aa:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b2:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017b4:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b6:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80017be:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001838 <HAL_NVIC_SetPriority+0x70>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017d0:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017d2:	f1c3 0e07 	rsb	lr, r3, #7
 80017d6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017da:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017de:	bf28      	it	cs
 80017e0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017e4:	f1bc 0f06 	cmp.w	ip, #6
 80017e8:	d91c      	bls.n	8001824 <HAL_NVIC_SetPriority+0x5c>
 80017ea:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295
 80017f2:	fa03 f30c 	lsl.w	r3, r3, ip
 80017f6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fa:	f04f 33ff 	mov.w	r3, #4294967295
 80017fe:	fa03 f30e 	lsl.w	r3, r3, lr
 8001802:	ea21 0303 	bic.w	r3, r1, r3
 8001806:	fa03 f30c 	lsl.w	r3, r3, ip
 800180a:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180c:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800180e:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001812:	db0a      	blt.n	800182a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001814:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001818:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800181c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001820:	f85d fb04 	ldr.w	pc, [sp], #4
 8001824:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001826:	4694      	mov	ip, r2
 8001828:	e7e7      	b.n	80017fa <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182a:	4a04      	ldr	r2, [pc, #16]	@ (800183c <HAL_NVIC_SetPriority+0x74>)
 800182c:	f000 000f 	and.w	r0, r0, #15
 8001830:	4402      	add	r2, r0
 8001832:	7613      	strb	r3, [r2, #24]
 8001834:	f85d fb04 	ldr.w	pc, [sp], #4
 8001838:	e000ed00 	.word	0xe000ed00
 800183c:	e000ecfc 	.word	0xe000ecfc

08001840 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001840:	2800      	cmp	r0, #0
 8001842:	db07      	blt.n	8001854 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001844:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <HAL_NVIC_EnableIRQ+0x18>)
 8001846:	0941      	lsrs	r1, r0, #5
 8001848:	2301      	movs	r3, #1
 800184a:	f000 001f 	and.w	r0, r0, #31
 800184e:	4083      	lsls	r3, r0
 8001850:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	e000e100 	.word	0xe000e100

0800185c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800185c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001860:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001862:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001864:	f8df a1c8 	ldr.w	sl, [pc, #456]	@ 8001a30 <HAL_GPIO_Init+0x1d4>
{
 8001868:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 800186a:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800186e:	4689      	mov	r9, r1
 8001870:	e002      	b.n	8001878 <HAL_GPIO_Init+0x1c>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001872:	3301      	adds	r3, #1
 8001874:	2b10      	cmp	r3, #16
 8001876:	d07d      	beq.n	8001974 <HAL_GPIO_Init+0x118>
    ioposition = 0x01U << position;
 8001878:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800187c:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8001880:	43a2      	bics	r2, r4
 8001882:	d1f6      	bne.n	8001872 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001884:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8001888:	f001 0c03 	and.w	ip, r1, #3
 800188c:	005a      	lsls	r2, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800188e:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001890:	f10c 36ff 	add.w	r6, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001894:	4095      	lsls	r5, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001896:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001898:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800189c:	d96d      	bls.n	800197a <HAL_GPIO_Init+0x11e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800189e:	f1bc 0f03 	cmp.w	ip, #3
 80018a2:	f040 80b4 	bne.w	8001a0e <HAL_GPIO_Init+0x1b2>
      temp = GPIOx->MODER;
 80018a6:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018a8:	fa0c f202 	lsl.w	r2, ip, r2
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018ac:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018ae:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018b0:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80018b4:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018b6:	d0dc      	beq.n	8001872 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b8:	2200      	movs	r2, #0
 80018ba:	9203      	str	r2, [sp, #12]
 80018bc:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80018c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80018c4:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80018c8:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80018cc:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80018d0:	9203      	str	r2, [sp, #12]
 80018d2:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80018d4:	f023 0203 	bic.w	r2, r3, #3
 80018d8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018dc:	f003 0603 	and.w	r6, r3, #3
 80018e0:	270f      	movs	r7, #15
 80018e2:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 80018e6:	00b6      	lsls	r6, r6, #2
 80018e8:	fa07 fc06 	lsl.w	ip, r7, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ec:	4f4d      	ldr	r7, [pc, #308]	@ (8001a24 <HAL_GPIO_Init+0x1c8>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80018ee:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018f0:	42b8      	cmp	r0, r7
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018f2:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018f6:	d015      	beq.n	8001924 <HAL_GPIO_Init+0xc8>
 80018f8:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80018fc:	42b8      	cmp	r0, r7
 80018fe:	d074      	beq.n	80019ea <HAL_GPIO_Init+0x18e>
 8001900:	4f49      	ldr	r7, [pc, #292]	@ (8001a28 <HAL_GPIO_Init+0x1cc>)
 8001902:	42b8      	cmp	r0, r7
 8001904:	d077      	beq.n	80019f6 <HAL_GPIO_Init+0x19a>
 8001906:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8001a34 <HAL_GPIO_Init+0x1d8>
 800190a:	4560      	cmp	r0, ip
 800190c:	d079      	beq.n	8001a02 <HAL_GPIO_Init+0x1a6>
 800190e:	f8df c128 	ldr.w	ip, [pc, #296]	@ 8001a38 <HAL_GPIO_Init+0x1dc>
 8001912:	4560      	cmp	r0, ip
 8001914:	bf0c      	ite	eq
 8001916:	f04f 0c04 	moveq.w	ip, #4
 800191a:	f04f 0c07 	movne.w	ip, #7
 800191e:	fa0c f606 	lsl.w	r6, ip, r6
 8001922:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001924:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001926:	4a41      	ldr	r2, [pc, #260]	@ (8001a2c <HAL_GPIO_Init+0x1d0>)
 8001928:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800192a:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 800192c:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001930:	4e3e      	ldr	r6, [pc, #248]	@ (8001a2c <HAL_GPIO_Init+0x1d0>)
        temp &= ~((uint32_t)iocurrent);
 8001932:	bf54      	ite	pl
 8001934:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001936:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 800193a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 800193c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800193e:	4e3b      	ldr	r6, [pc, #236]	@ (8001a2c <HAL_GPIO_Init+0x1d0>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001940:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8001942:	bf54      	ite	pl
 8001944:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001946:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 800194a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 800194c:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800194e:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001950:	4e36      	ldr	r6, [pc, #216]	@ (8001a2c <HAL_GPIO_Init+0x1d0>)
        temp &= ~((uint32_t)iocurrent);
 8001952:	bf54      	ite	pl
 8001954:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001956:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 800195a:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800195c:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800195e:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001960:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001964:	4931      	ldr	r1, [pc, #196]	@ (8001a2c <HAL_GPIO_Init+0x1d0>)
        temp &= ~((uint32_t)iocurrent);
 8001966:	bf54      	ite	pl
 8001968:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800196a:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800196e:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8001970:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001972:	d181      	bne.n	8001878 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001974:	b005      	add	sp, #20
 8001976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800197a:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800197c:	ea06 0e05 	and.w	lr, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001980:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8001984:	4096      	lsls	r6, r2
 8001986:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 800198a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800198c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800198e:	ea26 0e08 	bic.w	lr, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001992:	f3c1 1600 	ubfx	r6, r1, #4, #1
 8001996:	409e      	lsls	r6, r3
 8001998:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 800199c:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 800199e:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019a0:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019a4:	f8d9 6008 	ldr.w	r6, [r9, #8]
 80019a8:	4096      	lsls	r6, r2
 80019aa:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ae:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 80019b2:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019b4:	f47f af77 	bne.w	80018a6 <HAL_GPIO_Init+0x4a>
        temp = GPIOx->AFR[position >> 3U];
 80019b8:	08de      	lsrs	r6, r3, #3
 80019ba:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80019be:	9601      	str	r6, [sp, #4]
 80019c0:	6a37      	ldr	r7, [r6, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019c2:	f8d9 6010 	ldr.w	r6, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 80019c6:	9700      	str	r7, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019c8:	f003 0e07 	and.w	lr, r3, #7
 80019cc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80019d0:	270f      	movs	r7, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019d2:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019d6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80019da:	9f00      	ldr	r7, [sp, #0]
 80019dc:	ea27 0e0e 	bic.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80019e0:	9f01      	ldr	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019e2:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 80019e6:	623e      	str	r6, [r7, #32]
 80019e8:	e75d      	b.n	80018a6 <HAL_GPIO_Init+0x4a>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ea:	f04f 0c01 	mov.w	ip, #1
 80019ee:	fa0c f606 	lsl.w	r6, ip, r6
 80019f2:	4335      	orrs	r5, r6
 80019f4:	e796      	b.n	8001924 <HAL_GPIO_Init+0xc8>
 80019f6:	f04f 0c02 	mov.w	ip, #2
 80019fa:	fa0c f606 	lsl.w	r6, ip, r6
 80019fe:	4335      	orrs	r5, r6
 8001a00:	e790      	b.n	8001924 <HAL_GPIO_Init+0xc8>
 8001a02:	f04f 0c03 	mov.w	ip, #3
 8001a06:	fa0c f606 	lsl.w	r6, ip, r6
 8001a0a:	4335      	orrs	r5, r6
 8001a0c:	e78a      	b.n	8001924 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->PUPDR;
 8001a0e:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a10:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a14:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8001a18:	4096      	lsls	r6, r2
 8001a1a:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->PUPDR = temp;
 8001a1e:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a20:	e741      	b.n	80018a6 <HAL_GPIO_Init+0x4a>
 8001a22:	bf00      	nop
 8001a24:	40020000 	.word	0x40020000
 8001a28:	40020800 	.word	0x40020800
 8001a2c:	40013c00 	.word	0x40013c00
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020c00 	.word	0x40020c00
 8001a38:	40021000 	.word	0x40021000

08001a3c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a3c:	b902      	cbnz	r2, 8001a40 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a3e:	0409      	lsls	r1, r1, #16
 8001a40:	6181      	str	r1, [r0, #24]
  }
}
 8001a42:	4770      	bx	lr

08001a44 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a44:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a46:	ea01 0203 	and.w	r2, r1, r3
 8001a4a:	ea21 0103 	bic.w	r1, r1, r3
 8001a4e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001a52:	6181      	str	r1, [r0, #24]
}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop

08001a58 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a58:	2800      	cmp	r0, #0
 8001a5a:	f000 81d8 	beq.w	8001e0e <HAL_RCC_OscConfig+0x3b6>
{
 8001a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a62:	6803      	ldr	r3, [r0, #0]
 8001a64:	07dd      	lsls	r5, r3, #31
{
 8001a66:	b082      	sub	sp, #8
 8001a68:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a6a:	d52f      	bpl.n	8001acc <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a6c:	499d      	ldr	r1, [pc, #628]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001a6e:	688a      	ldr	r2, [r1, #8]
 8001a70:	f002 020c 	and.w	r2, r2, #12
 8001a74:	2a04      	cmp	r2, #4
 8001a76:	f000 80ec 	beq.w	8001c52 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a7a:	688a      	ldr	r2, [r1, #8]
 8001a7c:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a80:	2a08      	cmp	r2, #8
 8001a82:	f000 80e2 	beq.w	8001c4a <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a86:	6863      	ldr	r3, [r4, #4]
 8001a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a8c:	f000 80eb 	beq.w	8001c66 <HAL_RCC_OscConfig+0x20e>
 8001a90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a94:	f000 8173 	beq.w	8001d7e <HAL_RCC_OscConfig+0x326>
 8001a98:	4d92      	ldr	r5, [pc, #584]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001a9a:	682a      	ldr	r2, [r5, #0]
 8001a9c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001aa0:	602a      	str	r2, [r5, #0]
 8001aa2:	682a      	ldr	r2, [r5, #0]
 8001aa4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001aa8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f040 80e0 	bne.w	8001c70 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fe60 	bl	8001774 <HAL_GetTick>
 8001ab4:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ab6:	e005      	b.n	8001ac4 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab8:	f7ff fe5c 	bl	8001774 <HAL_GetTick>
 8001abc:	1b80      	subs	r0, r0, r6
 8001abe:	2864      	cmp	r0, #100	@ 0x64
 8001ac0:	f200 8100 	bhi.w	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac4:	682b      	ldr	r3, [r5, #0]
 8001ac6:	039f      	lsls	r7, r3, #14
 8001ac8:	d4f6      	bmi.n	8001ab8 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aca:	6823      	ldr	r3, [r4, #0]
 8001acc:	079d      	lsls	r5, r3, #30
 8001ace:	d528      	bpl.n	8001b22 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ad0:	4a84      	ldr	r2, [pc, #528]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001ad2:	6891      	ldr	r1, [r2, #8]
 8001ad4:	f011 0f0c 	tst.w	r1, #12
 8001ad8:	f000 809b 	beq.w	8001c12 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001adc:	6891      	ldr	r1, [r2, #8]
 8001ade:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ae2:	2908      	cmp	r1, #8
 8001ae4:	f000 8091 	beq.w	8001c0a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ae8:	68e3      	ldr	r3, [r4, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f000 810c 	beq.w	8001d08 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af0:	4b7d      	ldr	r3, [pc, #500]	@ (8001ce8 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af2:	4e7c      	ldr	r6, [pc, #496]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8001af4:	2201      	movs	r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001af8:	f7ff fe3c 	bl	8001774 <HAL_GetTick>
 8001afc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afe:	e005      	b.n	8001b0c <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b00:	f7ff fe38 	bl	8001774 <HAL_GetTick>
 8001b04:	1b40      	subs	r0, r0, r5
 8001b06:	2802      	cmp	r0, #2
 8001b08:	f200 80dc 	bhi.w	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b0c:	6833      	ldr	r3, [r6, #0]
 8001b0e:	079f      	lsls	r7, r3, #30
 8001b10:	d5f6      	bpl.n	8001b00 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b12:	6833      	ldr	r3, [r6, #0]
 8001b14:	6922      	ldr	r2, [r4, #16]
 8001b16:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001b1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b1e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b20:	6823      	ldr	r3, [r4, #0]
 8001b22:	071a      	lsls	r2, r3, #28
 8001b24:	d45c      	bmi.n	8001be0 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b26:	075d      	lsls	r5, r3, #29
 8001b28:	d53a      	bpl.n	8001ba0 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b2a:	4a6e      	ldr	r2, [pc, #440]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001b2c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001b2e:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8001b32:	f040 8088 	bne.w	8001c46 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b36:	9301      	str	r3, [sp, #4]
 8001b38:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b40:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001b4a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b4c:	4e67      	ldr	r6, [pc, #412]	@ (8001cec <HAL_RCC_OscConfig+0x294>)
 8001b4e:	6833      	ldr	r3, [r6, #0]
 8001b50:	05d8      	lsls	r0, r3, #23
 8001b52:	f140 80a7 	bpl.w	8001ca4 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b56:	68a3      	ldr	r3, [r4, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	f000 80b7 	beq.w	8001ccc <HAL_RCC_OscConfig+0x274>
 8001b5e:	2b05      	cmp	r3, #5
 8001b60:	f000 811d 	beq.w	8001d9e <HAL_RCC_OscConfig+0x346>
 8001b64:	4e5f      	ldr	r6, [pc, #380]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001b66:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8001b68:	f022 0201 	bic.w	r2, r2, #1
 8001b6c:	6732      	str	r2, [r6, #112]	@ 0x70
 8001b6e:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8001b70:	f022 0204 	bic.w	r2, r2, #4
 8001b74:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f040 80ad 	bne.w	8001cd6 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7c:	f7ff fdfa 	bl	8001774 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b80:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001b84:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b86:	e005      	b.n	8001b94 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b88:	f7ff fdf4 	bl	8001774 <HAL_GetTick>
 8001b8c:	1bc0      	subs	r0, r0, r7
 8001b8e:	4540      	cmp	r0, r8
 8001b90:	f200 8098 	bhi.w	8001cc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b94:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001b96:	079b      	lsls	r3, r3, #30
 8001b98:	d4f6      	bmi.n	8001b88 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b9a:	2d00      	cmp	r5, #0
 8001b9c:	f040 80f9 	bne.w	8001d92 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba0:	69a3      	ldr	r3, [r4, #24]
 8001ba2:	b1cb      	cbz	r3, 8001bd8 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ba4:	4d4f      	ldr	r5, [pc, #316]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001ba6:	68aa      	ldr	r2, [r5, #8]
 8001ba8:	f002 020c 	and.w	r2, r2, #12
 8001bac:	2a08      	cmp	r2, #8
 8001bae:	f000 80bc 	beq.w	8001d2a <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bb2:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ce8 <HAL_RCC_OscConfig+0x290>)
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bbc:	f000 80f9 	beq.w	8001db2 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fdd8 	bl	8001774 <HAL_GetTick>
 8001bc4:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc6:	e004      	b.n	8001bd2 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bc8:	f7ff fdd4 	bl	8001774 <HAL_GetTick>
 8001bcc:	1b00      	subs	r0, r0, r4
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	d878      	bhi.n	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bd2:	682b      	ldr	r3, [r5, #0]
 8001bd4:	019b      	lsls	r3, r3, #6
 8001bd6:	d4f7      	bmi.n	8001bc8 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001bd8:	2000      	movs	r0, #0
}
 8001bda:	b002      	add	sp, #8
 8001bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001be0:	6963      	ldr	r3, [r4, #20]
 8001be2:	b1fb      	cbz	r3, 8001c24 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8001be4:	4b40      	ldr	r3, [pc, #256]	@ (8001ce8 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be6:	4e3f      	ldr	r6, [pc, #252]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8001be8:	2201      	movs	r2, #1
 8001bea:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001bee:	f7ff fdc1 	bl	8001774 <HAL_GetTick>
 8001bf2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf4:	e004      	b.n	8001c00 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf6:	f7ff fdbd 	bl	8001774 <HAL_GetTick>
 8001bfa:	1b40      	subs	r0, r0, r5
 8001bfc:	2802      	cmp	r0, #2
 8001bfe:	d861      	bhi.n	8001cc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c00:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001c02:	079b      	lsls	r3, r3, #30
 8001c04:	d5f7      	bpl.n	8001bf6 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	e78d      	b.n	8001b26 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c0a:	6852      	ldr	r2, [r2, #4]
 8001c0c:	0251      	lsls	r1, r2, #9
 8001c0e:	f53f af6b 	bmi.w	8001ae8 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c12:	4a34      	ldr	r2, [pc, #208]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	0792      	lsls	r2, r2, #30
 8001c18:	d538      	bpl.n	8001c8c <HAL_RCC_OscConfig+0x234>
 8001c1a:	68e2      	ldr	r2, [r4, #12]
 8001c1c:	2a01      	cmp	r2, #1
 8001c1e:	d035      	beq.n	8001c8c <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8001c20:	2001      	movs	r0, #1
 8001c22:	e7da      	b.n	8001bda <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8001c24:	4a30      	ldr	r2, [pc, #192]	@ (8001ce8 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c26:	4e2f      	ldr	r6, [pc, #188]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8001c28:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001c2c:	f7ff fda2 	bl	8001774 <HAL_GetTick>
 8001c30:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c32:	e004      	b.n	8001c3e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c34:	f7ff fd9e 	bl	8001774 <HAL_GetTick>
 8001c38:	1b40      	subs	r0, r0, r5
 8001c3a:	2802      	cmp	r0, #2
 8001c3c:	d842      	bhi.n	8001cc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c3e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001c40:	079f      	lsls	r7, r3, #30
 8001c42:	d4f7      	bmi.n	8001c34 <HAL_RCC_OscConfig+0x1dc>
 8001c44:	e7df      	b.n	8001c06 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8001c46:	2500      	movs	r5, #0
 8001c48:	e780      	b.n	8001b4c <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c4a:	684a      	ldr	r2, [r1, #4]
 8001c4c:	0251      	lsls	r1, r2, #9
 8001c4e:	f57f af1a 	bpl.w	8001a86 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c52:	4a24      	ldr	r2, [pc, #144]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001c54:	6812      	ldr	r2, [r2, #0]
 8001c56:	0392      	lsls	r2, r2, #14
 8001c58:	f57f af38 	bpl.w	8001acc <HAL_RCC_OscConfig+0x74>
 8001c5c:	6862      	ldr	r2, [r4, #4]
 8001c5e:	2a00      	cmp	r2, #0
 8001c60:	f47f af34 	bne.w	8001acc <HAL_RCC_OscConfig+0x74>
 8001c64:	e7dc      	b.n	8001c20 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c66:	4a1f      	ldr	r2, [pc, #124]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001c68:	6813      	ldr	r3, [r2, #0]
 8001c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c6e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c70:	f7ff fd80 	bl	8001774 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c74:	4e1b      	ldr	r6, [pc, #108]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001c76:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c78:	e004      	b.n	8001c84 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c7a:	f7ff fd7b 	bl	8001774 <HAL_GetTick>
 8001c7e:	1b40      	subs	r0, r0, r5
 8001c80:	2864      	cmp	r0, #100	@ 0x64
 8001c82:	d81f      	bhi.n	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c84:	6833      	ldr	r3, [r6, #0]
 8001c86:	039b      	lsls	r3, r3, #14
 8001c88:	d5f7      	bpl.n	8001c7a <HAL_RCC_OscConfig+0x222>
 8001c8a:	e71e      	b.n	8001aca <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8c:	4915      	ldr	r1, [pc, #84]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001c8e:	6920      	ldr	r0, [r4, #16]
 8001c90:	680a      	ldr	r2, [r1, #0]
 8001c92:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8001c96:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001c9a:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c9c:	071a      	lsls	r2, r3, #28
 8001c9e:	f57f af42 	bpl.w	8001b26 <HAL_RCC_OscConfig+0xce>
 8001ca2:	e79d      	b.n	8001be0 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ca4:	6833      	ldr	r3, [r6, #0]
 8001ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001caa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001cac:	f7ff fd62 	bl	8001774 <HAL_GetTick>
 8001cb0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb2:	6833      	ldr	r3, [r6, #0]
 8001cb4:	05d9      	lsls	r1, r3, #23
 8001cb6:	f53f af4e 	bmi.w	8001b56 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cba:	f7ff fd5b 	bl	8001774 <HAL_GetTick>
 8001cbe:	1bc0      	subs	r0, r0, r7
 8001cc0:	2802      	cmp	r0, #2
 8001cc2:	d9f6      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8001cc4:	2003      	movs	r0, #3
}
 8001cc6:	b002      	add	sp, #8
 8001cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ccc:	4a05      	ldr	r2, [pc, #20]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
 8001cce:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001cd6:	f7ff fd4d 	bl	8001774 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cda:	4f02      	ldr	r7, [pc, #8]	@ (8001ce4 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001cdc:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cde:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_OscConfig+0x2a2>
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	42470000 	.word	0x42470000
 8001cec:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf0:	f7ff fd40 	bl	8001774 <HAL_GetTick>
 8001cf4:	1b80      	subs	r0, r0, r6
 8001cf6:	4540      	cmp	r0, r8
 8001cf8:	d8e4      	bhi.n	8001cc4 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001cfc:	079a      	lsls	r2, r3, #30
 8001cfe:	d5f7      	bpl.n	8001cf0 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8001d00:	2d00      	cmp	r5, #0
 8001d02:	f43f af4d 	beq.w	8001ba0 <HAL_RCC_OscConfig+0x148>
 8001d06:	e044      	b.n	8001d92 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8001d08:	4a42      	ldr	r2, [pc, #264]	@ (8001e14 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	4e43      	ldr	r6, [pc, #268]	@ (8001e18 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8001d0c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d0e:	f7ff fd31 	bl	8001774 <HAL_GetTick>
 8001d12:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d14:	e004      	b.n	8001d20 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d16:	f7ff fd2d 	bl	8001774 <HAL_GetTick>
 8001d1a:	1b40      	subs	r0, r0, r5
 8001d1c:	2802      	cmp	r0, #2
 8001d1e:	d8d1      	bhi.n	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d20:	6833      	ldr	r3, [r6, #0]
 8001d22:	0799      	lsls	r1, r3, #30
 8001d24:	d4f7      	bmi.n	8001d16 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d26:	6823      	ldr	r3, [r4, #0]
 8001d28:	e6fb      	b.n	8001b22 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	f43f af78 	beq.w	8001c20 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8001d30:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d32:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d34:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d38:	4291      	cmp	r1, r2
 8001d3a:	f47f af71 	bne.w	8001c20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3e:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d40:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d44:	4291      	cmp	r1, r2
 8001d46:	f47f af6b 	bne.w	8001c20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d4a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001d4c:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001d50:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d52:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001d56:	f47f af63 	bne.w	8001c20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d5a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001d5c:	0852      	lsrs	r2, r2, #1
 8001d5e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001d62:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d64:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001d68:	f47f af5a 	bne.w	8001c20 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d6c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001d6e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d72:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001d76:	bf14      	ite	ne
 8001d78:	2001      	movne	r0, #1
 8001d7a:	2000      	moveq	r0, #0
 8001d7c:	e72d      	b.n	8001bda <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d7e:	4b26      	ldr	r3, [pc, #152]	@ (8001e18 <HAL_RCC_OscConfig+0x3c0>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d8e:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d90:	e76e      	b.n	8001c70 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d92:	4a21      	ldr	r2, [pc, #132]	@ (8001e18 <HAL_RCC_OscConfig+0x3c0>)
 8001d94:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9c:	e700      	b.n	8001ba0 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001e18 <HAL_RCC_OscConfig+0x3c0>)
 8001da0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001da2:	f042 0204 	orr.w	r2, r2, #4
 8001da6:	671a      	str	r2, [r3, #112]	@ 0x70
 8001da8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001daa:	f042 0201 	orr.w	r2, r2, #1
 8001dae:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001db0:	e791      	b.n	8001cd6 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8001db2:	f7ff fcdf 	bl	8001774 <HAL_GetTick>
 8001db6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db8:	e005      	b.n	8001dc6 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dba:	f7ff fcdb 	bl	8001774 <HAL_GetTick>
 8001dbe:	1b80      	subs	r0, r0, r6
 8001dc0:	2802      	cmp	r0, #2
 8001dc2:	f63f af7f 	bhi.w	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc6:	682b      	ldr	r3, [r5, #0]
 8001dc8:	0199      	lsls	r1, r3, #6
 8001dca:	d4f6      	bmi.n	8001dba <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dcc:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001dd0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001dd2:	430b      	orrs	r3, r1
 8001dd4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001dd8:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8001ddc:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001dde:	490d      	ldr	r1, [pc, #52]	@ (8001e14 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001de0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001de4:	3a01      	subs	r2, #1
 8001de6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001dea:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dec:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001dee:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001df0:	f7ff fcc0 	bl	8001774 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df4:	4d08      	ldr	r5, [pc, #32]	@ (8001e18 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8001df6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df8:	e005      	b.n	8001e06 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7ff fcbb 	bl	8001774 <HAL_GetTick>
 8001dfe:	1b00      	subs	r0, r0, r4
 8001e00:	2802      	cmp	r0, #2
 8001e02:	f63f af5f 	bhi.w	8001cc4 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e06:	682b      	ldr	r3, [r5, #0]
 8001e08:	019a      	lsls	r2, r3, #6
 8001e0a:	d5f6      	bpl.n	8001dfa <HAL_RCC_OscConfig+0x3a2>
 8001e0c:	e6e4      	b.n	8001bd8 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8001e0e:	2001      	movs	r0, #1
}
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	42470000 	.word	0x42470000
 8001e18:	40023800 	.word	0x40023800

08001e1c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e1c:	4916      	ldr	r1, [pc, #88]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8001e1e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e20:	688b      	ldr	r3, [r1, #8]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d01b      	beq.n	8001e62 <HAL_RCC_GetSysClockFreq+0x46>
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d001      	beq.n	8001e32 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e2e:	4813      	ldr	r0, [pc, #76]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001e30:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e32:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e34:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e36:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e38:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e3c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e40:	d111      	bne.n	8001e66 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e42:	480e      	ldr	r0, [pc, #56]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0x60>)
 8001e44:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001e48:	fba1 0100 	umull	r0, r1, r1, r0
 8001e4c:	f7fe ff04 	bl	8000c58 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001e50:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001e58:	3301      	adds	r3, #1
 8001e5a:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8001e5c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001e60:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e62:	4807      	ldr	r0, [pc, #28]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001e64:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e66:	4806      	ldr	r0, [pc, #24]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x64>)
 8001e68:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	fba1 0100 	umull	r0, r1, r1, r0
 8001e72:	f7fe fef1 	bl	8000c58 <__aeabi_uldivmod>
 8001e76:	e7eb      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0x34>
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	00f42400 	.word	0x00f42400
 8001e80:	007a1200 	.word	0x007a1200

08001e84 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001e84:	2800      	cmp	r0, #0
 8001e86:	f000 8087 	beq.w	8001f98 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e8a:	4a48      	ldr	r2, [pc, #288]	@ (8001fac <HAL_RCC_ClockConfig+0x128>)
 8001e8c:	6813      	ldr	r3, [r2, #0]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	428b      	cmp	r3, r1
{
 8001e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e98:	460d      	mov	r5, r1
 8001e9a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e9c:	d209      	bcs.n	8001eb2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9e:	b2cb      	uxtb	r3, r1
 8001ea0:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea2:	6813      	ldr	r3, [r2, #0]
 8001ea4:	f003 0307 	and.w	r3, r3, #7
 8001ea8:	428b      	cmp	r3, r1
 8001eaa:	d002      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001eac:	2001      	movs	r0, #1
}
 8001eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	0798      	lsls	r0, r3, #30
 8001eb6:	d514      	bpl.n	8001ee2 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb8:	0759      	lsls	r1, r3, #29
 8001eba:	d504      	bpl.n	8001ec6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ebc:	493c      	ldr	r1, [pc, #240]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001ebe:	688a      	ldr	r2, [r1, #8]
 8001ec0:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8001ec4:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec6:	071a      	lsls	r2, r3, #28
 8001ec8:	d504      	bpl.n	8001ed4 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eca:	4939      	ldr	r1, [pc, #228]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001ecc:	688a      	ldr	r2, [r1, #8]
 8001ece:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001ed2:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed4:	4936      	ldr	r1, [pc, #216]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001ed6:	68a0      	ldr	r0, [r4, #8]
 8001ed8:	688a      	ldr	r2, [r1, #8]
 8001eda:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001ede:	4302      	orrs	r2, r0
 8001ee0:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ee2:	07df      	lsls	r7, r3, #31
 8001ee4:	d521      	bpl.n	8001f2a <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee6:	6862      	ldr	r2, [r4, #4]
 8001ee8:	2a01      	cmp	r2, #1
 8001eea:	d057      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eec:	1e93      	subs	r3, r2, #2
 8001eee:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ef0:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ef4:	d94d      	bls.n	8001f92 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	0799      	lsls	r1, r3, #30
 8001ef8:	d5d8      	bpl.n	8001eac <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efa:	4e2d      	ldr	r6, [pc, #180]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001efc:	68b3      	ldr	r3, [r6, #8]
 8001efe:	f023 0303 	bic.w	r3, r3, #3
 8001f02:	4313      	orrs	r3, r2
 8001f04:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001f06:	f7ff fc35 	bl	8001774 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f0a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001f0e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f10:	e004      	b.n	8001f1c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f12:	f7ff fc2f 	bl	8001774 <HAL_GetTick>
 8001f16:	1bc0      	subs	r0, r0, r7
 8001f18:	4540      	cmp	r0, r8
 8001f1a:	d844      	bhi.n	8001fa6 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1c:	68b3      	ldr	r3, [r6, #8]
 8001f1e:	6862      	ldr	r2, [r4, #4]
 8001f20:	f003 030c 	and.w	r3, r3, #12
 8001f24:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f28:	d1f3      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f2a:	4a20      	ldr	r2, [pc, #128]	@ (8001fac <HAL_RCC_ClockConfig+0x128>)
 8001f2c:	6813      	ldr	r3, [r2, #0]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	42ab      	cmp	r3, r5
 8001f34:	d906      	bls.n	8001f44 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f36:	b2eb      	uxtb	r3, r5
 8001f38:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3a:	6813      	ldr	r3, [r2, #0]
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	42ab      	cmp	r3, r5
 8001f42:	d1b3      	bne.n	8001eac <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f44:	6823      	ldr	r3, [r4, #0]
 8001f46:	075a      	lsls	r2, r3, #29
 8001f48:	d506      	bpl.n	8001f58 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f4a:	4919      	ldr	r1, [pc, #100]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001f4c:	68e0      	ldr	r0, [r4, #12]
 8001f4e:	688a      	ldr	r2, [r1, #8]
 8001f50:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8001f54:	4302      	orrs	r2, r0
 8001f56:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f58:	071b      	lsls	r3, r3, #28
 8001f5a:	d507      	bpl.n	8001f6c <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f5c:	4a14      	ldr	r2, [pc, #80]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001f5e:	6921      	ldr	r1, [r4, #16]
 8001f60:	6893      	ldr	r3, [r2, #8]
 8001f62:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001f66:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f6a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f6c:	f7ff ff56 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8001f70:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001f72:	4c10      	ldr	r4, [pc, #64]	@ (8001fb4 <HAL_RCC_ClockConfig+0x130>)
 8001f74:	6892      	ldr	r2, [r2, #8]
 8001f76:	4910      	ldr	r1, [pc, #64]	@ (8001fb8 <HAL_RCC_ClockConfig+0x134>)
 8001f78:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8001f80:	480e      	ldr	r0, [pc, #56]	@ (8001fbc <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f82:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8001f84:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f86:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8001f88:	f7ff faee 	bl	8001568 <HAL_InitTick>
  return HAL_OK;
 8001f8c:	2000      	movs	r0, #0
}
 8001f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f92:	0198      	lsls	r0, r3, #6
 8001f94:	d4b1      	bmi.n	8001efa <HAL_RCC_ClockConfig+0x76>
 8001f96:	e789      	b.n	8001eac <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8001f98:	2001      	movs	r0, #1
}
 8001f9a:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9c:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <HAL_RCC_ClockConfig+0x12c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	039e      	lsls	r6, r3, #14
 8001fa2:	d4aa      	bmi.n	8001efa <HAL_RCC_ClockConfig+0x76>
 8001fa4:	e782      	b.n	8001eac <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8001fa6:	2003      	movs	r0, #3
 8001fa8:	e781      	b.n	8001eae <HAL_RCC_ClockConfig+0x2a>
 8001faa:	bf00      	nop
 8001fac:	40023c00 	.word	0x40023c00
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	08007f14 	.word	0x08007f14
 8001fb8:	20000000 	.word	0x20000000
 8001fbc:	20000008 	.word	0x20000008

08001fc0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8001fc2:	4905      	ldr	r1, [pc, #20]	@ (8001fd8 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	4a05      	ldr	r2, [pc, #20]	@ (8001fdc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001fc8:	6808      	ldr	r0, [r1, #0]
 8001fca:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001fce:	5cd3      	ldrb	r3, [r2, r3]
}
 8001fd0:	40d8      	lsrs	r0, r3
 8001fd2:	4770      	bx	lr
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	08007f0c 	.word	0x08007f0c

08001fe0 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800201c <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001fe2:	220f      	movs	r2, #15
{
 8001fe4:	b410      	push	{r4}
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001fe6:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fe8:	689a      	ldr	r2, [r3, #8]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fea:	4c0d      	ldr	r4, [pc, #52]	@ (8002020 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fec:	f002 0203 	and.w	r2, r2, #3
 8001ff0:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8001ff8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8002000:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	08db      	lsrs	r3, r3, #3
 8002006:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800200a:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800200c:	6823      	ldr	r3, [r4, #0]
}
 800200e:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	600b      	str	r3, [r1, #0]
}
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	40023c00 	.word	0x40023c00

08002024 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002028:	b083      	sub	sp, #12
 800202a:	461f      	mov	r7, r3
 800202c:	4614      	mov	r4, r2
 800202e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8002030:	460d      	mov	r5, r1
 8002032:	4680      	mov	r8, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002034:	f7ff fb9e 	bl	8001774 <HAL_GetTick>
 8002038:	443e      	add	r6, r7
 800203a:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 800203c:	f7ff fb9a 	bl	8001774 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002040:	4b2c      	ldr	r3, [pc, #176]	@ (80020f4 <SPI_WaitFlagStateUntilTimeout+0xd0>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	f3c2 32cb 	ubfx	r2, r2, #15, #12
 8002048:	fb06 f202 	mul.w	r2, r6, r2
  tmp_tickstart = HAL_GetTick();
 800204c:	4681      	mov	r9, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800204e:	9201      	str	r2, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002050:	f8d8 2000 	ldr.w	r2, [r8]
 8002054:	6893      	ldr	r3, [r2, #8]
 8002056:	ea35 0303 	bics.w	r3, r5, r3
 800205a:	bf0c      	ite	eq
 800205c:	2301      	moveq	r3, #1
 800205e:	2300      	movne	r3, #0
 8002060:	42a3      	cmp	r3, r4
 8002062:	d009      	beq.n	8002078 <SPI_WaitFlagStateUntilTimeout+0x54>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002064:	1c7b      	adds	r3, r7, #1
 8002066:	d10b      	bne.n	8002080 <SPI_WaitFlagStateUntilTimeout+0x5c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002068:	6893      	ldr	r3, [r2, #8]
 800206a:	ea35 0303 	bics.w	r3, r5, r3
 800206e:	bf0c      	ite	eq
 8002070:	2301      	moveq	r3, #1
 8002072:	2300      	movne	r3, #0
 8002074:	429c      	cmp	r4, r3
 8002076:	d1f7      	bne.n	8002068 <SPI_WaitFlagStateUntilTimeout+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 8002078:	2000      	movs	r0, #0
}
 800207a:	b003      	add	sp, #12
 800207c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002080:	f7ff fb78 	bl	8001774 <HAL_GetTick>
 8002084:	eba0 0009 	sub.w	r0, r0, r9
 8002088:	42b0      	cmp	r0, r6
 800208a:	d208      	bcs.n	800209e <SPI_WaitFlagStateUntilTimeout+0x7a>
      if (count == 0U)
 800208c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800208e:	2b00      	cmp	r3, #0
      count--;
 8002090:	9b01      	ldr	r3, [sp, #4]
 8002092:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8002096:	bf08      	it	eq
 8002098:	2600      	moveq	r6, #0
      count--;
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	e7d8      	b.n	8002050 <SPI_WaitFlagStateUntilTimeout+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800209e:	e9d8 3100 	ldrd	r3, r1, [r8]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020a2:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020a4:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80020ac:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020ae:	d014      	beq.n	80020da <SPI_WaitFlagStateUntilTimeout+0xb6>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020b0:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 80020b4:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80020b8:	d107      	bne.n	80020ca <SPI_WaitFlagStateUntilTimeout+0xa6>
          SPI_RESET_CRC(hspi);
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020c8:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80020ca:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80020cc:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80020ce:	f888 2051 	strb.w	r2, [r8, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80020d2:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
        return HAL_TIMEOUT;
 80020d6:	2003      	movs	r0, #3
 80020d8:	e7cf      	b.n	800207a <SPI_WaitFlagStateUntilTimeout+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020da:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80020de:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80020e2:	d002      	beq.n	80020ea <SPI_WaitFlagStateUntilTimeout+0xc6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020e4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80020e8:	d1e2      	bne.n	80020b0 <SPI_WaitFlagStateUntilTimeout+0x8c>
          __HAL_SPI_DISABLE(hspi);
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	e7dd      	b.n	80020b0 <SPI_WaitFlagStateUntilTimeout+0x8c>
 80020f4:	20000000 	.word	0x20000000

080020f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80020f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020fc:	b084      	sub	sp, #16
 80020fe:	460f      	mov	r7, r1
 8002100:	4690      	mov	r8, r2
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002102:	9200      	str	r2, [sp, #0]
 8002104:	460b      	mov	r3, r1
 8002106:	2201      	movs	r2, #1
 8002108:	2102      	movs	r1, #2
{
 800210a:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800210c:	f7ff ff8a 	bl	8002024 <SPI_WaitFlagStateUntilTimeout>
 8002110:	bb40      	cbnz	r0, 8002164 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002112:	4b19      	ldr	r3, [pc, #100]	@ (8002178 <SPI_EndRxTxTransaction+0x80>)
 8002114:	681d      	ldr	r5, [r3, #0]
 8002116:	4b19      	ldr	r3, [pc, #100]	@ (800217c <SPI_EndRxTxTransaction+0x84>)
 8002118:	fba3 3505 	umull	r3, r5, r3, r5
 800211c:	0d6d      	lsrs	r5, r5, #21
 800211e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002122:	fb03 f505 	mul.w	r5, r3, r5
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002126:	6863      	ldr	r3, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002128:	9503      	str	r5, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800212a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800212e:	4606      	mov	r6, r0
 8002130:	d107      	bne.n	8002142 <SPI_EndRxTxTransaction+0x4a>
 8002132:	e00d      	b.n	8002150 <SPI_EndRxTxTransaction+0x58>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8002134:	9b03      	ldr	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002136:	6821      	ldr	r1, [r4, #0]
      count--;
 8002138:	3b01      	subs	r3, #1
 800213a:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800213c:	688b      	ldr	r3, [r1, #8]
 800213e:	061b      	lsls	r3, r3, #24
 8002140:	d502      	bpl.n	8002148 <SPI_EndRxTxTransaction+0x50>
      if (count == 0U)
 8002142:	9b03      	ldr	r3, [sp, #12]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1f5      	bne.n	8002134 <SPI_EndRxTxTransaction+0x3c>
  }

  return HAL_OK;
}
 8002148:	4630      	mov	r0, r6
 800214a:	b004      	add	sp, #16
 800214c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002150:	4602      	mov	r2, r0
 8002152:	f8cd 8000 	str.w	r8, [sp]
 8002156:	463b      	mov	r3, r7
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	4620      	mov	r0, r4
 800215c:	f7ff ff62 	bl	8002024 <SPI_WaitFlagStateUntilTimeout>
 8002160:	2800      	cmp	r0, #0
 8002162:	d0f1      	beq.n	8002148 <SPI_EndRxTxTransaction+0x50>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002164:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002166:	2603      	movs	r6, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002168:	f043 0320 	orr.w	r3, r3, #32
}
 800216c:	4630      	mov	r0, r6
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800216e:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8002170:	b004      	add	sp, #16
 8002172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002176:	bf00      	nop
 8002178:	20000000 	.word	0x20000000
 800217c:	165e9f81 	.word	0x165e9f81

08002180 <SPI_EndRxTransaction>:
{
 8002180:	b530      	push	{r4, r5, lr}
 8002182:	460b      	mov	r3, r1
 8002184:	4611      	mov	r1, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002186:	6842      	ldr	r2, [r0, #4]
 8002188:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
{
 800218c:	b083      	sub	sp, #12
 800218e:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002190:	d008      	beq.n	80021a4 <SPI_EndRxTransaction+0x24>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002192:	9100      	str	r1, [sp, #0]
 8002194:	2200      	movs	r2, #0
 8002196:	2101      	movs	r1, #1
 8002198:	f7ff ff44 	bl	8002024 <SPI_WaitFlagStateUntilTimeout>
 800219c:	b988      	cbnz	r0, 80021c2 <SPI_EndRxTransaction+0x42>
  return HAL_OK;
 800219e:	2000      	movs	r0, #0
}
 80021a0:	b003      	add	sp, #12
 80021a2:	bd30      	pop	{r4, r5, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021a4:	6882      	ldr	r2, [r0, #8]
 80021a6:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80021aa:	d01e      	beq.n	80021ea <SPI_EndRxTransaction+0x6a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021ac:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80021b0:	d00e      	beq.n	80021d0 <SPI_EndRxTransaction+0x50>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021b2:	9100      	str	r1, [sp, #0]
 80021b4:	2200      	movs	r2, #0
 80021b6:	2180      	movs	r1, #128	@ 0x80
 80021b8:	4620      	mov	r0, r4
 80021ba:	f7ff ff33 	bl	8002024 <SPI_WaitFlagStateUntilTimeout>
 80021be:	2800      	cmp	r0, #0
 80021c0:	d0ed      	beq.n	800219e <SPI_EndRxTransaction+0x1e>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 80021c4:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021c6:	f043 0320 	orr.w	r3, r3, #32
 80021ca:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80021cc:	b003      	add	sp, #12
 80021ce:	bd30      	pop	{r4, r5, pc}
    __HAL_SPI_DISABLE(hspi);
 80021d0:	6805      	ldr	r5, [r0, #0]
 80021d2:	682a      	ldr	r2, [r5, #0]
 80021d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021d8:	602a      	str	r2, [r5, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80021da:	9100      	str	r1, [sp, #0]
 80021dc:	2200      	movs	r2, #0
 80021de:	2101      	movs	r1, #1
 80021e0:	f7ff ff20 	bl	8002024 <SPI_WaitFlagStateUntilTimeout>
 80021e4:	2800      	cmp	r0, #0
 80021e6:	d0da      	beq.n	800219e <SPI_EndRxTransaction+0x1e>
 80021e8:	e7eb      	b.n	80021c2 <SPI_EndRxTransaction+0x42>
    __HAL_SPI_DISABLE(hspi);
 80021ea:	6800      	ldr	r0, [r0, #0]
 80021ec:	6802      	ldr	r2, [r0, #0]
 80021ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021f2:	6002      	str	r2, [r0, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80021f4:	e7dd      	b.n	80021b2 <SPI_EndRxTransaction+0x32>
 80021f6:	bf00      	nop

080021f8 <HAL_SPI_Init>:
  if (hspi == NULL)
 80021f8:	2800      	cmp	r0, #0
 80021fa:	d05c      	beq.n	80022b6 <HAL_SPI_Init+0xbe>
{
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002200:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8002202:	2800      	cmp	r0, #0
 8002204:	d047      	beq.n	8002296 <HAL_SPI_Init+0x9e>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800220c:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002210:	2200      	movs	r2, #0
 8002212:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002214:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8002218:	2b00      	cmp	r3, #0
 800221a:	d042      	beq.n	80022a2 <HAL_SPI_Init+0xaa>
 800221c:	4694      	mov	ip, r2
  __HAL_SPI_DISABLE(hspi);
 800221e:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002220:	68a5      	ldr	r5, [r4, #8]
 8002222:	69a2      	ldr	r2, [r4, #24]
 8002224:	6a26      	ldr	r6, [r4, #32]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002226:	2302      	movs	r3, #2
 8002228:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 800222c:	680b      	ldr	r3, [r1, #0]
 800222e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002232:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002234:	6863      	ldr	r3, [r4, #4]
 8002236:	f405 4504 	and.w	r5, r5, #33792	@ 0x8400
 800223a:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 800223e:	432b      	orrs	r3, r5
 8002240:	68e5      	ldr	r5, [r4, #12]
 8002242:	f405 6500 	and.w	r5, r5, #2048	@ 0x800
 8002246:	432b      	orrs	r3, r5
 8002248:	6925      	ldr	r5, [r4, #16]
 800224a:	f005 0502 	and.w	r5, r5, #2
 800224e:	432b      	orrs	r3, r5
 8002250:	6965      	ldr	r5, [r4, #20]
 8002252:	f005 0501 	and.w	r5, r5, #1
 8002256:	432b      	orrs	r3, r5
 8002258:	69e5      	ldr	r5, [r4, #28]
 800225a:	f006 0e80 	and.w	lr, r6, #128	@ 0x80
 800225e:	f402 7600 	and.w	r6, r2, #512	@ 0x200
 8002262:	f005 0538 	and.w	r5, r5, #56	@ 0x38
 8002266:	4333      	orrs	r3, r6
 8002268:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800226a:	0c12      	lsrs	r2, r2, #16
 800226c:	f000 0010 	and.w	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002270:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002274:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002278:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800227c:	4302      	orrs	r2, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800227e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002280:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002282:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002284:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002286:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800228a:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800228c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800228e:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002290:	f884 2051 	strb.w	r2, [r4, #81]	@ 0x51
}
 8002294:	bd70      	pop	{r4, r5, r6, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002296:	6863      	ldr	r3, [r4, #4]
 8002298:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800229c:	d0b6      	beq.n	800220c <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800229e:	61e0      	str	r0, [r4, #28]
 80022a0:	e7b4      	b.n	800220c <HAL_SPI_Init+0x14>
    HAL_SPI_MspInit(hspi);
 80022a2:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80022a4:	f884 1050 	strb.w	r1, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 80022a8:	f7ff f922 	bl	80014f0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80022ac:	e9d4 0309 	ldrd	r0, r3, [r4, #36]	@ 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022b0:	f403 5c00 	and.w	ip, r3, #8192	@ 0x2000
 80022b4:	e7b3      	b.n	800221e <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 80022b6:	2001      	movs	r0, #1
}
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop

080022bc <HAL_SPI_Transmit>:
{
 80022bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022c0:	4604      	mov	r4, r0
 80022c2:	b082      	sub	sp, #8
 80022c4:	461d      	mov	r5, r3
 80022c6:	460f      	mov	r7, r1
 80022c8:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 80022ca:	f7ff fa53 	bl	8001774 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80022ce:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d166      	bne.n	80023a4 <HAL_SPI_Transmit+0xe8>
  if ((pData == NULL) || (Size == 0U))
 80022d6:	4606      	mov	r6, r0
 80022d8:	b2d8      	uxtb	r0, r3
 80022da:	2f00      	cmp	r7, #0
 80022dc:	d05f      	beq.n	800239e <HAL_SPI_Transmit+0xe2>
 80022de:	f1b8 0f00 	cmp.w	r8, #0
 80022e2:	d05c      	beq.n	800239e <HAL_SPI_Transmit+0xe2>
  __HAL_LOCK(hspi);
 80022e4:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d05b      	beq.n	80023a4 <HAL_SPI_Transmit+0xe8>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022ec:	68a2      	ldr	r2, [r4, #8]
  __HAL_LOCK(hspi);
 80022ee:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022f2:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022f4:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022f6:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022fa:	f884 1051 	strb.w	r1, [r4, #81]	@ 0x51
  hspi->RxISR       = NULL;
 80022fe:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002302:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002304:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002306:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002308:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800230c:	6327      	str	r7, [r4, #48]	@ 0x30
  hspi->RxXferCount = 0U;
 800230e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002310:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
    __HAL_SPI_DISABLE(hspi);
 8002314:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002316:	d107      	bne.n	8002328 <HAL_SPI_Transmit+0x6c>
    __HAL_SPI_DISABLE(hspi);
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800231e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002326:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	0652      	lsls	r2, r2, #25
 800232c:	d53e      	bpl.n	80023ac <HAL_SPI_Transmit+0xf0>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800232e:	68e2      	ldr	r2, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002330:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002332:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8002336:	d042      	beq.n	80023be <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002338:	2900      	cmp	r1, #0
 800233a:	d161      	bne.n	8002400 <HAL_SPI_Transmit+0x144>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800233c:	783a      	ldrb	r2, [r7, #0]
 800233e:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8002340:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002342:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8002344:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002346:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8002348:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800234a:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800234c:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 800234e:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8002350:	b29b      	uxth	r3, r3
 8002352:	b993      	cbnz	r3, 800237a <HAL_SPI_Transmit+0xbe>
 8002354:	e058      	b.n	8002408 <HAL_SPI_Transmit+0x14c>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002356:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002358:	7812      	ldrb	r2, [r2, #0]
 800235a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800235c:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002360:	6b23      	ldr	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8002362:	f10c 3cff 	add.w	ip, ip, #4294967295
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002366:	3301      	adds	r3, #1
        hspi->TxXferCount--;
 8002368:	fa1f fc8c 	uxth.w	ip, ip
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800236c:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 800236e:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8002372:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8002374:	b289      	uxth	r1, r1
 8002376:	2900      	cmp	r1, #0
 8002378:	d046      	beq.n	8002408 <HAL_SPI_Transmit+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800237a:	6823      	ldr	r3, [r4, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	0792      	lsls	r2, r2, #30
 8002380:	d4e9      	bmi.n	8002356 <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002382:	f7ff f9f7 	bl	8001774 <HAL_GetTick>
 8002386:	1b80      	subs	r0, r0, r6
 8002388:	42a8      	cmp	r0, r5
 800238a:	d3f2      	bcc.n	8002372 <HAL_SPI_Transmit+0xb6>
 800238c:	1c6b      	adds	r3, r5, #1
 800238e:	d0f0      	beq.n	8002372 <HAL_SPI_Transmit+0xb6>
          hspi->State = HAL_SPI_STATE_READY;
 8002390:	2301      	movs	r3, #1
 8002392:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002396:	2300      	movs	r3, #0
 8002398:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 800239c:	2003      	movs	r0, #3
}
 800239e:	b002      	add	sp, #8
 80023a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80023a4:	2002      	movs	r0, #2
}
 80023a6:	b002      	add	sp, #8
 80023a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_SPI_ENABLE(hspi);
 80023ac:	681a      	ldr	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023ae:	6861      	ldr	r1, [r4, #4]
    __HAL_SPI_ENABLE(hspi);
 80023b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023b4:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023b6:	68e2      	ldr	r2, [r4, #12]
 80023b8:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80023bc:	d1bc      	bne.n	8002338 <HAL_SPI_Transmit+0x7c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023be:	2900      	cmp	r1, #0
 80023c0:	d040      	beq.n	8002444 <HAL_SPI_Transmit+0x188>
 80023c2:	f1b8 0f01 	cmp.w	r8, #1
 80023c6:	d03d      	beq.n	8002444 <HAL_SPI_Transmit+0x188>
    while (hspi->TxXferCount > 0U)
 80023c8:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 80023ca:	b292      	uxth	r2, r2
 80023cc:	b96a      	cbnz	r2, 80023ea <HAL_SPI_Transmit+0x12e>
 80023ce:	e01b      	b.n	8002408 <HAL_SPI_Transmit+0x14c>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023d0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80023d2:	f832 1b02 	ldrh.w	r1, [r2], #2
 80023d6:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 80023d8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023da:	6322      	str	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80023dc:	3b01      	subs	r3, #1
 80023de:	b29b      	uxth	r3, r3
 80023e0:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 80023e2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	b17b      	cbz	r3, 8002408 <HAL_SPI_Transmit+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023e8:	6823      	ldr	r3, [r4, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	0790      	lsls	r0, r2, #30
 80023ee:	d4ef      	bmi.n	80023d0 <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023f0:	f7ff f9c0 	bl	8001774 <HAL_GetTick>
 80023f4:	1b80      	subs	r0, r0, r6
 80023f6:	42a8      	cmp	r0, r5
 80023f8:	d3f3      	bcc.n	80023e2 <HAL_SPI_Transmit+0x126>
 80023fa:	1c69      	adds	r1, r5, #1
 80023fc:	d0f1      	beq.n	80023e2 <HAL_SPI_Transmit+0x126>
 80023fe:	e7c7      	b.n	8002390 <HAL_SPI_Transmit+0xd4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002400:	f1b8 0f01 	cmp.w	r8, #1
 8002404:	d1a3      	bne.n	800234e <HAL_SPI_Transmit+0x92>
 8002406:	e799      	b.n	800233c <HAL_SPI_Transmit+0x80>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002408:	4632      	mov	r2, r6
 800240a:	4629      	mov	r1, r5
 800240c:	4620      	mov	r0, r4
 800240e:	f7ff fe73 	bl	80020f8 <SPI_EndRxTxTransaction>
 8002412:	b108      	cbz	r0, 8002418 <HAL_SPI_Transmit+0x15c>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002414:	2320      	movs	r3, #32
 8002416:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002418:	68a3      	ldr	r3, [r4, #8]
 800241a:	b933      	cbnz	r3, 800242a <HAL_SPI_Transmit+0x16e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800241c:	6822      	ldr	r2, [r4, #0]
 800241e:	9301      	str	r3, [sp, #4]
 8002420:	68d3      	ldr	r3, [r2, #12]
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	6893      	ldr	r3, [r2, #8]
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800242a:	2301      	movs	r3, #1
 800242c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002430:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8002432:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002434:	1ac0      	subs	r0, r0, r3
 8002436:	bf18      	it	ne
 8002438:	2001      	movne	r0, #1
  __HAL_UNLOCK(hspi);
 800243a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 800243e:	b002      	add	sp, #8
 8002440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002444:	f837 2b02 	ldrh.w	r2, [r7], #2
 8002448:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800244a:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800244c:	6327      	str	r7, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800244e:	3a01      	subs	r2, #1
 8002450:	b292      	uxth	r2, r2
 8002452:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8002454:	e7b8      	b.n	80023c8 <HAL_SPI_Transmit+0x10c>
 8002456:	bf00      	nop

08002458 <HAL_SPI_TransmitReceive>:
{
 8002458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800245c:	4604      	mov	r4, r0
 800245e:	b083      	sub	sp, #12
 8002460:	4691      	mov	r9, r2
 8002462:	461f      	mov	r7, r3
 8002464:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8002466:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8002468:	f7ff f984 	bl	8001774 <HAL_GetTick>
  tmp_state           = hspi->State;
 800246c:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  tmp_mode            = hspi->Init.Mode;
 8002470:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002472:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002474:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002476:	d008      	beq.n	800248a <HAL_SPI_TransmitReceive+0x32>
 8002478:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 800247c:	d17c      	bne.n	8002578 <HAL_SPI_TransmitReceive+0x120>
 800247e:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002480:	68a3      	ldr	r3, [r4, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d178      	bne.n	8002578 <HAL_SPI_TransmitReceive+0x120>
 8002486:	2904      	cmp	r1, #4
 8002488:	d176      	bne.n	8002578 <HAL_SPI_TransmitReceive+0x120>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800248a:	f1b8 0f00 	cmp.w	r8, #0
 800248e:	f000 80df 	beq.w	8002650 <HAL_SPI_TransmitReceive+0x1f8>
 8002492:	f1b9 0f00 	cmp.w	r9, #0
 8002496:	f000 80db 	beq.w	8002650 <HAL_SPI_TransmitReceive+0x1f8>
 800249a:	2f00      	cmp	r7, #0
 800249c:	f000 80d8 	beq.w	8002650 <HAL_SPI_TransmitReceive+0x1f8>
  __HAL_LOCK(hspi);
 80024a0:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d067      	beq.n	8002578 <HAL_SPI_TransmitReceive+0x120>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024a8:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80024ac:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024b0:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80024b2:	bf1c      	itt	ne
 80024b4:	2305      	movne	r3, #5
 80024b6:	f884 3051 	strbne.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80024ba:	2300      	movs	r3, #0
 80024bc:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_LOCK(hspi);
 80024be:	2101      	movs	r1, #1
  hspi->RxISR       = NULL;
 80024c0:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024c4:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80024c6:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  __HAL_LOCK(hspi);
 80024c8:	f884 1050 	strb.w	r1, [r4, #80]	@ 0x50
  hspi->TxXferCount = Size;
 80024cc:	86e7      	strh	r7, [r4, #54]	@ 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024ce:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 80024d0:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024d2:	0649      	lsls	r1, r1, #25
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80024d4:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80024d8:	86a7      	strh	r7, [r4, #52]	@ 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024da:	d403      	bmi.n	80024e4 <HAL_SPI_TransmitReceive+0x8c>
    __HAL_SPI_ENABLE(hspi);
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80024e2:	6019      	str	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024e4:	68e1      	ldr	r1, [r4, #12]
 80024e6:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80024ea:	d049      	beq.n	8002580 <HAL_SPI_TransmitReceive+0x128>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024ec:	2a00      	cmp	r2, #0
 80024ee:	f000 8085 	beq.w	80025fc <HAL_SPI_TransmitReceive+0x1a4>
 80024f2:	2f01      	cmp	r7, #1
 80024f4:	f000 8082 	beq.w	80025fc <HAL_SPI_TransmitReceive+0x1a4>
        txallowed = 1U;
 80024f8:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024fa:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	b923      	cbnz	r3, 800250a <HAL_SPI_TransmitReceive+0xb2>
 8002500:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002502:	b29b      	uxth	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	f000 8084 	beq.w	8002612 <HAL_SPI_TransmitReceive+0x1ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800250a:	6822      	ldr	r2, [r4, #0]
 800250c:	6893      	ldr	r3, [r2, #8]
 800250e:	0799      	lsls	r1, r3, #30
 8002510:	d50f      	bpl.n	8002532 <HAL_SPI_TransmitReceive+0xda>
 8002512:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8002514:	b29b      	uxth	r3, r3
 8002516:	b163      	cbz	r3, 8002532 <HAL_SPI_TransmitReceive+0xda>
 8002518:	b15f      	cbz	r7, 8002532 <HAL_SPI_TransmitReceive+0xda>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800251a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8002520:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 8002522:	6b22      	ldr	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8002524:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8002526:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8002528:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800252a:	6322      	str	r2, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800252c:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 800252e:	86e3      	strh	r3, [r4, #54]	@ 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002530:	2700      	movs	r7, #0
 8002532:	6893      	ldr	r3, [r2, #8]
 8002534:	f013 0301 	ands.w	r3, r3, #1
 8002538:	d00d      	beq.n	8002556 <HAL_SPI_TransmitReceive+0xfe>
 800253a:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 800253c:	b289      	uxth	r1, r1
 800253e:	b151      	cbz	r1, 8002556 <HAL_SPI_TransmitReceive+0xfe>
        txallowed = 1U;
 8002540:	461f      	mov	r7, r3
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002542:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002544:	68d2      	ldr	r2, [r2, #12]
 8002546:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002548:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800254a:	3301      	adds	r3, #1
 800254c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 800254e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002550:	3b01      	subs	r3, #1
 8002552:	b29b      	uxth	r3, r3
 8002554:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002556:	f7ff f90d 	bl	8001774 <HAL_GetTick>
 800255a:	1b40      	subs	r0, r0, r5
 800255c:	42b0      	cmp	r0, r6
 800255e:	d3cc      	bcc.n	80024fa <HAL_SPI_TransmitReceive+0xa2>
 8002560:	1c73      	adds	r3, r6, #1
 8002562:	d0ca      	beq.n	80024fa <HAL_SPI_TransmitReceive+0xa2>
        hspi->State = HAL_SPI_STATE_READY;
 8002564:	2301      	movs	r3, #1
 8002566:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        return HAL_TIMEOUT;
 800256a:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 800256c:	2300      	movs	r3, #0
 800256e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8002572:	b003      	add	sp, #12
 8002574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8002578:	2002      	movs	r0, #2
}
 800257a:	b003      	add	sp, #12
 800257c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002580:	2a00      	cmp	r2, #0
 8002582:	d167      	bne.n	8002654 <HAL_SPI_TransmitReceive+0x1fc>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002584:	4642      	mov	r2, r8
 8002586:	f832 1b02 	ldrh.w	r1, [r2], #2
 800258a:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 800258c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800258e:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8002590:	3b01      	subs	r3, #1
 8002592:	b29b      	uxth	r3, r3
 8002594:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8002596:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002598:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800259a:	b29b      	uxth	r3, r3
 800259c:	b91b      	cbnz	r3, 80025a6 <HAL_SPI_TransmitReceive+0x14e>
 800259e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d035      	beq.n	8002612 <HAL_SPI_TransmitReceive+0x1ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80025a6:	6822      	ldr	r2, [r4, #0]
 80025a8:	6893      	ldr	r3, [r2, #8]
 80025aa:	079b      	lsls	r3, r3, #30
 80025ac:	d50d      	bpl.n	80025ca <HAL_SPI_TransmitReceive+0x172>
 80025ae:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	b153      	cbz	r3, 80025ca <HAL_SPI_TransmitReceive+0x172>
 80025b4:	b147      	cbz	r7, 80025c8 <HAL_SPI_TransmitReceive+0x170>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80025b8:	f833 1b02 	ldrh.w	r1, [r3], #2
 80025bc:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025be:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80025c0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80025c2:	3b01      	subs	r3, #1
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	86e3      	strh	r3, [r4, #54]	@ 0x36
{
 80025c8:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80025ca:	6893      	ldr	r3, [r2, #8]
 80025cc:	f013 0301 	ands.w	r3, r3, #1
 80025d0:	d00c      	beq.n	80025ec <HAL_SPI_TransmitReceive+0x194>
 80025d2:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 80025d4:	b289      	uxth	r1, r1
 80025d6:	b149      	cbz	r1, 80025ec <HAL_SPI_TransmitReceive+0x194>
        txallowed = 1U;
 80025d8:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025da:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80025dc:	68d2      	ldr	r2, [r2, #12]
 80025de:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80025e2:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80025e4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80025ec:	f7ff f8c2 	bl	8001774 <HAL_GetTick>
 80025f0:	1b40      	subs	r0, r0, r5
 80025f2:	42b0      	cmp	r0, r6
 80025f4:	d3d0      	bcc.n	8002598 <HAL_SPI_TransmitReceive+0x140>
 80025f6:	1c70      	adds	r0, r6, #1
 80025f8:	d0ce      	beq.n	8002598 <HAL_SPI_TransmitReceive+0x140>
 80025fa:	e7b3      	b.n	8002564 <HAL_SPI_TransmitReceive+0x10c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025fc:	f898 2000 	ldrb.w	r2, [r8]
 8002600:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8002602:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002604:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8002606:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002608:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800260a:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800260c:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800260e:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8002610:	e772      	b.n	80024f8 <HAL_SPI_TransmitReceive+0xa0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002612:	462a      	mov	r2, r5
 8002614:	4631      	mov	r1, r6
 8002616:	4620      	mov	r0, r4
 8002618:	f7ff fd6e 	bl	80020f8 <SPI_EndRxTxTransaction>
 800261c:	b998      	cbnz	r0, 8002646 <HAL_SPI_TransmitReceive+0x1ee>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800261e:	68a3      	ldr	r3, [r4, #8]
 8002620:	b933      	cbnz	r3, 8002630 <HAL_SPI_TransmitReceive+0x1d8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002622:	6822      	ldr	r2, [r4, #0]
 8002624:	9301      	str	r3, [sp, #4]
 8002626:	68d3      	ldr	r3, [r2, #12]
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	6893      	ldr	r3, [r2, #8]
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8002630:	2301      	movs	r3, #1
 8002632:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002636:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8002638:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800263a:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 800263c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002640:	bf18      	it	ne
 8002642:	2001      	movne	r0, #1
 8002644:	e799      	b.n	800257a <HAL_SPI_TransmitReceive+0x122>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002646:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 8002648:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800264a:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800264c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8002650:	2001      	movs	r0, #1
 8002652:	e792      	b.n	800257a <HAL_SPI_TransmitReceive+0x122>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002654:	2f01      	cmp	r7, #1
 8002656:	d19e      	bne.n	8002596 <HAL_SPI_TransmitReceive+0x13e>
 8002658:	e794      	b.n	8002584 <HAL_SPI_TransmitReceive+0x12c>
 800265a:	bf00      	nop

0800265c <HAL_SPI_Receive>:
{
 800265c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002660:	461d      	mov	r5, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8002662:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8002666:	2b01      	cmp	r3, #1
{
 8002668:	b083      	sub	sp, #12
  if (hspi->State != HAL_SPI_STATE_READY)
 800266a:	d166      	bne.n	800273a <HAL_SPI_Receive+0xde>
 800266c:	fa5f f883 	uxtb.w	r8, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002670:	6843      	ldr	r3, [r0, #4]
 8002672:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002676:	4604      	mov	r4, r0
 8002678:	4617      	mov	r7, r2
 800267a:	4689      	mov	r9, r1
 800267c:	d103      	bne.n	8002686 <HAL_SPI_Receive+0x2a>
 800267e:	6883      	ldr	r3, [r0, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 80a4 	beq.w	80027ce <HAL_SPI_Receive+0x172>
  tickstart = HAL_GetTick();
 8002686:	f7ff f875 	bl	8001774 <HAL_GetTick>
 800268a:	4606      	mov	r6, r0
  if ((pData == NULL) || (Size == 0U))
 800268c:	f1b9 0f00 	cmp.w	r9, #0
 8002690:	d04f      	beq.n	8002732 <HAL_SPI_Receive+0xd6>
 8002692:	2f00      	cmp	r7, #0
 8002694:	d04d      	beq.n	8002732 <HAL_SPI_Receive+0xd6>
  __HAL_LOCK(hspi);
 8002696:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800269a:	2b01      	cmp	r3, #1
 800269c:	d04d      	beq.n	800273a <HAL_SPI_Receive+0xde>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800269e:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 80026a0:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80026a2:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  __HAL_LOCK(hspi);
 80026a6:	2001      	movs	r0, #1
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026a8:	2300      	movs	r3, #0
  __HAL_LOCK(hspi);
 80026aa:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ae:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80026b2:	f04f 0004 	mov.w	r0, #4
 80026b6:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  hspi->RxISR       = NULL;
 80026ba:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026be:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->RxXferSize  = Size;
 80026c0:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80026c2:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80026c4:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80026c6:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80026c8:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ca:	d077      	beq.n	80027bc <HAL_SPI_Receive+0x160>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026cc:	680b      	ldr	r3, [r1, #0]
 80026ce:	065f      	lsls	r7, r3, #25
 80026d0:	d403      	bmi.n	80026da <HAL_SPI_Receive+0x7e>
    __HAL_SPI_ENABLE(hspi);
 80026d2:	680b      	ldr	r3, [r1, #0]
 80026d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026d8:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80026da:	68e3      	ldr	r3, [r4, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d132      	bne.n	8002746 <HAL_SPI_Receive+0xea>
    while (hspi->RxXferCount > 0U)
 80026e0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	b99b      	cbnz	r3, 800270e <HAL_SPI_Receive+0xb2>
 80026e6:	e051      	b.n	800278c <HAL_SPI_Receive+0x130>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80026e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80026ea:	7b0a      	ldrb	r2, [r1, #12]
 80026ec:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 80026ee:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80026f2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80026f4:	f10c 3cff 	add.w	ip, ip, #4294967295
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80026f8:	3301      	adds	r3, #1
        hspi->RxXferCount--;
 80026fa:	fa1f fc8c 	uxth.w	ip, ip
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80026fe:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8002700:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8002704:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002706:	b29b      	uxth	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	d03f      	beq.n	800278c <HAL_SPI_Receive+0x130>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800270c:	6821      	ldr	r1, [r4, #0]
 800270e:	688b      	ldr	r3, [r1, #8]
 8002710:	07d8      	lsls	r0, r3, #31
 8002712:	d4e9      	bmi.n	80026e8 <HAL_SPI_Receive+0x8c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002714:	f7ff f82e 	bl	8001774 <HAL_GetTick>
 8002718:	1b80      	subs	r0, r0, r6
 800271a:	42a8      	cmp	r0, r5
 800271c:	d3f2      	bcc.n	8002704 <HAL_SPI_Receive+0xa8>
 800271e:	1c69      	adds	r1, r5, #1
 8002720:	d0f0      	beq.n	8002704 <HAL_SPI_Receive+0xa8>
          hspi->State = HAL_SPI_STATE_READY;
 8002722:	2301      	movs	r3, #1
 8002724:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002728:	2300      	movs	r3, #0
 800272a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 800272e:	f04f 0803 	mov.w	r8, #3
}
 8002732:	4640      	mov	r0, r8
 8002734:	b003      	add	sp, #12
 8002736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 800273a:	f04f 0802 	mov.w	r8, #2
}
 800273e:	4640      	mov	r0, r8
 8002740:	b003      	add	sp, #12
 8002742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    while (hspi->RxXferCount > 0U)
 8002746:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002748:	b29b      	uxth	r3, r3
 800274a:	b98b      	cbnz	r3, 8002770 <HAL_SPI_Receive+0x114>
 800274c:	e01e      	b.n	800278c <HAL_SPI_Receive+0x130>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800274e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002750:	68ca      	ldr	r2, [r1, #12]
 8002752:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 8002756:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800275a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 800275c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8002760:	fa1f fc8c 	uxth.w	ip, ip
 8002764:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8002768:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800276a:	b29b      	uxth	r3, r3
 800276c:	b173      	cbz	r3, 800278c <HAL_SPI_Receive+0x130>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800276e:	6821      	ldr	r1, [r4, #0]
 8002770:	688b      	ldr	r3, [r1, #8]
 8002772:	07da      	lsls	r2, r3, #31
 8002774:	d4eb      	bmi.n	800274e <HAL_SPI_Receive+0xf2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002776:	f7fe fffd 	bl	8001774 <HAL_GetTick>
 800277a:	1b80      	subs	r0, r0, r6
 800277c:	42a8      	cmp	r0, r5
 800277e:	d3f3      	bcc.n	8002768 <HAL_SPI_Receive+0x10c>
 8002780:	1c6b      	adds	r3, r5, #1
 8002782:	d1ce      	bne.n	8002722 <HAL_SPI_Receive+0xc6>
    while (hspi->RxXferCount > 0U)
 8002784:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002786:	b29b      	uxth	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1f0      	bne.n	800276e <HAL_SPI_Receive+0x112>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800278c:	4632      	mov	r2, r6
 800278e:	4629      	mov	r1, r5
 8002790:	4620      	mov	r0, r4
 8002792:	f7ff fcf5 	bl	8002180 <SPI_EndRxTransaction>
 8002796:	b108      	cbz	r0, 800279c <HAL_SPI_Receive+0x140>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002798:	2320      	movs	r3, #32
 800279a:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800279c:	2301      	movs	r3, #1
 800279e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027a2:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 80027a4:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027a6:	ebb0 0803 	subs.w	r8, r0, r3
 80027aa:	bf18      	it	ne
 80027ac:	f04f 0801 	movne.w	r8, #1
}
 80027b0:	4640      	mov	r0, r8
  __HAL_UNLOCK(hspi);
 80027b2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 80027b6:	b003      	add	sp, #12
 80027b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_SPI_DISABLE(hspi);
 80027bc:	680b      	ldr	r3, [r1, #0]
 80027be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027c2:	600b      	str	r3, [r1, #0]
    SPI_1LINE_RX(hspi);
 80027c4:	680b      	ldr	r3, [r1, #0]
 80027c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027ca:	600b      	str	r3, [r1, #0]
 80027cc:	e77e      	b.n	80026cc <HAL_SPI_Receive+0x70>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80027ce:	9500      	str	r5, [sp, #0]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80027d0:	2504      	movs	r5, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80027d2:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80027d4:	f880 5051 	strb.w	r5, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80027d8:	460a      	mov	r2, r1
 80027da:	f7ff fe3d 	bl	8002458 <HAL_SPI_TransmitReceive>
 80027de:	4680      	mov	r8, r0
 80027e0:	e7a7      	b.n	8002732 <HAL_SPI_Receive+0xd6>
 80027e2:	bf00      	nop

080027e4 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop

080027e8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027e8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d127      	bne.n	8002840 <HAL_TIM_Base_Start_IT+0x58>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027f0:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027f2:	4914      	ldr	r1, [pc, #80]	@ (8002844 <HAL_TIM_Base_Start_IT+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80027f4:	2202      	movs	r2, #2
 80027f6:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027fa:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027fc:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002804:	d011      	beq.n	800282a <HAL_TIM_Base_Start_IT+0x42>
 8002806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280a:	d00e      	beq.n	800282a <HAL_TIM_Base_Start_IT+0x42>
 800280c:	4a0e      	ldr	r2, [pc, #56]	@ (8002848 <HAL_TIM_Base_Start_IT+0x60>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d00b      	beq.n	800282a <HAL_TIM_Base_Start_IT+0x42>
 8002812:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002816:	4293      	cmp	r3, r2
 8002818:	d007      	beq.n	800282a <HAL_TIM_Base_Start_IT+0x42>
 800281a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800281e:	4293      	cmp	r3, r2
 8002820:	d003      	beq.n	800282a <HAL_TIM_Base_Start_IT+0x42>
 8002822:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002826:	4293      	cmp	r3, r2
 8002828:	d104      	bne.n	8002834 <HAL_TIM_Base_Start_IT+0x4c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002830:	2a06      	cmp	r2, #6
 8002832:	d003      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x54>
    {
      __HAL_TIM_ENABLE(htim);
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 800283c:	2000      	movs	r0, #0
 800283e:	4770      	bx	lr
    return HAL_ERROR;
 8002840:	2001      	movs	r0, #1
}
 8002842:	4770      	bx	lr
 8002844:	40010000 	.word	0x40010000
 8002848:	40000400 	.word	0x40000400

0800284c <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop

08002850 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop

08002854 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop

08002858 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop

0800285c <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 800285c:	6803      	ldr	r3, [r0, #0]
{
 800285e:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002860:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002862:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002864:	07a9      	lsls	r1, r5, #30
{
 8002866:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002868:	d501      	bpl.n	800286e <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800286a:	07b2      	lsls	r2, r6, #30
 800286c:	d451      	bmi.n	8002912 <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800286e:	0769      	lsls	r1, r5, #29
 8002870:	d501      	bpl.n	8002876 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002872:	0772      	lsls	r2, r6, #29
 8002874:	d43a      	bmi.n	80028ec <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002876:	072b      	lsls	r3, r5, #28
 8002878:	d501      	bpl.n	800287e <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800287a:	0730      	lsls	r0, r6, #28
 800287c:	d424      	bmi.n	80028c8 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800287e:	06ea      	lsls	r2, r5, #27
 8002880:	d501      	bpl.n	8002886 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002882:	06f3      	lsls	r3, r6, #27
 8002884:	d410      	bmi.n	80028a8 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002886:	07e8      	lsls	r0, r5, #31
 8002888:	d501      	bpl.n	800288e <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800288a:	07f1      	lsls	r1, r6, #31
 800288c:	d457      	bmi.n	800293e <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800288e:	062a      	lsls	r2, r5, #24
 8002890:	d501      	bpl.n	8002896 <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002892:	0633      	lsls	r3, r6, #24
 8002894:	d45b      	bmi.n	800294e <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002896:	0668      	lsls	r0, r5, #25
 8002898:	d501      	bpl.n	800289e <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800289a:	0671      	lsls	r1, r6, #25
 800289c:	d45f      	bmi.n	800295e <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800289e:	06aa      	lsls	r2, r5, #26
 80028a0:	d501      	bpl.n	80028a6 <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80028a2:	06b3      	lsls	r3, r6, #26
 80028a4:	d442      	bmi.n	800292c <HAL_TIM_IRQHandler+0xd0>
}
 80028a6:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028a8:	6823      	ldr	r3, [r4, #0]
 80028aa:	f06f 0210 	mvn.w	r2, #16
 80028ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028b0:	2208      	movs	r2, #8
 80028b2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80028ba:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028bc:	d063      	beq.n	8002986 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80028be:	f7ff ffc7 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028c2:	2300      	movs	r3, #0
 80028c4:	7723      	strb	r3, [r4, #28]
 80028c6:	e7de      	b.n	8002886 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	f06f 0208 	mvn.w	r2, #8
 80028ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028d0:	2204      	movs	r2, #4
 80028d2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80028d8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028da:	d151      	bne.n	8002980 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028dc:	f7ff ffb6 	bl	800284c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e0:	4620      	mov	r0, r4
 80028e2:	f7ff ffb7 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e6:	2300      	movs	r3, #0
 80028e8:	7723      	strb	r3, [r4, #28]
 80028ea:	e7c8      	b.n	800287e <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	f06f 0204 	mvn.w	r2, #4
 80028f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028f4:	2202      	movs	r2, #2
 80028f6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80028fe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002900:	d13b      	bne.n	800297a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002902:	f7ff ffa3 	bl	800284c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002906:	4620      	mov	r0, r4
 8002908:	f7ff ffa4 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290c:	2300      	movs	r3, #0
 800290e:	7723      	strb	r3, [r4, #28]
 8002910:	e7b1      	b.n	8002876 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002912:	f06f 0202 	mvn.w	r2, #2
 8002916:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002918:	2201      	movs	r2, #1
 800291a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	079b      	lsls	r3, r3, #30
 8002920:	d025      	beq.n	800296e <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002922:	f7ff ff95 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002926:	2300      	movs	r3, #0
 8002928:	7723      	strb	r3, [r4, #28]
 800292a:	e7a0      	b.n	800286e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002932:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002934:	611a      	str	r2, [r3, #16]
}
 8002936:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 800293a:	f000 b8ab 	b.w	8002a94 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800293e:	6823      	ldr	r3, [r4, #0]
 8002940:	f06f 0201 	mvn.w	r2, #1
 8002944:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002946:	4620      	mov	r0, r4
 8002948:	f7fe fc0a 	bl	8001160 <HAL_TIM_PeriodElapsedCallback>
 800294c:	e79f      	b.n	800288e <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800294e:	6823      	ldr	r3, [r4, #0]
 8002950:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002954:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002956:	4620      	mov	r0, r4
 8002958:	f000 f89e 	bl	8002a98 <HAL_TIMEx_BreakCallback>
 800295c:	e79b      	b.n	8002896 <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800295e:	6823      	ldr	r3, [r4, #0]
 8002960:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002964:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002966:	4620      	mov	r0, r4
 8002968:	f7ff ff76 	bl	8002858 <HAL_TIM_TriggerCallback>
 800296c:	e797      	b.n	800289e <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800296e:	f7ff ff6d 	bl	800284c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002972:	4620      	mov	r0, r4
 8002974:	f7ff ff6e 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
 8002978:	e7d5      	b.n	8002926 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 800297a:	f7ff ff69 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
 800297e:	e7c5      	b.n	800290c <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8002980:	f7ff ff66 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
 8002984:	e7af      	b.n	80028e6 <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002986:	f7ff ff61 	bl	800284c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800298a:	4620      	mov	r0, r4
 800298c:	f7ff ff62 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
 8002990:	e797      	b.n	80028c2 <HAL_TIM_IRQHandler+0x66>
 8002992:	bf00      	nop

08002994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002994:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002996:	4e26      	ldr	r6, [pc, #152]	@ (8002a30 <TIM_Base_SetConfig+0x9c>)

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002998:	680a      	ldr	r2, [r1, #0]
  tmpcr1 = TIMx->CR1;
 800299a:	6803      	ldr	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800299c:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800299e:	694d      	ldr	r5, [r1, #20]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029a0:	42b0      	cmp	r0, r6
 80029a2:	d033      	beq.n	8002a0c <TIM_Base_SetConfig+0x78>
 80029a4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80029a8:	d017      	beq.n	80029da <TIM_Base_SetConfig+0x46>
 80029aa:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 80029ae:	42b0      	cmp	r0, r6
 80029b0:	d013      	beq.n	80029da <TIM_Base_SetConfig+0x46>
 80029b2:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80029b6:	42b0      	cmp	r0, r6
 80029b8:	d00f      	beq.n	80029da <TIM_Base_SetConfig+0x46>
 80029ba:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80029be:	42b0      	cmp	r0, r6
 80029c0:	d00b      	beq.n	80029da <TIM_Base_SetConfig+0x46>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029c2:	4e1c      	ldr	r6, [pc, #112]	@ (8002a34 <TIM_Base_SetConfig+0xa0>)
 80029c4:	42b0      	cmp	r0, r6
 80029c6:	d00c      	beq.n	80029e2 <TIM_Base_SetConfig+0x4e>
 80029c8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80029cc:	42b0      	cmp	r0, r6
 80029ce:	d008      	beq.n	80029e2 <TIM_Base_SetConfig+0x4e>
 80029d0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80029d4:	42b0      	cmp	r0, r6
 80029d6:	d108      	bne.n	80029ea <TIM_Base_SetConfig+0x56>
 80029d8:	e003      	b.n	80029e2 <TIM_Base_SetConfig+0x4e>
    tmpcr1 |= Structure->CounterMode;
 80029da:	684e      	ldr	r6, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80029e0:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029e2:	68c9      	ldr	r1, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80029e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029e8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029ee:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80029f0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029f2:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80029f4:	6282      	str	r2, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029f6:	2301      	movs	r3, #1
 80029f8:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029fa:	6903      	ldr	r3, [r0, #16]
 80029fc:	07db      	lsls	r3, r3, #31
 80029fe:	d503      	bpl.n	8002a08 <TIM_Base_SetConfig+0x74>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a00:	6903      	ldr	r3, [r0, #16]
 8002a02:	f023 0301 	bic.w	r3, r3, #1
 8002a06:	6103      	str	r3, [r0, #16]
  }
}
 8002a08:	bc70      	pop	{r4, r5, r6}
 8002a0a:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8002a0c:	684e      	ldr	r6, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a12:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a14:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a1a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a20:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002a22:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a24:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002a26:	6282      	str	r2, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002a28:	690b      	ldr	r3, [r1, #16]
 8002a2a:	6303      	str	r3, [r0, #48]	@ 0x30
 8002a2c:	e7e3      	b.n	80029f6 <TIM_Base_SetConfig+0x62>
 8002a2e:	bf00      	nop
 8002a30:	40010000 	.word	0x40010000
 8002a34:	40014000 	.word	0x40014000

08002a38 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002a38:	b350      	cbz	r0, 8002a90 <HAL_TIM_Base_Init+0x58>
{
 8002a3a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8002a3c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002a40:	4604      	mov	r4, r0
 8002a42:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002a46:	b1f3      	cbz	r3, 8002a86 <HAL_TIM_Base_Init+0x4e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a48:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a50:	f851 0b04 	ldr.w	r0, [r1], #4
 8002a54:	f7ff ff9e 	bl	8002994 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a5e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002a62:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002a66:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002a6a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a6e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a76:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002a7a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002a7e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002a82:	2000      	movs	r0, #0
}
 8002a84:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002a86:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002a8a:	f7ff feab 	bl	80027e4 <HAL_TIM_Base_MspInit>
 8002a8e:	e7db      	b.n	8002a48 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8002a90:	2001      	movs	r0, #1
}
 8002a92:	4770      	bx	lr

08002a94 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop

08002a98 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop

08002a9c <MPU9250_ReadData>:
	return MPU9250_RESULT_OK;
}

// <---- ------------ MPU9250 Read Data ------------ ---->
MPU9250_Result MPU9250_ReadData(SPI_HandleTypeDef* SPIx, uint8_t* buffer, uint8_t addr, uint8_t num)
{
 8002a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t reg = addr | 0x80;
	
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002aa0:	4f16      	ldr	r7, [pc, #88]	@ (8002afc <MPU9250_ReadData+0x60>)
 8002aa2:	f8df 805c 	ldr.w	r8, [pc, #92]	@ 8002b00 <MPU9250_ReadData+0x64>
{
 8002aa6:	b082      	sub	sp, #8
	uint8_t reg = addr | 0x80;
 8002aa8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
{
 8002aac:	4604      	mov	r4, r0
 8002aae:	460d      	mov	r5, r1
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002ab0:	f8d8 0000 	ldr.w	r0, [r8]
 8002ab4:	8839      	ldrh	r1, [r7, #0]
	uint8_t reg = addr | 0x80;
 8002ab6:	f88d 2007 	strb.w	r2, [sp, #7]
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002aba:	2200      	movs	r2, #0
{
 8002abc:	461e      	mov	r6, r3
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002abe:	f7fe ffbd 	bl	8001a3c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002ac2:	2014      	movs	r0, #20
 8002ac4:	f7fe fe5c 	bl	8001780 <HAL_Delay>
	HAL_SPI_Transmit(SPIx, &reg, 1, 1000);
 8002ac8:	f10d 0107 	add.w	r1, sp, #7
 8002acc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f7ff fbf2 	bl	80022bc <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPIx, buffer, num, 1000);
 8002ad8:	4632      	mov	r2, r6
 8002ada:	4629      	mov	r1, r5
 8002adc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	f7ff fdbb 	bl	800265c <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_SET);
 8002ae6:	f8d8 0000 	ldr.w	r0, [r8]
 8002aea:	8839      	ldrh	r1, [r7, #0]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f7fe ffa5 	bl	8001a3c <HAL_GPIO_WritePin>

	/* Return OK */
	return MPU9250_RESULT_OK;
}
 8002af2:	2000      	movs	r0, #0
 8002af4:	b002      	add	sp, #8
 8002af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002afa:	bf00      	nop
 8002afc:	200005a4 	.word	0x200005a4
 8002b00:	200005a0 	.word	0x200005a0

08002b04 <MPU9250_WriteData>:

// <---- ------------ MPU9250 Write Data ------------ ---->
MPU9250_Result MPU9250_WriteData(SPI_HandleTypeDef* SPIx, uint8_t addr, uint8_t data)
{
 8002b04:	b570      	push	{r4, r5, r6, lr}
	uint8_t buffer[2] = {addr, data};
	
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002b06:	4e0f      	ldr	r6, [pc, #60]	@ (8002b44 <MPU9250_WriteData+0x40>)
 8002b08:	4d0f      	ldr	r5, [pc, #60]	@ (8002b48 <MPU9250_WriteData+0x44>)
{
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	4604      	mov	r4, r0
	uint8_t buffer[2] = {addr, data};
 8002b0e:	f88d 1004 	strb.w	r1, [sp, #4]
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002b12:	6828      	ldr	r0, [r5, #0]
 8002b14:	8831      	ldrh	r1, [r6, #0]
	uint8_t buffer[2] = {addr, data};
 8002b16:	f88d 2005 	strb.w	r2, [sp, #5]
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_RESET);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f7fe ff8e 	bl	8001a3c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002b20:	2014      	movs	r0, #20
 8002b22:	f7fe fe2d 	bl	8001780 <HAL_Delay>
	HAL_SPI_Transmit(SPIx, buffer, 2, 1000);
 8002b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b2a:	a901      	add	r1, sp, #4
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f7ff fbc4 	bl	80022bc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_CS_GPIO, _CS_PinNumber, GPIO_PIN_SET);
 8002b34:	6828      	ldr	r0, [r5, #0]
 8002b36:	8831      	ldrh	r1, [r6, #0]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f7fe ff7f 	bl	8001a3c <HAL_GPIO_WritePin>

	/* Return OK */
	return MPU9250_RESULT_OK;
}
 8002b3e:	2000      	movs	r0, #0
 8002b40:	b002      	add	sp, #8
 8002b42:	bd70      	pop	{r4, r5, r6, pc}
 8002b44:	200005a4 	.word	0x200005a4
 8002b48:	200005a0 	.word	0x200005a0

08002b4c <MPU9250_Init>:
{
 8002b4c:	b530      	push	{r4, r5, lr}
 8002b4e:	461d      	mov	r5, r3
	_CS_GPIO = CS_GPIOx;
 8002b50:	4b69      	ldr	r3, [pc, #420]	@ (8002cf8 <MPU9250_Init+0x1ac>)
{
 8002b52:	b083      	sub	sp, #12
	_CS_GPIO = CS_GPIOx;
 8002b54:	6019      	str	r1, [r3, #0]
	_CS_PinNumber = CS_PinNumber;
 8002b56:	4b69      	ldr	r3, [pc, #420]	@ (8002cfc <MPU9250_Init+0x1b0>)
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b58:	216b      	movs	r1, #107	@ 0x6b
	_CS_PinNumber = CS_PinNumber;
 8002b5a:	801a      	strh	r2, [r3, #0]
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b5c:	2201      	movs	r2, #1
{
 8002b5e:	4604      	mov	r4, r0
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b60:	f7ff ffd0 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002b64:	2019      	movs	r0, #25
 8002b66:	f000 fa53 	bl	8003010 <osDelay>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	216a      	movs	r1, #106	@ 0x6a
 8002b6e:	4620      	mov	r0, r4
 8002b70:	f7ff ffc8 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002b74:	2019      	movs	r0, #25
 8002b76:	f000 fa4b 	bl	8003010 <osDelay>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b7a:	220d      	movs	r2, #13
 8002b7c:	2124      	movs	r1, #36	@ 0x24
 8002b7e:	4620      	mov	r0, r4
 8002b80:	f7ff ffc0 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002b84:	2019      	movs	r0, #25
 8002b86:	f000 fa43 	bl	8003010 <osDelay>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b8a:	2280      	movs	r2, #128	@ 0x80
 8002b8c:	216b      	movs	r1, #107	@ 0x6b
 8002b8e:	4620      	mov	r0, r4
 8002b90:	f7ff ffb8 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002b94:	2019      	movs	r0, #25
 8002b96:	f000 fa3b 	bl	8003010 <osDelay>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002b9a:	782a      	ldrb	r2, [r5, #0]
 8002b9c:	216b      	movs	r1, #107	@ 0x6b
 8002b9e:	4620      	mov	r0, r4
 8002ba0:	f7ff ffb0 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002ba4:	2019      	movs	r0, #25
 8002ba6:	f000 fa33 	bl	8003010 <osDelay>
	MPU9250_ReadData(SPIx, &temp, MPU9250_PWR_MGMT_1, 1);
 8002baa:	2301      	movs	r3, #1
 8002bac:	226b      	movs	r2, #107	@ 0x6b
 8002bae:	f10d 0107 	add.w	r1, sp, #7
 8002bb2:	4620      	mov	r0, r4
 8002bb4:	f7ff ff72 	bl	8002a9c <MPU9250_ReadData>
	if(temp != datastruct->PWR_MGMT1)
 8002bb8:	782a      	ldrb	r2, [r5, #0]
 8002bba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d005      	beq.n	8002bce <MPU9250_Init+0x82>
		printf("Error: PWR_MGMT1");
 8002bc2:	484f      	ldr	r0, [pc, #316]	@ (8002d00 <MPU9250_Init+0x1b4>)
 8002bc4:	f001 ff26 	bl	8004a14 <iprintf>
		return MPU9250_RESULT_ERROR;
 8002bc8:	2001      	movs	r0, #1
}
 8002bca:	b003      	add	sp, #12
 8002bcc:	bd30      	pop	{r4, r5, pc}
	MPU9250_ReadData(SPIx, &temp, WHO_AM_I, 1);
 8002bce:	2301      	movs	r3, #1
 8002bd0:	2275      	movs	r2, #117	@ 0x75
 8002bd2:	f10d 0107 	add.w	r1, sp, #7
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	f7ff ff60 	bl	8002a9c <MPU9250_ReadData>
	if(temp != MPU9250_I_AM)
 8002bdc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002be0:	2b71      	cmp	r3, #113	@ 0x71
 8002be2:	d003      	beq.n	8002bec <MPU9250_Init+0xa0>
		printf("Error: MPU9250_I_AM");
 8002be4:	4847      	ldr	r0, [pc, #284]	@ (8002d04 <MPU9250_Init+0x1b8>)
 8002be6:	f001 ff15 	bl	8004a14 <iprintf>
 		return MPU9250_RESULT_ERROR;
 8002bea:	e7ed      	b.n	8002bc8 <MPU9250_Init+0x7c>
	osDelay(25);
 8002bec:	2019      	movs	r0, #25
 8002bee:	f000 fa0f 	bl	8003010 <osDelay>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002bf2:	786a      	ldrb	r2, [r5, #1]
 8002bf4:	216c      	movs	r1, #108	@ 0x6c
 8002bf6:	4620      	mov	r0, r4
 8002bf8:	f7ff ff84 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002bfc:	2019      	movs	r0, #25
 8002bfe:	f000 fa07 	bl	8003010 <osDelay>
	MPU9250_ReadData(SPIx, &temp, MPU9250_PWR_MGMT_2, 1);
 8002c02:	2301      	movs	r3, #1
 8002c04:	226c      	movs	r2, #108	@ 0x6c
 8002c06:	f10d 0107 	add.w	r1, sp, #7
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	f7ff ff46 	bl	8002a9c <MPU9250_ReadData>
	if(temp != datastruct->PWR_MGMT2)
 8002c10:	786a      	ldrb	r2, [r5, #1]
 8002c12:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d117      	bne.n	8002c4a <MPU9250_Init+0xfe>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002c1a:	78aa      	ldrb	r2, [r5, #2]
 8002c1c:	211a      	movs	r1, #26
 8002c1e:	4620      	mov	r0, r4
 8002c20:	f7ff ff70 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002c24:	2019      	movs	r0, #25
 8002c26:	f000 f9f3 	bl	8003010 <osDelay>
	MPU9250_ReadData(SPIx, &temp, MPU9250_CONFIG, 1);
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	221a      	movs	r2, #26
 8002c2e:	f10d 0107 	add.w	r1, sp, #7
 8002c32:	4620      	mov	r0, r4
 8002c34:	f7ff ff32 	bl	8002a9c <MPU9250_ReadData>
	if(temp != datastruct->Gyro_DLPF)
 8002c38:	78aa      	ldrb	r2, [r5, #2]
 8002c3a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d007      	beq.n	8002c52 <MPU9250_Init+0x106>
		printf("Error: Gyro_DLPF");
 8002c42:	4831      	ldr	r0, [pc, #196]	@ (8002d08 <MPU9250_Init+0x1bc>)
 8002c44:	f001 fee6 	bl	8004a14 <iprintf>
		return MPU9250_RESULT_ERROR;
 8002c48:	e7be      	b.n	8002bc8 <MPU9250_Init+0x7c>
		printf("Error: PWR_MGMT2");
 8002c4a:	4830      	ldr	r0, [pc, #192]	@ (8002d0c <MPU9250_Init+0x1c0>)
 8002c4c:	f001 fee2 	bl	8004a14 <iprintf>
		return MPU9250_RESULT_ERROR;
 8002c50:	e7ba      	b.n	8002bc8 <MPU9250_Init+0x7c>
	transmit_buffer[1] = (datastruct->Gyro_Range) << 3;
 8002c52:	792a      	ldrb	r2, [r5, #4]
 8002c54:	00d2      	lsls	r2, r2, #3
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002c56:	211b      	movs	r1, #27
 8002c58:	f002 02f8 	and.w	r2, r2, #248	@ 0xf8
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	f7ff ff51 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002c62:	2019      	movs	r0, #25
 8002c64:	f000 f9d4 	bl	8003010 <osDelay>
	MPU9250_ReadData(SPIx, &temp, MPU9250_GYRO_CONFIG, 1);
 8002c68:	2301      	movs	r3, #1
 8002c6a:	221b      	movs	r2, #27
 8002c6c:	f10d 0107 	add.w	r1, sp, #7
 8002c70:	4620      	mov	r0, r4
 8002c72:	f7ff ff13 	bl	8002a9c <MPU9250_ReadData>
	if(temp != ((datastruct->Gyro_Range) << 3))
 8002c76:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002c7a:	792a      	ldrb	r2, [r5, #4]
 8002c7c:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8002c80:	d117      	bne.n	8002cb2 <MPU9250_Init+0x166>
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002c82:	78ea      	ldrb	r2, [r5, #3]
 8002c84:	211d      	movs	r1, #29
 8002c86:	4620      	mov	r0, r4
 8002c88:	f7ff ff3c 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002c8c:	2019      	movs	r0, #25
 8002c8e:	f000 f9bf 	bl	8003010 <osDelay>
	MPU9250_ReadData(SPIx, &temp, MPU9250_ACCEL_CONFIG_2, 1);
 8002c92:	2301      	movs	r3, #1
 8002c94:	221d      	movs	r2, #29
 8002c96:	f10d 0107 	add.w	r1, sp, #7
 8002c9a:	4620      	mov	r0, r4
 8002c9c:	f7ff fefe 	bl	8002a9c <MPU9250_ReadData>
	if(temp != datastruct->Accel_DLPF)
 8002ca0:	78ea      	ldrb	r2, [r5, #3]
 8002ca2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d007      	beq.n	8002cba <MPU9250_Init+0x16e>
		printf("Error: Accel_DLPF");
 8002caa:	4819      	ldr	r0, [pc, #100]	@ (8002d10 <MPU9250_Init+0x1c4>)
 8002cac:	f001 feb2 	bl	8004a14 <iprintf>
		return MPU9250_RESULT_ERROR;
 8002cb0:	e78a      	b.n	8002bc8 <MPU9250_Init+0x7c>
		printf("Error: Gyro_Range");
 8002cb2:	4818      	ldr	r0, [pc, #96]	@ (8002d14 <MPU9250_Init+0x1c8>)
 8002cb4:	f001 feae 	bl	8004a14 <iprintf>
		return MPU9250_RESULT_ERROR;
 8002cb8:	e786      	b.n	8002bc8 <MPU9250_Init+0x7c>
	transmit_buffer[1] = (datastruct->Accel_Range) << 3;
 8002cba:	796a      	ldrb	r2, [r5, #5]
 8002cbc:	00d2      	lsls	r2, r2, #3
	MPU9250_WriteData(SPIx, transmit_buffer[0], transmit_buffer[1]);
 8002cbe:	211c      	movs	r1, #28
 8002cc0:	f002 02f8 	and.w	r2, r2, #248	@ 0xf8
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f7ff ff1d 	bl	8002b04 <MPU9250_WriteData>
	osDelay(25);
 8002cca:	2019      	movs	r0, #25
 8002ccc:	f000 f9a0 	bl	8003010 <osDelay>
	MPU9250_ReadData(SPIx, &temp, MPU9250_ACCEL_CONFIG, 1);
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	221c      	movs	r2, #28
 8002cd4:	f10d 0107 	add.w	r1, sp, #7
 8002cd8:	4620      	mov	r0, r4
 8002cda:	f7ff fedf 	bl	8002a9c <MPU9250_ReadData>
	if(temp != ((datastruct->Accel_Range) << 3))
 8002cde:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002ce2:	796a      	ldrb	r2, [r5, #5]
 8002ce4:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8002ce8:	d101      	bne.n	8002cee <MPU9250_Init+0x1a2>
	return MPU9250_RESULT_OK;
 8002cea:	2000      	movs	r0, #0
 8002cec:	e76d      	b.n	8002bca <MPU9250_Init+0x7e>
		printf("Error: Accel_Range");
 8002cee:	480a      	ldr	r0, [pc, #40]	@ (8002d18 <MPU9250_Init+0x1cc>)
 8002cf0:	f001 fe90 	bl	8004a14 <iprintf>
		return MPU9250_RESULT_ERROR;
 8002cf4:	e768      	b.n	8002bc8 <MPU9250_Init+0x7c>
 8002cf6:	bf00      	nop
 8002cf8:	200005a0 	.word	0x200005a0
 8002cfc:	200005a4 	.word	0x200005a4
 8002d00:	08007e78 	.word	0x08007e78
 8002d04:	08007e8c 	.word	0x08007e8c
 8002d08:	08007eb4 	.word	0x08007eb4
 8002d0c:	08007ea0 	.word	0x08007ea0
 8002d10:	08007edc 	.word	0x08007edc
 8002d14:	08007ec8 	.word	0x08007ec8
 8002d18:	08007ef0 	.word	0x08007ef0

08002d1c <Complementary_Init>:
#endif

void Complementary_Init(ComplementaryFilter *cf)
{
	cf->alpha = 0.01f;
	cf->bx = cf->by = cf->bz = 0.0f;
 8002d1c:	2300      	movs	r3, #0
	cf->alpha = 0.01f;
 8002d1e:	4a04      	ldr	r2, [pc, #16]	@ (8002d30 <Complementary_Init+0x14>)
 8002d20:	6142      	str	r2, [r0, #20]
	cf->bx = cf->by = cf->bz = 0.0f;
 8002d22:	6083      	str	r3, [r0, #8]
 8002d24:	6043      	str	r3, [r0, #4]
 8002d26:	6003      	str	r3, [r0, #0]
	cf->phi_hat = cf->theta_hat = 0.0f;
 8002d28:	6103      	str	r3, [r0, #16]
 8002d2a:	60c3      	str	r3, [r0, #12]
}
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	3c23d70a 	.word	0x3c23d70a

08002d34 <Complementary_Get_AccelAngles>:

// <---- ------ Get Accel Angles ------ ---->
void Complementary_Get_AccelAngles(float ax, float ay, float az, float* phi, float* theta)
{
 8002d34:	b538      	push	{r3, r4, r5, lr}
 8002d36:	ed2d 8b06 	vpush	{d8-d10}
 8002d3a:	eeb0 8a41 	vmov.f32	s16, s2
    *phi = atan2(ay, sqrt(ax * ax + az * az));
 8002d3e:	ee28 8a08 	vmul.f32	s16, s16, s16
{
 8002d42:	4605      	mov	r5, r0
    *phi = atan2(ay, sqrt(ax * ax + az * az));
 8002d44:	ee10 0a90 	vmov	r0, s1
{
 8002d48:	eeb0 9a40 	vmov.f32	s18, s0
 8002d4c:	eef0 8a60 	vmov.f32	s17, s1
 8002d50:	460c      	mov	r4, r1
    *phi = atan2(ay, sqrt(ax * ax + az * az));
 8002d52:	f7fd fc01 	bl	8000558 <__aeabi_f2d>
 8002d56:	eef0 7a48 	vmov.f32	s15, s16
 8002d5a:	eee9 7a09 	vfma.f32	s15, s18, s18
 8002d5e:	ec41 0b1a 	vmov	d10, r0, r1
 8002d62:	ee17 0a90 	vmov	r0, s15
 8002d66:	f7fd fbf7 	bl	8000558 <__aeabi_f2d>
 8002d6a:	ec41 0b10 	vmov	d0, r0, r1
 8002d6e:	f003 fe2d 	bl	80069cc <sqrt>
 8002d72:	eeb0 1a40 	vmov.f32	s2, s0
 8002d76:	eef0 1a60 	vmov.f32	s3, s1
 8002d7a:	eeb0 0a4a 	vmov.f32	s0, s20
 8002d7e:	eef0 0a6a 	vmov.f32	s1, s21
 8002d82:	f003 fe21 	bl	80069c8 <atan2>
 8002d86:	ec51 0b10 	vmov	r0, r1, d0
 8002d8a:	f7fd ff15 	bl	8000bb8 <__aeabi_d2f>
    *theta = atan2(-ax, sqrt(ay * ay + az * az));
 8002d8e:	eef1 7a49 	vneg.f32	s15, s18
    *phi = atan2(ay, sqrt(ax * ax + az * az));
 8002d92:	4603      	mov	r3, r0
    *theta = atan2(-ax, sqrt(ay * ay + az * az));
 8002d94:	eea8 8aa8 	vfma.f32	s16, s17, s17
    *phi = atan2(ay, sqrt(ax * ax + az * az));
 8002d98:	602b      	str	r3, [r5, #0]
    *theta = atan2(-ax, sqrt(ay * ay + az * az));
 8002d9a:	ee17 0a90 	vmov	r0, s15
 8002d9e:	f7fd fbdb 	bl	8000558 <__aeabi_f2d>
 8002da2:	4602      	mov	r2, r0
 8002da4:	460b      	mov	r3, r1
 8002da6:	ee18 0a10 	vmov	r0, s16
 8002daa:	ec43 2b18 	vmov	d8, r2, r3
 8002dae:	f7fd fbd3 	bl	8000558 <__aeabi_f2d>
 8002db2:	ec41 0b10 	vmov	d0, r0, r1
 8002db6:	f003 fe09 	bl	80069cc <sqrt>
 8002dba:	eeb0 1a40 	vmov.f32	s2, s0
 8002dbe:	eef0 1a60 	vmov.f32	s3, s1
 8002dc2:	eeb0 0a48 	vmov.f32	s0, s16
 8002dc6:	eef0 0a68 	vmov.f32	s1, s17
 8002dca:	f003 fdfd 	bl	80069c8 <atan2>
 8002dce:	ec51 0b10 	vmov	r0, r1, d0
 8002dd2:	f7fd fef1 	bl	8000bb8 <__aeabi_d2f>
}
 8002dd6:	ecbd 8b06 	vpop	{d8-d10}
    *theta = atan2(-ax, sqrt(ay * ay + az * az));
 8002dda:	6020      	str	r0, [r4, #0]
}
 8002ddc:	bd38      	pop	{r3, r4, r5, pc}
 8002dde:	bf00      	nop

08002de0 <Get_GyroBias>:

// <---- ------ Get Accel Angles ------ ---->
void Get_GyroBias(ComplementaryFilter *cf, float gx, float gy, float gz, uint16_t N)
{
 8002de0:	b570      	push	{r4, r5, r6, lr}
	cf->bx = cf->by = cf->bz = 0.0f;
 8002de2:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8002e80 <Get_GyroBias+0xa0>
{
 8002de6:	ed2d 8b04 	vpush	{d8-d9}
 8002dea:	4604      	mov	r4, r0
	cf->bx = cf->by = cf->bz = 0.0f;
 8002dec:	edc0 7a02 	vstr	s15, [r0, #8]
 8002df0:	edc0 7a01 	vstr	s15, [r0, #4]
 8002df4:	edc0 7a00 	vstr	s15, [r0]

	for(uint16_t i = 0; i < N; i++)
 8002df8:	460e      	mov	r6, r1
 8002dfa:	b3e1      	cbz	r1, 8002e76 <Get_GyroBias+0x96>
 8002dfc:	eeb0 8a40 	vmov.f32	s16, s0
 8002e00:	eef0 8a60 	vmov.f32	s17, s1
 8002e04:	eeb0 9a41 	vmov.f32	s18, s2
 8002e08:	2500      	movs	r5, #0
 8002e0a:	eef0 6a67 	vmov.f32	s13, s15
 8002e0e:	eeb0 7a67 	vmov.f32	s14, s15
 8002e12:	e005      	b.n	8002e20 <Get_GyroBias+0x40>
	osDelay(1);
#else
	HAL_Delay(1);
#endif
	}
	cf->bx /= N;
 8002e14:	ed94 7a00 	vldr	s14, [r4]
	cf->by /= N;
 8002e18:	edd4 6a01 	vldr	s13, [r4, #4]
	cf->bz /= N;
 8002e1c:	edd4 7a02 	vldr	s15, [r4, #8]
		cf->bx += gx;
 8002e20:	ee38 7a07 	vadd.f32	s14, s16, s14
		cf->by += gy;
 8002e24:	ee78 6aa6 	vadd.f32	s13, s17, s13
		cf->bz += gz;
 8002e28:	ee79 7a27 	vadd.f32	s15, s18, s15
		cf->bx += gx;
 8002e2c:	ed84 7a00 	vstr	s14, [r4]
		cf->by += gy;
 8002e30:	edc4 6a01 	vstr	s13, [r4, #4]
		cf->bz += gz;
 8002e34:	edc4 7a02 	vstr	s15, [r4, #8]
	osDelay(1);
 8002e38:	2001      	movs	r0, #1
	for(uint16_t i = 0; i < N; i++)
 8002e3a:	3501      	adds	r5, #1
	osDelay(1);
 8002e3c:	f000 f8e8 	bl	8003010 <osDelay>
	for(uint16_t i = 0; i < N; i++)
 8002e40:	42ae      	cmp	r6, r5
 8002e42:	d1e7      	bne.n	8002e14 <Get_GyroBias+0x34>
	cf->bx /= N;
 8002e44:	ed94 6a00 	vldr	s12, [r4]
	cf->by /= N;
 8002e48:	edd4 6a01 	vldr	s13, [r4, #4]
	cf->bz /= N;
 8002e4c:	edd4 7a02 	vldr	s15, [r4, #8]
	cf->bx /= N;
 8002e50:	ee07 6a10 	vmov	s14, r6
 8002e54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8002e58:	ecbd 8b04 	vpop	{d8-d9}
	cf->bx /= N;
 8002e5c:	eec6 5a07 	vdiv.f32	s11, s12, s14
	cf->by /= N;
 8002e60:	ee86 6a87 	vdiv.f32	s12, s13, s14
	cf->bz /= N;
 8002e64:	eec7 6a87 	vdiv.f32	s13, s15, s14
	cf->bx /= N;
 8002e68:	edc4 5a00 	vstr	s11, [r4]
	cf->by /= N;
 8002e6c:	ed84 6a01 	vstr	s12, [r4, #4]
	cf->bz /= N;
 8002e70:	edc4 6a02 	vstr	s13, [r4, #8]
}
 8002e74:	bd70      	pop	{r4, r5, r6, pc}
	for(uint16_t i = 0; i < N; i++)
 8002e76:	eef0 6a67 	vmov.f32	s13, s15
 8002e7a:	eeb0 6a67 	vmov.f32	s12, s15
 8002e7e:	e7e7      	b.n	8002e50 <Get_GyroBias+0x70>
 8002e80:	00000000 	.word	0x00000000

08002e84 <Complementary_Update>:

void Complementary_Update(ComplementaryFilter *cf, float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 8002e84:	b510      	push	{r4, lr}
 8002e86:	ed2d 8b0c 	vpush	{d8-d13}
 8002e8a:	4604      	mov	r4, r0
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	eeb0 da43 	vmov.f32	s26, s6
 8002e92:	eeb0 ba61 	vmov.f32	s22, s3
 8002e96:	eef0 ba42 	vmov.f32	s23, s4
 8002e9a:	eeb0 ca62 	vmov.f32	s24, s5
 8002e9e:	eeb0 9a60 	vmov.f32	s18, s1
 8002ea2:	eef0 9a41 	vmov.f32	s19, s2
 8002ea6:	eeb0 8a40 	vmov.f32	s16, s0
	cf->current_tick = HAL_GetTick();
 8002eaa:	f7fe fc63 	bl	8001774 <HAL_GetTick>
	cf->dt = (cf->current_tick - cf->last_tick) / 1000.0f;
 8002eae:	69a3      	ldr	r3, [r4, #24]
 8002eb0:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8002f78 <Complementary_Update+0xf4>
    gx -= cf->bx;
    gy -= cf->by;
    gz -= cf->bz;

    // Calculate Euler angle derivatives
    float phi_dot = gx + sinf(cf->phi_hat) * tanf(cf->theta_hat) * gy + cosf(cf->phi_hat) * tanf(cf->theta_hat) * gz;
 8002eb4:	edd4 aa03 	vldr	s21, [r4, #12]
	cf->dt = (cf->current_tick - cf->last_tick) / 1000.0f;
 8002eb8:	1ac3      	subs	r3, r0, r3
 8002eba:	ee07 3a90 	vmov	s15, r3
 8002ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
	cf->last_tick = cf->current_tick;
 8002ec2:	e9c4 0006 	strd	r0, r0, [r4, #24]
	cf->dt = (cf->current_tick - cf->last_tick) / 1000.0f;
 8002ec6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    gy -= cf->by;
 8002eca:	edd4 6a01 	vldr	s13, [r4, #4]
    gz -= cf->bz;
 8002ece:	edd4 7a02 	vldr	s15, [r4, #8]
	cf->dt = (cf->current_tick - cf->last_tick) / 1000.0f;
 8002ed2:	ed84 7a08 	vstr	s14, [r4, #32]
    float phi_dot = gx + sinf(cf->phi_hat) * tanf(cf->theta_hat) * gy + cosf(cf->phi_hat) * tanf(cf->theta_hat) * gz;
 8002ed6:	eeb0 0a6a 	vmov.f32	s0, s21
    gy -= cf->by;
 8002eda:	ee39 9a66 	vsub.f32	s18, s18, s13
    gz -= cf->bz;
 8002ede:	ee79 9ae7 	vsub.f32	s19, s19, s15
    float phi_dot = gx + sinf(cf->phi_hat) * tanf(cf->theta_hat) * gy + cosf(cf->phi_hat) * tanf(cf->theta_hat) * gz;
 8002ee2:	f003 fde3 	bl	8006aac <sinf>
 8002ee6:	edd4 ca04 	vldr	s25, [r4, #16]
 8002eea:	eef0 8a40 	vmov.f32	s17, s0
 8002eee:	eeb0 0a6c 	vmov.f32	s0, s25
 8002ef2:	f003 fe21 	bl	8006b38 <tanf>
    gx -= cf->bx;
 8002ef6:	edd4 7a00 	vldr	s15, [r4]
 8002efa:	ee38 8a67 	vsub.f32	s16, s16, s15
    float phi_dot = gx + sinf(cf->phi_hat) * tanf(cf->theta_hat) * gy + cosf(cf->phi_hat) * tanf(cf->theta_hat) * gz;
 8002efe:	ee68 7a80 	vmul.f32	s15, s17, s0
 8002f02:	eeb0 aa40 	vmov.f32	s20, s0
 8002f06:	eeb0 0a6a 	vmov.f32	s0, s21
 8002f0a:	eea7 8a89 	vfma.f32	s16, s15, s18
 8002f0e:	f003 fd89 	bl	8006a24 <cosf>
    float theta_dot = cosf(cf->phi_hat) * gy - sinf(cf->phi_hat) * gz;
 8002f12:	ee69 8ae8 	vnmul.f32	s17, s19, s17
    float phi_dot = gx + sinf(cf->phi_hat) * tanf(cf->theta_hat) * gy + cosf(cf->phi_hat) * tanf(cf->theta_hat) * gz;
 8002f16:	ee2a aa00 	vmul.f32	s20, s20, s0
 8002f1a:	eef0 7a40 	vmov.f32	s15, s0
    float theta_dot = cosf(cf->phi_hat) * gy - sinf(cf->phi_hat) * gz;
 8002f1e:	eee7 8a89 	vfma.f32	s17, s15, s18

    // Get accelerometer angles
    float phi_acc, theta_acc;
    Complementary_Get_AccelAngles(ax, ay, az, &phi_acc, &theta_acc);
 8002f22:	a901      	add	r1, sp, #4
 8002f24:	4668      	mov	r0, sp
    float phi_dot = gx + sinf(cf->phi_hat) * tanf(cf->theta_hat) * gy + cosf(cf->phi_hat) * tanf(cf->theta_hat) * gz;
 8002f26:	eeaa 8a29 	vfma.f32	s16, s20, s19
    Complementary_Get_AccelAngles(ax, ay, az, &phi_acc, &theta_acc);
 8002f2a:	eeb0 1a4c 	vmov.f32	s2, s24
 8002f2e:	eef0 0a6b 	vmov.f32	s1, s23
 8002f32:	eeb0 0a4b 	vmov.f32	s0, s22
 8002f36:	f7ff fefd 	bl	8002d34 <Complementary_Get_AccelAngles>

    // Complementary filter update
    cf->phi_hat = (1.0f - cf->alpha) * (cf->phi_hat + dt * phi_dot) + cf->alpha * phi_acc;
 8002f3a:	edd4 7a05 	vldr	s15, [r4, #20]
 8002f3e:	ed9d 7a00 	vldr	s14, [sp]
    cf->theta_hat = (1.0f - cf->alpha) * (cf->theta_hat + dt * theta_dot) + cf->alpha * theta_acc;
 8002f42:	ed9d 6a01 	vldr	s12, [sp, #4]
    cf->phi_hat = (1.0f - cf->alpha) * (cf->phi_hat + dt * phi_dot) + cf->alpha * phi_acc;
 8002f46:	eee8 aa0d 	vfma.f32	s21, s16, s26
    cf->theta_hat = (1.0f - cf->alpha) * (cf->theta_hat + dt * theta_dot) + cf->alpha * theta_acc;
 8002f4a:	eee8 ca8d 	vfma.f32	s25, s17, s26
    cf->phi_hat = (1.0f - cf->alpha) * (cf->phi_hat + dt * phi_dot) + cf->alpha * phi_acc;
 8002f4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f52:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f56:	ee27 7a87 	vmul.f32	s14, s15, s14
    cf->theta_hat = (1.0f - cf->alpha) * (cf->theta_hat + dt * theta_dot) + cf->alpha * theta_acc;
 8002f5a:	ee67 7a86 	vmul.f32	s15, s15, s12
    cf->phi_hat = (1.0f - cf->alpha) * (cf->phi_hat + dt * phi_dot) + cf->alpha * phi_acc;
 8002f5e:	eea6 7aaa 	vfma.f32	s14, s13, s21
    cf->theta_hat = (1.0f - cf->alpha) * (cf->theta_hat + dt * theta_dot) + cf->alpha * theta_acc;
 8002f62:	eee6 7aac 	vfma.f32	s15, s13, s25
    cf->phi_hat = (1.0f - cf->alpha) * (cf->phi_hat + dt * phi_dot) + cf->alpha * phi_acc;
 8002f66:	ed84 7a03 	vstr	s14, [r4, #12]
    cf->theta_hat = (1.0f - cf->alpha) * (cf->theta_hat + dt * theta_dot) + cf->alpha * theta_acc;
 8002f6a:	edc4 7a04 	vstr	s15, [r4, #16]
}
 8002f6e:	b002      	add	sp, #8
 8002f70:	ecbd 8b0c 	vpop	{d8-d13}
 8002f74:	bd10      	pop	{r4, pc}
 8002f76:	bf00      	nop
 8002f78:	447a0000 	.word	0x447a0000

08002f7c <Complementary_Get_Roll>:

float Complementary_Get_Roll(ComplementaryFilter *cf)
{
    return RAD2DEG(cf->phi_hat);
 8002f7c:	ed90 0a03 	vldr	s0, [r0, #12]
 8002f80:	eddf 7a02 	vldr	s15, [pc, #8]	@ 8002f8c <Complementary_Get_Roll+0x10>
}
 8002f84:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	42652ee1 	.word	0x42652ee1

08002f90 <Complementary_Get_Pitch>:

float Complementary_Get_Pitch(ComplementaryFilter *cf)
{
    return RAD2DEG(cf->theta_hat);
 8002f90:	ed90 0a04 	vldr	s0, [r0, #16]
 8002f94:	eddf 7a02 	vldr	s15, [pc, #8]	@ 8002fa0 <Complementary_Get_Pitch+0x10>
}
 8002f98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	42652ee1 	.word	0x42652ee1

08002fa4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002fa4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8002fa6:	f000 fb47 	bl	8003638 <vTaskStartScheduler>
  
  return osOK;
}
 8002faa:	2000      	movs	r0, #0
 8002fac:	bd08      	pop	{r3, pc}
 8002fae:	bf00      	nop

08002fb0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002fb0:	b570      	push	{r4, r5, r6, lr}
 8002fb2:	4684      	mov	ip, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002fb4:	6945      	ldr	r5, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002fb6:	f8dc 2010 	ldr.w	r2, [ip, #16]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002fba:	6840      	ldr	r0, [r0, #4]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002fbc:	f9bc e008 	ldrsh.w	lr, [ip, #8]
{
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002fc4:	f8dc 1000 	ldr.w	r1, [ip]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002fc8:	b17d      	cbz	r5, 8002fea <osThreadCreate+0x3a>
 8002fca:	f8dc 6018 	ldr.w	r6, [ip, #24]
 8002fce:	b166      	cbz	r6, 8002fea <osThreadCreate+0x3a>
  if (priority != osPriorityError) {
 8002fd0:	f1be 0f84 	cmp.w	lr, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8002fd4:	bf14      	ite	ne
 8002fd6:	f10e 0403 	addne.w	r4, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002fda:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002fdc:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8002fe0:	9400      	str	r4, [sp, #0]
 8002fe2:	f000 fabf 	bl	8003564 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8002fe6:	b006      	add	sp, #24
 8002fe8:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8002fea:	f1be 0f84 	cmp.w	lr, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8002fee:	bf14      	ite	ne
 8002ff0:	f10e 0403 	addne.w	r4, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002ff4:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002ff6:	9400      	str	r4, [sp, #0]
 8002ff8:	ac05      	add	r4, sp, #20
 8002ffa:	b292      	uxth	r2, r2
 8002ffc:	9401      	str	r4, [sp, #4]
 8002ffe:	f000 faeb 	bl	80035d8 <xTaskCreate>
 8003002:	2801      	cmp	r0, #1
  return handle;
 8003004:	bf0c      	ite	eq
 8003006:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8003008:	2000      	movne	r0, #0
}
 800300a:	b006      	add	sp, #24
 800300c:	bd70      	pop	{r4, r5, r6, pc}
 800300e:	bf00      	nop

08003010 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003010:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003012:	2801      	cmp	r0, #1
 8003014:	bf38      	it	cc
 8003016:	2001      	movcc	r0, #1
 8003018:	f000 fcaa 	bl	8003970 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800301c:	2000      	movs	r0, #0
 800301e:	bd08      	pop	{r3, pc}

08003020 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003020:	4603      	mov	r3, r0
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003022:	6882      	ldr	r2, [r0, #8]
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003024:	6859      	ldr	r1, [r3, #4]
 8003026:	6800      	ldr	r0, [r0, #0]
  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003028:	b14a      	cbz	r2, 800303e <osMessageCreate+0x1e>
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	b13b      	cbz	r3, 800303e <osMessageCreate+0x1e>
{
 800302e:	b510      	push	{r4, lr}
 8003030:	b082      	sub	sp, #8
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003032:	2400      	movs	r4, #0
 8003034:	9400      	str	r4, [sp, #0]
 8003036:	f000 f895 	bl	8003164 <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800303a:	b002      	add	sp, #8
 800303c:	bd10      	pop	{r4, pc}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800303e:	2200      	movs	r2, #0
 8003040:	f000 b8e2 	b.w	8003208 <xQueueGenericCreate>

08003044 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003044:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003048:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800304c:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800304e:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003052:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003056:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop

0800305c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800305c:	2300      	movs	r3, #0
 800305e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop

08003064 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003064:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8003066:	6803      	ldr	r3, [r0, #0]
{
 8003068:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800306a:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 800306c:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800306e:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003072:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003074:	6091      	str	r1, [r2, #8]
}
 8003076:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 800307a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800307c:	6003      	str	r3, [r0, #0]
}
 800307e:	4770      	bx	lr

08003080 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003080:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003082:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003084:	1c6b      	adds	r3, r5, #1
 8003086:	d010      	beq.n	80030aa <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003088:	f100 0308 	add.w	r3, r0, #8
 800308c:	461c      	mov	r4, r3
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	42aa      	cmp	r2, r5
 8003094:	d9fa      	bls.n	800308c <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8003096:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8003098:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800309a:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800309c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800309e:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80030a0:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80030a2:	6108      	str	r0, [r1, #16]
}
 80030a4:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 80030a6:	6002      	str	r2, [r0, #0]
}
 80030a8:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80030aa:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80030ac:	6863      	ldr	r3, [r4, #4]
 80030ae:	e7f2      	b.n	8003096 <vListInsert+0x16>

080030b0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80030b0:	6903      	ldr	r3, [r0, #16]
{
 80030b2:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80030b4:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80030b8:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80030ba:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 80030bc:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80030be:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80030c0:	bf08      	it	eq
 80030c2:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 80030c4:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80030c6:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 80030ca:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 80030cc:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 80030ce:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80030d0:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80030d2:	6818      	ldr	r0, [r3, #0]
}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop

080030d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80030d8:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = xQueue;

	configASSERT( pxQueue );
 80030da:	b1e0      	cbz	r0, 8003116 <xQueueGenericReset+0x3e>
 80030dc:	4604      	mov	r4, r0
 80030de:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
 80030e0:	f000 fd60 	bl	8003ba4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030e4:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 80030e8:	6821      	ldr	r1, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80030ea:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030ec:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030f0:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030f2:	440a      	add	r2, r1
 80030f4:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80030f6:	2200      	movs	r2, #0
 80030f8:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030fa:	440b      	add	r3, r1
		pxQueue->cRxLock = queueUNLOCKED;
 80030fc:	22ff      	movs	r2, #255	@ 0xff
 80030fe:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003102:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8003104:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003108:	b975      	cbnz	r5, 8003128 <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800310a:	6923      	ldr	r3, [r4, #16]
 800310c:	b9c3      	cbnz	r3, 8003140 <xQueueGenericReset+0x68>
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
 800310e:	f000 fd6b 	bl	8003be8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8003112:	2001      	movs	r0, #1
 8003114:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800311a:	f383 8811 	msr	BASEPRI, r3
 800311e:	f3bf 8f6f 	isb	sy
 8003122:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8003126:	e7fe      	b.n	8003126 <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003128:	f104 0010 	add.w	r0, r4, #16
 800312c:	f7ff ff8a 	bl	8003044 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003130:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003134:	f7ff ff86 	bl	8003044 <vListInitialise>
	taskEXIT_CRITICAL();
 8003138:	f000 fd56 	bl	8003be8 <vPortExitCritical>
}
 800313c:	2001      	movs	r0, #1
 800313e:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003140:	f104 0010 	add.w	r0, r4, #16
 8003144:	f000 fc82 	bl	8003a4c <xTaskRemoveFromEventList>
 8003148:	2800      	cmp	r0, #0
 800314a:	d0e0      	beq.n	800310e <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800314c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003150:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003154:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003158:	f3bf 8f4f 	dsb	sy
 800315c:	f3bf 8f6f 	isb	sy
 8003160:	e7d5      	b.n	800310e <xQueueGenericReset+0x36>
 8003162:	bf00      	nop

08003164 <xQueueGenericCreateStatic>:

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003164:	b940      	cbnz	r0, 8003178 <xQueueGenericCreateStatic+0x14>
 8003166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800316a:	f383 8811 	msr	BASEPRI, r3
 800316e:	f3bf 8f6f 	isb	sy
 8003172:	f3bf 8f4f 	dsb	sy
 8003176:	e7fe      	b.n	8003176 <xQueueGenericCreateStatic+0x12>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003178:	b18b      	cbz	r3, 800319e <xQueueGenericCreateStatic+0x3a>
	{
 800317a:	b510      	push	{r4, lr}
 800317c:	b084      	sub	sp, #16

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800317e:	b38a      	cbz	r2, 80031e4 <xQueueGenericCreateStatic+0x80>
 8003180:	b1b1      	cbz	r1, 80031b0 <xQueueGenericCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003182:	2448      	movs	r4, #72	@ 0x48
 8003184:	9403      	str	r4, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003186:	9c03      	ldr	r4, [sp, #12]
 8003188:	2c48      	cmp	r4, #72	@ 0x48
 800318a:	d01a      	beq.n	80031c2 <xQueueGenericCreateStatic+0x5e>
 800318c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	e7fe      	b.n	800319c <xQueueGenericCreateStatic+0x38>
 800319e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80031ae:	e7fe      	b.n	80031ae <xQueueGenericCreateStatic+0x4a>
 80031b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031b4:	f383 8811 	msr	BASEPRI, r3
 80031b8:	f3bf 8f6f 	isb	sy
 80031bc:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80031c0:	e7fe      	b.n	80031c0 <xQueueGenericCreateStatic+0x5c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80031c2:	9c03      	ldr	r4, [sp, #12]
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80031c4:	601a      	str	r2, [r3, #0]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80031c6:	f04f 0c01 	mov.w	ip, #1
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
 80031ca:	e9c3 010f 	strd	r0, r1, [r3, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80031ce:	f883 c046 	strb.w	ip, [r3, #70]	@ 0x46
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80031d2:	4661      	mov	r1, ip
 80031d4:	4618      	mov	r0, r3
 80031d6:	9301      	str	r3, [sp, #4]
 80031d8:	f7ff ff7e 	bl	80030d8 <xQueueGenericReset>
	}
 80031dc:	9b01      	ldr	r3, [sp, #4]
 80031de:	4618      	mov	r0, r3
 80031e0:	b004      	add	sp, #16
 80031e2:	bd10      	pop	{r4, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80031e4:	b939      	cbnz	r1, 80031f6 <xQueueGenericCreateStatic+0x92>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80031e6:	2248      	movs	r2, #72	@ 0x48
 80031e8:	9203      	str	r2, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80031ea:	9a03      	ldr	r2, [sp, #12]
 80031ec:	2a48      	cmp	r2, #72	@ 0x48
 80031ee:	d1cd      	bne.n	800318c <xQueueGenericCreateStatic+0x28>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80031f0:	9a03      	ldr	r2, [sp, #12]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80031f2:	461a      	mov	r2, r3
 80031f4:	e7e6      	b.n	80031c4 <xQueueGenericCreateStatic+0x60>
 80031f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031fa:	f383 8811 	msr	BASEPRI, r3
 80031fe:	f3bf 8f6f 	isb	sy
 8003202:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003206:	e7fe      	b.n	8003206 <xQueueGenericCreateStatic+0xa2>

08003208 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003208:	b940      	cbnz	r0, 800321c <xQueueGenericCreate+0x14>
 800320a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800320e:	f383 8811 	msr	BASEPRI, r3
 8003212:	f3bf 8f6f 	isb	sy
 8003216:	f3bf 8f4f 	dsb	sy
 800321a:	e7fe      	b.n	800321a <xQueueGenericCreate+0x12>
	{
 800321c:	b570      	push	{r4, r5, r6, lr}
 800321e:	4604      	mov	r4, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003220:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003224:	3048      	adds	r0, #72	@ 0x48
 8003226:	460d      	mov	r5, r1
 8003228:	f000 fe08 	bl	8003e3c <pvPortMalloc>
		if( pxNewQueue != NULL )
 800322c:	4606      	mov	r6, r0
 800322e:	b160      	cbz	r0, 800324a <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003230:	2300      	movs	r3, #0
 8003232:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8003236:	b155      	cbz	r5, 800324e <xQueueGenericCreate+0x46>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003238:	f100 0348 	add.w	r3, r0, #72	@ 0x48
	pxNewQueue->uxItemSize = uxItemSize;
 800323c:	e9c6 450f 	strd	r4, r5, [r6, #60]	@ 0x3c
 8003240:	6033      	str	r3, [r6, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003242:	2101      	movs	r1, #1
 8003244:	4630      	mov	r0, r6
 8003246:	f7ff ff47 	bl	80030d8 <xQueueGenericReset>
	}
 800324a:	4630      	mov	r0, r6
 800324c:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800324e:	4603      	mov	r3, r0
 8003250:	e7f4      	b.n	800323c <xQueueGenericCreate+0x34>
 8003252:	bf00      	nop

08003254 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003258:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800325a:	f000 fca3 	bl	8003ba4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800325e:	4a33      	ldr	r2, [pc, #204]	@ (800332c <prvAddNewTaskToReadyList+0xd8>)
		if( pxCurrentTCB == NULL )
 8003260:	4d33      	ldr	r5, [pc, #204]	@ (8003330 <prvAddNewTaskToReadyList+0xdc>)
		uxCurrentNumberOfTasks++;
 8003262:	6813      	ldr	r3, [r2, #0]
 8003264:	3301      	adds	r3, #1
 8003266:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003268:	682b      	ldr	r3, [r5, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d031      	beq.n	80032d2 <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800326e:	4e31      	ldr	r6, [pc, #196]	@ (8003334 <prvAddNewTaskToReadyList+0xe0>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003270:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8003272:	6832      	ldr	r2, [r6, #0]
 8003274:	b332      	cbz	r2, 80032c4 <prvAddNewTaskToReadyList+0x70>
 8003276:	4f30      	ldr	r7, [pc, #192]	@ (8003338 <prvAddNewTaskToReadyList+0xe4>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003278:	4830      	ldr	r0, [pc, #192]	@ (800333c <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800327a:	4931      	ldr	r1, [pc, #196]	@ (8003340 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 800327c:	6802      	ldr	r2, [r0, #0]
 800327e:	3201      	adds	r2, #1
 8003280:	6002      	str	r2, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003282:	6808      	ldr	r0, [r1, #0]
 8003284:	2201      	movs	r2, #1
 8003286:	409a      	lsls	r2, r3
 8003288:	4302      	orrs	r2, r0
 800328a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800328e:	600a      	str	r2, [r1, #0]
 8003290:	eb07 0083 	add.w	r0, r7, r3, lsl #2
 8003294:	1d21      	adds	r1, r4, #4
 8003296:	f7ff fee5 	bl	8003064 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800329a:	f000 fca5 	bl	8003be8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800329e:	6833      	ldr	r3, [r6, #0]
 80032a0:	b173      	cbz	r3, 80032c0 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80032a2:	682a      	ldr	r2, [r5, #0]
 80032a4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80032a6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d209      	bcs.n	80032c0 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80032ac:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80032b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032b4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80032c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80032c4:	682a      	ldr	r2, [r5, #0]
 80032c6:	4f1c      	ldr	r7, [pc, #112]	@ (8003338 <prvAddNewTaskToReadyList+0xe4>)
 80032c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032ca:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80032cc:	bf98      	it	ls
 80032ce:	602c      	strls	r4, [r5, #0]
 80032d0:	e7d2      	b.n	8003278 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 80032d2:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80032d4:	6813      	ldr	r3, [r2, #0]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d003      	beq.n	80032e2 <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80032da:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80032dc:	4f16      	ldr	r7, [pc, #88]	@ (8003338 <prvAddNewTaskToReadyList+0xe4>)
 80032de:	4e15      	ldr	r6, [pc, #84]	@ (8003334 <prvAddNewTaskToReadyList+0xe0>)
 80032e0:	e7ca      	b.n	8003278 <prvAddNewTaskToReadyList+0x24>
 80032e2:	4f15      	ldr	r7, [pc, #84]	@ (8003338 <prvAddNewTaskToReadyList+0xe4>)
 80032e4:	463e      	mov	r6, r7
 80032e6:	f107 088c 	add.w	r8, r7, #140	@ 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80032ea:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032ec:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80032ee:	f7ff fea9 	bl	8003044 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032f2:	4546      	cmp	r6, r8
 80032f4:	d1f9      	bne.n	80032ea <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 80032f6:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 800335c <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 80032fa:	4e12      	ldr	r6, [pc, #72]	@ (8003344 <prvAddNewTaskToReadyList+0xf0>)
	vListInitialise( &xDelayedTaskList1 );
 80032fc:	4640      	mov	r0, r8
 80032fe:	f7ff fea1 	bl	8003044 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003302:	4630      	mov	r0, r6
 8003304:	f7ff fe9e 	bl	8003044 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003308:	480f      	ldr	r0, [pc, #60]	@ (8003348 <prvAddNewTaskToReadyList+0xf4>)
 800330a:	f7ff fe9b 	bl	8003044 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800330e:	480f      	ldr	r0, [pc, #60]	@ (800334c <prvAddNewTaskToReadyList+0xf8>)
 8003310:	f7ff fe98 	bl	8003044 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003314:	480e      	ldr	r0, [pc, #56]	@ (8003350 <prvAddNewTaskToReadyList+0xfc>)
 8003316:	f7ff fe95 	bl	8003044 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800331a:	4b0e      	ldr	r3, [pc, #56]	@ (8003354 <prvAddNewTaskToReadyList+0x100>)
 800331c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003320:	4b0d      	ldr	r3, [pc, #52]	@ (8003358 <prvAddNewTaskToReadyList+0x104>)
 8003322:	601e      	str	r6, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003324:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003326:	4e03      	ldr	r6, [pc, #12]	@ (8003334 <prvAddNewTaskToReadyList+0xe0>)
}
 8003328:	e7a6      	b.n	8003278 <prvAddNewTaskToReadyList+0x24>
 800332a:	bf00      	nop
 800332c:	200005cc 	.word	0x200005cc
 8003330:	200006cc 	.word	0x200006cc
 8003334:	200005c0 	.word	0x200005c0
 8003338:	20000640 	.word	0x20000640
 800333c:	200005b0 	.word	0x200005b0
 8003340:	200005c4 	.word	0x200005c4
 8003344:	20000618 	.word	0x20000618
 8003348:	200005fc 	.word	0x200005fc
 800334c:	200005e8 	.word	0x200005e8
 8003350:	200005d0 	.word	0x200005d0
 8003354:	20000614 	.word	0x20000614
 8003358:	20000610 	.word	0x20000610
 800335c:	2000062c 	.word	0x2000062c

08003360 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003362:	4b21      	ldr	r3, [pc, #132]	@ (80033e8 <prvAddCurrentTaskToDelayedList+0x88>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003364:	4d21      	ldr	r5, [pc, #132]	@ (80033ec <prvAddCurrentTaskToDelayedList+0x8c>)
const TickType_t xConstTickCount = xTickCount;
 8003366:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003368:	682b      	ldr	r3, [r5, #0]
{
 800336a:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800336c:	1d18      	adds	r0, r3, #4
{
 800336e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003370:	f7ff fe9e 	bl	80030b0 <uxListRemove>
 8003374:	b940      	cbnz	r0, 8003388 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003376:	682b      	ldr	r3, [r5, #0]
 8003378:	491d      	ldr	r1, [pc, #116]	@ (80033f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800337a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337c:	2201      	movs	r2, #1
 800337e:	409a      	lsls	r2, r3
 8003380:	680b      	ldr	r3, [r1, #0]
 8003382:	ea23 0302 	bic.w	r3, r3, r2
 8003386:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003388:	1c63      	adds	r3, r4, #1
 800338a:	d00f      	beq.n	80033ac <prvAddCurrentTaskToDelayedList+0x4c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800338c:	682b      	ldr	r3, [r5, #0]
 800338e:	1934      	adds	r4, r6, r4
 8003390:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8003392:	d210      	bcs.n	80033b6 <prvAddCurrentTaskToDelayedList+0x56>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003394:	4b17      	ldr	r3, [pc, #92]	@ (80033f4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003396:	6818      	ldr	r0, [r3, #0]
 8003398:	6829      	ldr	r1, [r5, #0]
 800339a:	3104      	adds	r1, #4
 800339c:	f7ff fe70 	bl	8003080 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80033a0:	4b15      	ldr	r3, [pc, #84]	@ (80033f8 <prvAddCurrentTaskToDelayedList+0x98>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	42a2      	cmp	r2, r4
 80033a6:	d900      	bls.n	80033aa <prvAddCurrentTaskToDelayedList+0x4a>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80033a8:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80033aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80033ac:	b9a7      	cbnz	r7, 80033d8 <prvAddCurrentTaskToDelayedList+0x78>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80033ae:	682b      	ldr	r3, [r5, #0]
 80033b0:	1e72      	subs	r2, r6, #1
 80033b2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80033b4:	b13e      	cbz	r6, 80033c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033b6:	4b11      	ldr	r3, [pc, #68]	@ (80033fc <prvAddCurrentTaskToDelayedList+0x9c>)
 80033b8:	6818      	ldr	r0, [r3, #0]
 80033ba:	6829      	ldr	r1, [r5, #0]
}
 80033bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033c0:	3104      	adds	r1, #4
 80033c2:	f7ff be5d 	b.w	8003080 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033c6:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80033c8:	6818      	ldr	r0, [r3, #0]
 80033ca:	6829      	ldr	r1, [r5, #0]
 80033cc:	3104      	adds	r1, #4
 80033ce:	f7ff fe57 	bl	8003080 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80033d2:	4b09      	ldr	r3, [pc, #36]	@ (80033f8 <prvAddCurrentTaskToDelayedList+0x98>)
 80033d4:	681b      	ldr	r3, [r3, #0]
}
 80033d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033d8:	6829      	ldr	r1, [r5, #0]
 80033da:	4809      	ldr	r0, [pc, #36]	@ (8003400 <prvAddCurrentTaskToDelayedList+0xa0>)
}
 80033dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80033e0:	3104      	adds	r1, #4
 80033e2:	f7ff be3f 	b.w	8003064 <vListInsertEnd>
 80033e6:	bf00      	nop
 80033e8:	200005c8 	.word	0x200005c8
 80033ec:	200006cc 	.word	0x200006cc
 80033f0:	200005c4 	.word	0x200005c4
 80033f4:	20000614 	.word	0x20000614
 80033f8:	200005ac 	.word	0x200005ac
 80033fc:	20000610 	.word	0x20000610
 8003400:	200005d0 	.word	0x200005d0

08003404 <prvDeleteTCB>:
	{
 8003404:	b510      	push	{r4, lr}
 8003406:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003408:	304c      	adds	r0, #76	@ 0x4c
 800340a:	f001 fb75 	bl	8004af8 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800340e:	f894 309d 	ldrb.w	r3, [r4, #157]	@ 0x9d
 8003412:	b163      	cbz	r3, 800342e <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003414:	2b01      	cmp	r3, #1
 8003416:	d013      	beq.n	8003440 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003418:	2b02      	cmp	r3, #2
 800341a:	d010      	beq.n	800343e <prvDeleteTCB+0x3a>
 800341c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003420:	f383 8811 	msr	BASEPRI, r3
 8003424:	f3bf 8f6f 	isb	sy
 8003428:	f3bf 8f4f 	dsb	sy
 800342c:	e7fe      	b.n	800342c <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 800342e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003430:	f000 fd98 	bl	8003f64 <vPortFree>
				vPortFree( pxTCB );
 8003434:	4620      	mov	r0, r4
	}
 8003436:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800343a:	f000 bd93 	b.w	8003f64 <vPortFree>
	}
 800343e:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8003440:	4620      	mov	r0, r4
	}
 8003442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8003446:	f000 bd8d 	b.w	8003f64 <vPortFree>
 800344a:	bf00      	nop

0800344c <prvIdleTask>:
{
 800344c:	b580      	push	{r7, lr}
 800344e:	4c15      	ldr	r4, [pc, #84]	@ (80034a4 <prvIdleTask+0x58>)
 8003450:	4e15      	ldr	r6, [pc, #84]	@ (80034a8 <prvIdleTask+0x5c>)
 8003452:	4d16      	ldr	r5, [pc, #88]	@ (80034ac <prvIdleTask+0x60>)
 8003454:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80034b0 <prvIdleTask+0x64>
				taskYIELD();
 8003458:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 800345c:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 8003460:	e011      	b.n	8003486 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8003462:	f000 fb9f 	bl	8003ba4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003466:	68f3      	ldr	r3, [r6, #12]
 8003468:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800346a:	1d38      	adds	r0, r7, #4
 800346c:	f7ff fe20 	bl	80030b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003470:	682b      	ldr	r3, [r5, #0]
 8003472:	3b01      	subs	r3, #1
 8003474:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	3b01      	subs	r3, #1
 800347a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 800347c:	f000 fbb4 	bl	8003be8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8003480:	4638      	mov	r0, r7
 8003482:	f7ff ffbf 	bl	8003404 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003486:	6823      	ldr	r3, [r4, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1ea      	bne.n	8003462 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800348c:	f8da 3000 	ldr.w	r3, [sl]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d9f8      	bls.n	8003486 <prvIdleTask+0x3a>
				taskYIELD();
 8003494:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 8003498:	f3bf 8f4f 	dsb	sy
 800349c:	f3bf 8f6f 	isb	sy
 80034a0:	e7f1      	b.n	8003486 <prvIdleTask+0x3a>
 80034a2:	bf00      	nop
 80034a4:	200005e4 	.word	0x200005e4
 80034a8:	200005e8 	.word	0x200005e8
 80034ac:	200005cc 	.word	0x200005cc
 80034b0:	20000640 	.word	0x20000640

080034b4 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80034b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b8:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	@ 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80034bc:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80034c0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80034c2:	3a01      	subs	r2, #1
 80034c4:	eb05 0582 	add.w	r5, r5, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80034c8:	4606      	mov	r6, r0
 80034ca:	461f      	mov	r7, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80034cc:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 80034d0:	2900      	cmp	r1, #0
 80034d2:	d042      	beq.n	800355a <prvInitialiseNewTask.constprop.0+0xa6>
 80034d4:	f101 3cff 	add.w	ip, r1, #4294967295
 80034d8:	f104 0333 	add.w	r3, r4, #51	@ 0x33
 80034dc:	310f      	adds	r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80034de:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 80034e2:	f803 2f01 	strb.w	r2, [r3, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 80034e6:	b10a      	cbz	r2, 80034ec <prvInitialiseNewTask.constprop.0+0x38>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034e8:	458c      	cmp	ip, r1
 80034ea:	d1f8      	bne.n	80034de <prvInitialiseNewTask.constprop.0+0x2a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034ec:	2300      	movs	r3, #0
 80034ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034f2:	9b08      	ldr	r3, [sp, #32]
 80034f4:	2b06      	cmp	r3, #6
 80034f6:	bf28      	it	cs
 80034f8:	2306      	movcs	r3, #6
		pxNewTCB->uxMutexesHeld = 0;
 80034fa:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 80034fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003500:	6463      	str	r3, [r4, #68]	@ 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003502:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8003504:	f8c4 a048 	str.w	sl, [r4, #72]	@ 0x48
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003508:	4699      	mov	r9, r3
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800350a:	f7ff fda7 	bl	800305c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800350e:	f104 0018 	add.w	r0, r4, #24
 8003512:	f7ff fda3 	bl	800305c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003516:	f1c9 0307 	rsb	r3, r9, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800351a:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800351c:	61a3      	str	r3, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 800351e:	f8c4 a098 	str.w	sl, [r4, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003522:	4651      	mov	r1, sl
 8003524:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003526:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003528:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800352a:	f884 a09c 	strb.w	sl, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800352e:	f001 fac6 	bl	8004abe <memset>
 8003532:	4b0b      	ldr	r3, [pc, #44]	@ (8003560 <prvInitialiseNewTask.constprop.0+0xac>)
 8003534:	6523      	str	r3, [r4, #80]	@ 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003536:	4628      	mov	r0, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003538:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 800353c:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800353e:	463a      	mov	r2, r7
 8003540:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003542:	6565      	str	r5, [r4, #84]	@ 0x54
 8003544:	65a3      	str	r3, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003546:	f000 fb03 	bl	8003b50 <pxPortInitialiseStack>
 800354a:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800354c:	f1b8 0f00 	cmp.w	r8, #0
 8003550:	d001      	beq.n	8003556 <prvInitialiseNewTask.constprop.0+0xa2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003552:	f8c8 4000 	str.w	r4, [r8]
}
 8003556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800355a:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
 800355e:	e7c8      	b.n	80034f2 <prvInitialiseNewTask.constprop.0+0x3e>
 8003560:	20002a20 	.word	0x20002a20

08003564 <xTaskCreateStatic>:
	{
 8003564:	b530      	push	{r4, r5, lr}
 8003566:	b087      	sub	sp, #28
 8003568:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800356a:	b1c4      	cbz	r4, 800359e <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 800356c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800356e:	b16d      	cbz	r5, 800358c <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 8003570:	25a0      	movs	r5, #160	@ 0xa0
 8003572:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003574:	9d05      	ldr	r5, [sp, #20]
 8003576:	2da0      	cmp	r5, #160	@ 0xa0
 8003578:	d01a      	beq.n	80035b0 <xTaskCreateStatic+0x4c>
 800357a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800357e:	f383 8811 	msr	BASEPRI, r3
 8003582:	f3bf 8f6f 	isb	sy
 8003586:	f3bf 8f4f 	dsb	sy
 800358a:	e7fe      	b.n	800358a <xTaskCreateStatic+0x26>
 800358c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003590:	f383 8811 	msr	BASEPRI, r3
 8003594:	f3bf 8f6f 	isb	sy
 8003598:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800359c:	e7fe      	b.n	800359c <xTaskCreateStatic+0x38>
 800359e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a2:	f383 8811 	msr	BASEPRI, r3
 80035a6:	f3bf 8f6f 	isb	sy
 80035aa:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80035ae:	e7fe      	b.n	80035ae <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035b0:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80035b2:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80035b4:	2402      	movs	r4, #2
 80035b6:	f885 409d 	strb.w	r4, [r5, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80035ba:	ac04      	add	r4, sp, #16
 80035bc:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80035c0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80035c2:	9400      	str	r4, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80035c4:	9c05      	ldr	r4, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80035c6:	f7ff ff75 	bl	80034b4 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80035ca:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80035cc:	f7ff fe42 	bl	8003254 <prvAddNewTaskToReadyList>
	}
 80035d0:	9804      	ldr	r0, [sp, #16]
 80035d2:	b007      	add	sp, #28
 80035d4:	bd30      	pop	{r4, r5, pc}
 80035d6:	bf00      	nop

080035d8 <xTaskCreate>:
	{
 80035d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035dc:	4607      	mov	r7, r0
 80035de:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035e0:	0090      	lsls	r0, r2, #2
	{
 80035e2:	4615      	mov	r5, r2
 80035e4:	4688      	mov	r8, r1
 80035e6:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035e8:	f000 fc28 	bl	8003e3c <pvPortMalloc>
			if( pxStack != NULL )
 80035ec:	b1f0      	cbz	r0, 800362c <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80035ee:	4604      	mov	r4, r0
 80035f0:	20a0      	movs	r0, #160	@ 0xa0
 80035f2:	f000 fc23 	bl	8003e3c <pvPortMalloc>
				if( pxNewTCB != NULL )
 80035f6:	4606      	mov	r6, r0
 80035f8:	b1a8      	cbz	r0, 8003626 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 80035fa:	6304      	str	r4, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80035fc:	2400      	movs	r4, #0
 80035fe:	f886 409d 	strb.w	r4, [r6, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003602:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8003604:	9401      	str	r4, [sp, #4]
 8003606:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8003608:	9602      	str	r6, [sp, #8]
 800360a:	464b      	mov	r3, r9
 800360c:	462a      	mov	r2, r5
 800360e:	4641      	mov	r1, r8
 8003610:	4638      	mov	r0, r7
 8003612:	9400      	str	r4, [sp, #0]
 8003614:	f7ff ff4e 	bl	80034b4 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003618:	4630      	mov	r0, r6
 800361a:	f7ff fe1b 	bl	8003254 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800361e:	2001      	movs	r0, #1
	}
 8003620:	b005      	add	sp, #20
 8003622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8003626:	4620      	mov	r0, r4
 8003628:	f000 fc9c 	bl	8003f64 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800362c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8003630:	b005      	add	sp, #20
 8003632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003636:	bf00      	nop

08003638 <vTaskStartScheduler>:
{
 8003638:	b510      	push	{r4, lr}
 800363a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800363c:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800363e:	aa07      	add	r2, sp, #28
 8003640:	a906      	add	r1, sp, #24
 8003642:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003644:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003648:	f7fd fc9c 	bl	8000f84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800364c:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
 8003650:	4913      	ldr	r1, [pc, #76]	@ (80036a0 <vTaskStartScheduler+0x68>)
 8003652:	4814      	ldr	r0, [pc, #80]	@ (80036a4 <vTaskStartScheduler+0x6c>)
 8003654:	9400      	str	r4, [sp, #0]
 8003656:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800365a:	9a07      	ldr	r2, [sp, #28]
 800365c:	4623      	mov	r3, r4
 800365e:	f7ff ff81 	bl	8003564 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8003662:	b1d0      	cbz	r0, 800369a <vTaskStartScheduler+0x62>
 8003664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003668:	f383 8811 	msr	BASEPRI, r3
 800366c:	f3bf 8f6f 	isb	sy
 8003670:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8003674:	4a0c      	ldr	r2, [pc, #48]	@ (80036a8 <vTaskStartScheduler+0x70>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003676:	4b0d      	ldr	r3, [pc, #52]	@ (80036ac <vTaskStartScheduler+0x74>)
 8003678:	490d      	ldr	r1, [pc, #52]	@ (80036b0 <vTaskStartScheduler+0x78>)
 800367a:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800367c:	f04f 30ff 	mov.w	r0, #4294967295
 8003680:	6010      	str	r0, [r2, #0]
		xSchedulerRunning = pdTRUE;
 8003682:	4a0c      	ldr	r2, [pc, #48]	@ (80036b4 <vTaskStartScheduler+0x7c>)
 8003684:	2001      	movs	r0, #1
 8003686:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003688:	4a0b      	ldr	r2, [pc, #44]	@ (80036b8 <vTaskStartScheduler+0x80>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800368a:	334c      	adds	r3, #76	@ 0x4c
 800368c:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800368e:	6014      	str	r4, [r2, #0]
}
 8003690:	b008      	add	sp, #32
 8003692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8003696:	f000 bb17 	b.w	8003cc8 <xPortStartScheduler>
}
 800369a:	b008      	add	sp, #32
 800369c:	bd10      	pop	{r4, pc}
 800369e:	bf00      	nop
 80036a0:	08007f04 	.word	0x08007f04
 80036a4:	0800344d 	.word	0x0800344d
 80036a8:	200005ac 	.word	0x200005ac
 80036ac:	200006cc 	.word	0x200006cc
 80036b0:	2000001c 	.word	0x2000001c
 80036b4:	200005c0 	.word	0x200005c0
 80036b8:	200005c8 	.word	0x200005c8

080036bc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80036bc:	4a02      	ldr	r2, [pc, #8]	@ (80036c8 <vTaskSuspendAll+0xc>)
 80036be:	6813      	ldr	r3, [r2, #0]
 80036c0:	3301      	adds	r3, #1
 80036c2:	6013      	str	r3, [r2, #0]
}
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	200005a8 	.word	0x200005a8

080036cc <xTaskIncrementTick>:
{
 80036cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036d0:	4b4e      	ldr	r3, [pc, #312]	@ (800380c <xTaskIncrementTick+0x140>)
 80036d2:	681b      	ldr	r3, [r3, #0]
{
 80036d4:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d148      	bne.n	800376c <xTaskIncrementTick+0xa0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80036da:	4b4d      	ldr	r3, [pc, #308]	@ (8003810 <xTaskIncrementTick+0x144>)
 80036dc:	681d      	ldr	r5, [r3, #0]
 80036de:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80036e0:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80036e2:	2d00      	cmp	r5, #0
 80036e4:	d04b      	beq.n	800377e <xTaskIncrementTick+0xb2>
 80036e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003814 <xTaskIncrementTick+0x148>)
 80036e8:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 80036ea:	9b01      	ldr	r3, [sp, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	429d      	cmp	r5, r3
 80036f0:	d352      	bcc.n	8003798 <xTaskIncrementTick+0xcc>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036f2:	4e49      	ldr	r6, [pc, #292]	@ (8003818 <xTaskIncrementTick+0x14c>)
 80036f4:	f8df 8138 	ldr.w	r8, [pc, #312]	@ 8003830 <xTaskIncrementTick+0x164>
 80036f8:	6833      	ldr	r3, [r6, #0]
 80036fa:	f8df 9138 	ldr.w	r9, [pc, #312]	@ 8003834 <xTaskIncrementTick+0x168>
 80036fe:	681c      	ldr	r4, [r3, #0]
 8003700:	2c00      	cmp	r4, #0
 8003702:	d075      	beq.n	80037f0 <xTaskIncrementTick+0x124>
					prvAddTaskToReadyList( pxTCB );
 8003704:	4f45      	ldr	r7, [pc, #276]	@ (800381c <xTaskIncrementTick+0x150>)
BaseType_t xSwitchRequired = pdFALSE;
 8003706:	2400      	movs	r4, #0
 8003708:	e022      	b.n	8003750 <xTaskIncrementTick+0x84>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800370a:	f7ff fcd1 	bl	80030b0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800370e:	f8db 2028 	ldr.w	r2, [fp, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003712:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003716:	b10a      	cbz	r2, 800371c <xTaskIncrementTick+0x50>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003718:	f7ff fcca 	bl	80030b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800371c:	f8db 002c 	ldr.w	r0, [fp, #44]	@ 0x2c
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	2201      	movs	r2, #1
 8003724:	4082      	lsls	r2, r0
 8003726:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800372a:	431a      	orrs	r2, r3
 800372c:	4651      	mov	r1, sl
 800372e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8003732:	603a      	str	r2, [r7, #0]
 8003734:	f7ff fc96 	bl	8003064 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003738:	f8d9 3000 	ldr.w	r3, [r9]
 800373c:	f8db 202c 	ldr.w	r2, [fp, #44]	@ 0x2c
 8003740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8003742:	429a      	cmp	r2, r3
 8003744:	bf28      	it	cs
 8003746:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003748:	6833      	ldr	r3, [r6, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d04f      	beq.n	80037f0 <xTaskIncrementTick+0x124>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003750:	6833      	ldr	r3, [r6, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003758:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800375c:	f10b 0a04 	add.w	sl, fp, #4
					if( xConstTickCount < xItemValue )
 8003760:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003762:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8003764:	d2d1      	bcs.n	800370a <xTaskIncrementTick+0x3e>
						xNextTaskUnblockTime = xItemValue;
 8003766:	9b01      	ldr	r3, [sp, #4]
 8003768:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800376a:	e01a      	b.n	80037a2 <xTaskIncrementTick+0xd6>
		++xPendedTicks;
 800376c:	4a2c      	ldr	r2, [pc, #176]	@ (8003820 <xTaskIncrementTick+0x154>)
 800376e:	6813      	ldr	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8003770:	2400      	movs	r4, #0
		++xPendedTicks;
 8003772:	3301      	adds	r3, #1
}
 8003774:	4620      	mov	r0, r4
		++xPendedTicks;
 8003776:	6013      	str	r3, [r2, #0]
}
 8003778:	b003      	add	sp, #12
 800377a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800377e:	4b26      	ldr	r3, [pc, #152]	@ (8003818 <xTaskIncrementTick+0x14c>)
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	b30a      	cbz	r2, 80037ca <xTaskIncrementTick+0xfe>
 8003786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	e7fe      	b.n	8003796 <xTaskIncrementTick+0xca>
 8003798:	f8df 8094 	ldr.w	r8, [pc, #148]	@ 8003830 <xTaskIncrementTick+0x164>
 800379c:	f8df 9094 	ldr.w	r9, [pc, #148]	@ 8003834 <xTaskIncrementTick+0x168>
BaseType_t xSwitchRequired = pdFALSE;
 80037a0:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80037a2:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 80037a6:	491f      	ldr	r1, [pc, #124]	@ (8003824 <xTaskIncrementTick+0x158>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80037a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 80037b4:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 80037b6:	2a02      	cmp	r2, #2
 80037b8:	bf28      	it	cs
 80037ba:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 80037bc:	2b00      	cmp	r3, #0
 80037be:	bf18      	it	ne
 80037c0:	2401      	movne	r4, #1
}
 80037c2:	4620      	mov	r0, r4
 80037c4:	b003      	add	sp, #12
 80037c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80037ca:	4a17      	ldr	r2, [pc, #92]	@ (8003828 <xTaskIncrementTick+0x15c>)
 80037cc:	6818      	ldr	r0, [r3, #0]
 80037ce:	6811      	ldr	r1, [r2, #0]
 80037d0:	6019      	str	r1, [r3, #0]
 80037d2:	4916      	ldr	r1, [pc, #88]	@ (800382c <xTaskIncrementTick+0x160>)
 80037d4:	6010      	str	r0, [r2, #0]
 80037d6:	680a      	ldr	r2, [r1, #0]
 80037d8:	3201      	adds	r2, #1
 80037da:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	b95a      	cbnz	r2, 80037fa <xTaskIncrementTick+0x12e>
		xNextTaskUnblockTime = portMAX_DELAY;
 80037e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003814 <xTaskIncrementTick+0x148>)
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	461a      	mov	r2, r3
 80037e8:	f04f 33ff 	mov.w	r3, #4294967295
 80037ec:	6013      	str	r3, [r2, #0]
 80037ee:	e77c      	b.n	80036ea <xTaskIncrementTick+0x1e>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037f0:	9a01      	ldr	r2, [sp, #4]
 80037f2:	f04f 33ff 	mov.w	r3, #4294967295
 80037f6:	6013      	str	r3, [r2, #0]
					break;
 80037f8:	e7d3      	b.n	80037a2 <xTaskIncrementTick+0xd6>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037fa:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80037fc:	4a05      	ldr	r2, [pc, #20]	@ (8003814 <xTaskIncrementTick+0x148>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037fe:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003800:	9201      	str	r2, [sp, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	6013      	str	r3, [r2, #0]
}
 8003808:	e76f      	b.n	80036ea <xTaskIncrementTick+0x1e>
 800380a:	bf00      	nop
 800380c:	200005a8 	.word	0x200005a8
 8003810:	200005c8 	.word	0x200005c8
 8003814:	200005ac 	.word	0x200005ac
 8003818:	20000614 	.word	0x20000614
 800381c:	200005c4 	.word	0x200005c4
 8003820:	200005bc 	.word	0x200005bc
 8003824:	200005b8 	.word	0x200005b8
 8003828:	20000610 	.word	0x20000610
 800382c:	200005b4 	.word	0x200005b4
 8003830:	20000640 	.word	0x20000640
 8003834:	200006cc 	.word	0x200006cc

08003838 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8003838:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	taskENTER_CRITICAL();
 800383c:	f000 f9b2 	bl	8003ba4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003840:	4b39      	ldr	r3, [pc, #228]	@ (8003928 <xTaskResumeAll.part.0+0xf0>)
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	3a01      	subs	r2, #1
 8003846:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d15b      	bne.n	8003906 <xTaskResumeAll.part.0+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800384e:	4b37      	ldr	r3, [pc, #220]	@ (800392c <xTaskResumeAll.part.0+0xf4>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d057      	beq.n	8003906 <xTaskResumeAll.part.0+0xce>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003856:	f8df a0ec 	ldr.w	sl, [pc, #236]	@ 8003944 <xTaskResumeAll.part.0+0x10c>
 800385a:	f8da 3000 	ldr.w	r3, [sl]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d05e      	beq.n	8003920 <xTaskResumeAll.part.0+0xe8>
 8003862:	4d33      	ldr	r5, [pc, #204]	@ (8003930 <xTaskResumeAll.part.0+0xf8>)
 8003864:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 8003948 <xTaskResumeAll.part.0+0x110>
 8003868:	4f32      	ldr	r7, [pc, #200]	@ (8003934 <xTaskResumeAll.part.0+0xfc>)
 800386a:	f8df 90e0 	ldr.w	r9, [pc, #224]	@ 800394c <xTaskResumeAll.part.0+0x114>
					prvAddTaskToReadyList( pxTCB );
 800386e:	2601      	movs	r6, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003870:	f8da 300c 	ldr.w	r3, [sl, #12]
 8003874:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003876:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800387a:	f104 0018 	add.w	r0, r4, #24
 800387e:	f7ff fc17 	bl	80030b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003882:	4658      	mov	r0, fp
 8003884:	f7ff fc14 	bl	80030b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003888:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800388a:	682a      	ldr	r2, [r5, #0]
 800388c:	fa06 f300 	lsl.w	r3, r6, r0
 8003890:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003894:	4313      	orrs	r3, r2
 8003896:	4659      	mov	r1, fp
 8003898:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 800389c:	602b      	str	r3, [r5, #0]
 800389e:	f7ff fbe1 	bl	8003064 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80038a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a8:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80038aa:	bf28      	it	cs
 80038ac:	f8c9 6000 	strcs.w	r6, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038b0:	f8da 3000 	ldr.w	r3, [sl]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1db      	bne.n	8003870 <xTaskResumeAll.part.0+0x38>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003938 <xTaskResumeAll.part.0+0x100>)
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	6812      	ldr	r2, [r2, #0]
 80038be:	bb42      	cbnz	r2, 8003912 <xTaskResumeAll.part.0+0xda>
		xNextTaskUnblockTime = portMAX_DELAY;
 80038c0:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <xTaskResumeAll.part.0+0x104>)
 80038c2:	f04f 32ff 	mov.w	r2, #4294967295
 80038c6:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80038c8:	4e1d      	ldr	r6, [pc, #116]	@ (8003940 <xTaskResumeAll.part.0+0x108>)
 80038ca:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80038cc:	b144      	cbz	r4, 80038e0 <xTaskResumeAll.part.0+0xa8>
								xYieldPending = pdTRUE;
 80038ce:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 80038d0:	f7ff fefc 	bl	80036cc <xTaskIncrementTick>
 80038d4:	b108      	cbz	r0, 80038da <xTaskResumeAll.part.0+0xa2>
								xYieldPending = pdTRUE;
 80038d6:	f8c9 5000 	str.w	r5, [r9]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80038da:	3c01      	subs	r4, #1
 80038dc:	d1f8      	bne.n	80038d0 <xTaskResumeAll.part.0+0x98>
						xPendedTicks = 0;
 80038de:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80038e0:	f8d9 3000 	ldr.w	r3, [r9]
 80038e4:	b17b      	cbz	r3, 8003906 <xTaskResumeAll.part.0+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 80038e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80038ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038ee:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80038fa:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 80038fc:	f000 f974 	bl	8003be8 <vPortExitCritical>
}
 8003900:	4620      	mov	r0, r4
 8003902:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 8003906:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003908:	f000 f96e 	bl	8003be8 <vPortExitCritical>
}
 800390c:	4620      	mov	r0, r4
 800390e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003912:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003914:	4b09      	ldr	r3, [pc, #36]	@ (800393c <xTaskResumeAll.part.0+0x104>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003916:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003918:	68d2      	ldr	r2, [r2, #12]
 800391a:	6852      	ldr	r2, [r2, #4]
 800391c:	601a      	str	r2, [r3, #0]
}
 800391e:	e7d3      	b.n	80038c8 <xTaskResumeAll.part.0+0x90>
 8003920:	f8df 9028 	ldr.w	r9, [pc, #40]	@ 800394c <xTaskResumeAll.part.0+0x114>
 8003924:	e7d0      	b.n	80038c8 <xTaskResumeAll.part.0+0x90>
 8003926:	bf00      	nop
 8003928:	200005a8 	.word	0x200005a8
 800392c:	200005cc 	.word	0x200005cc
 8003930:	200005c4 	.word	0x200005c4
 8003934:	200006cc 	.word	0x200006cc
 8003938:	20000614 	.word	0x20000614
 800393c:	200005ac 	.word	0x200005ac
 8003940:	200005bc 	.word	0x200005bc
 8003944:	200005fc 	.word	0x200005fc
 8003948:	20000640 	.word	0x20000640
 800394c:	200005b8 	.word	0x200005b8

08003950 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8003950:	4b06      	ldr	r3, [pc, #24]	@ (800396c <xTaskResumeAll+0x1c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	b943      	cbnz	r3, 8003968 <xTaskResumeAll+0x18>
 8003956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800395a:	f383 8811 	msr	BASEPRI, r3
 800395e:	f3bf 8f6f 	isb	sy
 8003962:	f3bf 8f4f 	dsb	sy
 8003966:	e7fe      	b.n	8003966 <xTaskResumeAll+0x16>
 8003968:	f7ff bf66 	b.w	8003838 <xTaskResumeAll.part.0>
 800396c:	200005a8 	.word	0x200005a8

08003970 <vTaskDelay>:
	{
 8003970:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003972:	b950      	cbnz	r0, 800398a <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8003974:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003978:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800397c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	f3bf 8f6f 	isb	sy
	}
 8003988:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800398a:	4c10      	ldr	r4, [pc, #64]	@ (80039cc <vTaskDelay+0x5c>)
 800398c:	6821      	ldr	r1, [r4, #0]
 800398e:	b141      	cbz	r1, 80039a2 <vTaskDelay+0x32>
 8003990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003994:	f383 8811 	msr	BASEPRI, r3
 8003998:	f3bf 8f6f 	isb	sy
 800399c:	f3bf 8f4f 	dsb	sy
 80039a0:	e7fe      	b.n	80039a0 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 80039a2:	6823      	ldr	r3, [r4, #0]
 80039a4:	3301      	adds	r3, #1
 80039a6:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80039a8:	f7ff fcda 	bl	8003360 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	b943      	cbnz	r3, 80039c2 <vTaskDelay+0x52>
 80039b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b4:	f383 8811 	msr	BASEPRI, r3
 80039b8:	f3bf 8f6f 	isb	sy
 80039bc:	f3bf 8f4f 	dsb	sy
 80039c0:	e7fe      	b.n	80039c0 <vTaskDelay+0x50>
 80039c2:	f7ff ff39 	bl	8003838 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 80039c6:	2800      	cmp	r0, #0
 80039c8:	d0d4      	beq.n	8003974 <vTaskDelay+0x4>
	}
 80039ca:	bd10      	pop	{r4, pc}
 80039cc:	200005a8 	.word	0x200005a8

080039d0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80039d0:	4b18      	ldr	r3, [pc, #96]	@ (8003a34 <vTaskSwitchContext+0x64>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	b11b      	cbz	r3, 80039de <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80039d6:	4b18      	ldr	r3, [pc, #96]	@ (8003a38 <vTaskSwitchContext+0x68>)
 80039d8:	2201      	movs	r2, #1
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80039de:	4916      	ldr	r1, [pc, #88]	@ (8003a38 <vTaskSwitchContext+0x68>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039e0:	4a16      	ldr	r2, [pc, #88]	@ (8003a3c <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 80039e2:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039e4:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80039e6:	fab3 f383 	clz	r3, r3
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f1c3 031f 	rsb	r3, r3, #31
 80039f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80039f4:	4912      	ldr	r1, [pc, #72]	@ (8003a40 <vTaskSwitchContext+0x70>)
 80039f6:	009a      	lsls	r2, r3, #2
 80039f8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80039fc:	5888      	ldr	r0, [r1, r2]
 80039fe:	b940      	cbnz	r0, 8003a12 <vTaskSwitchContext+0x42>
	__asm volatile
 8003a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a04:	f383 8811 	msr	BASEPRI, r3
 8003a08:	f3bf 8f6f 	isb	sy
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	e7fe      	b.n	8003a10 <vTaskSwitchContext+0x40>
 8003a12:	6858      	ldr	r0, [r3, #4]
 8003a14:	3208      	adds	r2, #8
 8003a16:	6840      	ldr	r0, [r0, #4]
 8003a18:	6058      	str	r0, [r3, #4]
 8003a1a:	440a      	add	r2, r1
 8003a1c:	4290      	cmp	r0, r2
 8003a1e:	bf04      	itt	eq
 8003a20:	6840      	ldreq	r0, [r0, #4]
 8003a22:	6058      	streq	r0, [r3, #4]
 8003a24:	4b07      	ldr	r3, [pc, #28]	@ (8003a44 <vTaskSwitchContext+0x74>)
 8003a26:	68c2      	ldr	r2, [r0, #12]
 8003a28:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a06      	ldr	r2, [pc, #24]	@ (8003a48 <vTaskSwitchContext+0x78>)
 8003a2e:	334c      	adds	r3, #76	@ 0x4c
 8003a30:	6013      	str	r3, [r2, #0]
}
 8003a32:	4770      	bx	lr
 8003a34:	200005a8 	.word	0x200005a8
 8003a38:	200005b8 	.word	0x200005b8
 8003a3c:	200005c4 	.word	0x200005c4
 8003a40:	20000640 	.word	0x20000640
 8003a44:	200006cc 	.word	0x200006cc
 8003a48:	2000001c 	.word	0x2000001c

08003a4c <xTaskRemoveFromEventList>:
{
 8003a4c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a4e:	68c3      	ldr	r3, [r0, #12]
 8003a50:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8003a52:	b354      	cbz	r4, 8003aaa <xTaskRemoveFromEventList+0x5e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003a54:	f104 0518 	add.w	r5, r4, #24
 8003a58:	4628      	mov	r0, r5
 8003a5a:	f7ff fb29 	bl	80030b0 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a5e:	4b17      	ldr	r3, [pc, #92]	@ (8003abc <xTaskRemoveFromEventList+0x70>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	b173      	cbz	r3, 8003a82 <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003a64:	4816      	ldr	r0, [pc, #88]	@ (8003ac0 <xTaskRemoveFromEventList+0x74>)
 8003a66:	4629      	mov	r1, r5
 8003a68:	f7ff fafc 	bl	8003064 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003a6c:	4b15      	ldr	r3, [pc, #84]	@ (8003ac4 <xTaskRemoveFromEventList+0x78>)
 8003a6e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a74:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8003a76:	bf83      	ittte	hi
 8003a78:	4b13      	ldrhi	r3, [pc, #76]	@ (8003ac8 <xTaskRemoveFromEventList+0x7c>)
 8003a7a:	2001      	movhi	r0, #1
 8003a7c:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8003a7e:	2000      	movls	r0, #0
}
 8003a80:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003a82:	1d25      	adds	r5, r4, #4
 8003a84:	4628      	mov	r0, r5
 8003a86:	f7ff fb13 	bl	80030b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003a8a:	4a10      	ldr	r2, [pc, #64]	@ (8003acc <xTaskRemoveFromEventList+0x80>)
 8003a8c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003a8e:	4629      	mov	r1, r5
 8003a90:	2301      	movs	r3, #1
 8003a92:	6815      	ldr	r5, [r2, #0]
 8003a94:	4083      	lsls	r3, r0
 8003a96:	432b      	orrs	r3, r5
 8003a98:	6013      	str	r3, [r2, #0]
 8003a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad0 <xTaskRemoveFromEventList+0x84>)
 8003a9c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003aa0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003aa4:	f7ff fade 	bl	8003064 <vListInsertEnd>
 8003aa8:	e7e0      	b.n	8003a6c <xTaskRemoveFromEventList+0x20>
 8003aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aae:	f383 8811 	msr	BASEPRI, r3
 8003ab2:	f3bf 8f6f 	isb	sy
 8003ab6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8003aba:	e7fe      	b.n	8003aba <xTaskRemoveFromEventList+0x6e>
 8003abc:	200005a8 	.word	0x200005a8
 8003ac0:	200005fc 	.word	0x200005fc
 8003ac4:	200006cc 	.word	0x200006cc
 8003ac8:	200005b8 	.word	0x200005b8
 8003acc:	200005c4 	.word	0x200005c4
 8003ad0:	20000640 	.word	0x20000640

08003ad4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003ad4:	4808      	ldr	r0, [pc, #32]	@ (8003af8 <prvPortStartFirstTask+0x24>)
 8003ad6:	6800      	ldr	r0, [r0, #0]
 8003ad8:	6800      	ldr	r0, [r0, #0]
 8003ada:	f380 8808 	msr	MSP, r0
 8003ade:	f04f 0000 	mov.w	r0, #0
 8003ae2:	f380 8814 	msr	CONTROL, r0
 8003ae6:	b662      	cpsie	i
 8003ae8:	b661      	cpsie	f
 8003aea:	f3bf 8f4f 	dsb	sy
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	df00      	svc	0
 8003af4:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003af6:	0000      	.short	0x0000
 8003af8:	e000ed08 	.word	0xe000ed08

08003afc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003afc:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003b0c <vPortEnableVFP+0x10>
 8003b00:	6801      	ldr	r1, [r0, #0]
 8003b02:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003b06:	6001      	str	r1, [r0, #0]
 8003b08:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003b0a:	0000      	.short	0x0000
 8003b0c:	e000ed88 	.word	0xe000ed88

08003b10 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8003b10:	4b0e      	ldr	r3, [pc, #56]	@ (8003b4c <prvTaskExitError+0x3c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
{
 8003b14:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8003b16:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8003b18:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 8003b1a:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8003b1c:	d008      	beq.n	8003b30 <prvTaskExitError+0x20>
 8003b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b22:	f383 8811 	msr	BASEPRI, r3
 8003b26:	f3bf 8f6f 	isb	sy
 8003b2a:	f3bf 8f4f 	dsb	sy
 8003b2e:	e7fe      	b.n	8003b2e <prvTaskExitError+0x1e>
 8003b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b34:	f383 8811 	msr	BASEPRI, r3
 8003b38:	f3bf 8f6f 	isb	sy
 8003b3c:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8003b40:	9b01      	ldr	r3, [sp, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0fc      	beq.n	8003b40 <prvTaskExitError+0x30>
}
 8003b46:	b002      	add	sp, #8
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	2000000c 	.word	0x2000000c

08003b50 <pxPortInitialiseStack>:
{
 8003b50:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b52:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003b56:	4c07      	ldr	r4, [pc, #28]	@ (8003b74 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b58:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003b5c:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003b60:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003b64:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003b68:	e940 3209 	strd	r3, r2, [r0, #-36]	@ 0x24
}
 8003b6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b70:	3844      	subs	r0, #68	@ 0x44
 8003b72:	4770      	bx	lr
 8003b74:	08003b11 	.word	0x08003b11
	...

08003b80 <SVC_Handler>:
	__asm volatile (
 8003b80:	4b07      	ldr	r3, [pc, #28]	@ (8003ba0 <pxCurrentTCBConst2>)
 8003b82:	6819      	ldr	r1, [r3, #0]
 8003b84:	6808      	ldr	r0, [r1, #0]
 8003b86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b8a:	f380 8809 	msr	PSP, r0
 8003b8e:	f3bf 8f6f 	isb	sy
 8003b92:	f04f 0000 	mov.w	r0, #0
 8003b96:	f380 8811 	msr	BASEPRI, r0
 8003b9a:	4770      	bx	lr
 8003b9c:	f3af 8000 	nop.w

08003ba0 <pxCurrentTCBConst2>:
 8003ba0:	200006cc 	.word	0x200006cc

08003ba4 <vPortEnterCritical>:
 8003ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba8:	f383 8811 	msr	BASEPRI, r3
 8003bac:	f3bf 8f6f 	isb	sy
 8003bb0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8003bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8003be4 <vPortEnterCritical+0x40>)
 8003bb6:	6813      	ldr	r3, [r2, #0]
 8003bb8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8003bba:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8003bbc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003bbe:	d000      	beq.n	8003bc2 <vPortEnterCritical+0x1e>
}
 8003bc0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003bc2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003bc6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0f7      	beq.n	8003bc0 <vPortEnterCritical+0x1c>
 8003bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	e7fe      	b.n	8003be0 <vPortEnterCritical+0x3c>
 8003be2:	bf00      	nop
 8003be4:	2000000c 	.word	0x2000000c

08003be8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003be8:	4a08      	ldr	r2, [pc, #32]	@ (8003c0c <vPortExitCritical+0x24>)
 8003bea:	6813      	ldr	r3, [r2, #0]
 8003bec:	b943      	cbnz	r3, 8003c00 <vPortExitCritical+0x18>
 8003bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf2:	f383 8811 	msr	BASEPRI, r3
 8003bf6:	f3bf 8f6f 	isb	sy
 8003bfa:	f3bf 8f4f 	dsb	sy
 8003bfe:	e7fe      	b.n	8003bfe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8003c00:	3b01      	subs	r3, #1
 8003c02:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c04:	b90b      	cbnz	r3, 8003c0a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c06:	f383 8811 	msr	BASEPRI, r3
}
 8003c0a:	4770      	bx	lr
 8003c0c:	2000000c 	.word	0x2000000c

08003c10 <PendSV_Handler>:
	__asm volatile
 8003c10:	f3ef 8009 	mrs	r0, PSP
 8003c14:	f3bf 8f6f 	isb	sy
 8003c18:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <pxCurrentTCBConst>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	f01e 0f10 	tst.w	lr, #16
 8003c20:	bf08      	it	eq
 8003c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2a:	6010      	str	r0, [r2, #0]
 8003c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003c34:	f380 8811 	msr	BASEPRI, r0
 8003c38:	f3bf 8f4f 	dsb	sy
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f7ff fec6 	bl	80039d0 <vTaskSwitchContext>
 8003c44:	f04f 0000 	mov.w	r0, #0
 8003c48:	f380 8811 	msr	BASEPRI, r0
 8003c4c:	bc09      	pop	{r0, r3}
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	6808      	ldr	r0, [r1, #0]
 8003c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c56:	f01e 0f10 	tst.w	lr, #16
 8003c5a:	bf08      	it	eq
 8003c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c60:	f380 8809 	msr	PSP, r0
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	f3af 8000 	nop.w

08003c70 <pxCurrentTCBConst>:
 8003c70:	200006cc 	.word	0x200006cc

08003c74 <SysTick_Handler>:
{
 8003c74:	b508      	push	{r3, lr}
	__asm volatile
 8003c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c7a:	f383 8811 	msr	BASEPRI, r3
 8003c7e:	f3bf 8f6f 	isb	sy
 8003c82:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8003c86:	f7ff fd21 	bl	80036cc <xTaskIncrementTick>
 8003c8a:	b128      	cbz	r0, 8003c98 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c8c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c94:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8003c98:	2300      	movs	r3, #0
 8003c9a:	f383 8811 	msr	BASEPRI, r3
}
 8003c9e:	bd08      	pop	{r3, pc}

08003ca0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ca0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003ca4:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003ca6:	4906      	ldr	r1, [pc, #24]	@ (8003cc0 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ca8:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003caa:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cac:	680b      	ldr	r3, [r1, #0]
 8003cae:	4905      	ldr	r1, [pc, #20]	@ (8003cc4 <vPortSetupTimerInterrupt+0x24>)
 8003cb0:	fba1 1303 	umull	r1, r3, r1, r3
 8003cb4:	099b      	lsrs	r3, r3, #6
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cb6:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cbc:	6110      	str	r0, [r2, #16]
}
 8003cbe:	4770      	bx	lr
 8003cc0:	20000000 	.word	0x20000000
 8003cc4:	10624dd3 	.word	0x10624dd3

08003cc8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003cc8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003ccc:	4a3d      	ldr	r2, [pc, #244]	@ (8003dc4 <xPortStartScheduler+0xfc>)
 8003cce:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8003cd2:	4291      	cmp	r1, r2
 8003cd4:	d041      	beq.n	8003d5a <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003cd6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8003cda:	4b3b      	ldr	r3, [pc, #236]	@ (8003dc8 <xPortStartScheduler+0x100>)
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d033      	beq.n	8003d48 <xPortStartScheduler+0x80>
{
 8003ce0:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ce2:	4b3a      	ldr	r3, [pc, #232]	@ (8003dcc <xPortStartScheduler+0x104>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ce4:	4c3a      	ldr	r4, [pc, #232]	@ (8003dd0 <xPortStartScheduler+0x108>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ce6:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ce8:	483a      	ldr	r0, [pc, #232]	@ (8003dd4 <xPortStartScheduler+0x10c>)
{
 8003cea:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003cec:	21ff      	movs	r1, #255	@ 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003cee:	b2d2      	uxtb	r2, r2
 8003cf0:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003cf2:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003cfc:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d00:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d04:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d08:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d0a:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d0c:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d0e:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d10:	bf48      	it	mi
 8003d12:	2206      	movmi	r2, #6
 8003d14:	d50f      	bpl.n	8003d36 <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d16:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d22:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003d26:	061b      	lsls	r3, r3, #24
 8003d28:	4611      	mov	r1, r2
 8003d2a:	f102 32ff 	add.w	r2, r2, #4294967295
 8003d2e:	d4f2      	bmi.n	8003d16 <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8003d30:	2903      	cmp	r1, #3
 8003d32:	d01b      	beq.n	8003d6c <xPortStartScheduler+0xa4>
 8003d34:	6001      	str	r1, [r0, #0]
	__asm volatile
 8003d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3a:	f383 8811 	msr	BASEPRI, r3
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	e7fe      	b.n	8003d46 <xPortStartScheduler+0x7e>
 8003d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4c:	f383 8811 	msr	BASEPRI, r3
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d58:	e7fe      	b.n	8003d58 <xPortStartScheduler+0x90>
 8003d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d5e:	f383 8811 	msr	BASEPRI, r3
 8003d62:	f3bf 8f6f 	isb	sy
 8003d66:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d6a:	e7fe      	b.n	8003d6a <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d6c:	9b01      	ldr	r3, [sp, #4]
 8003d6e:	4a17      	ldr	r2, [pc, #92]	@ (8003dcc <xPortStartScheduler+0x104>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d70:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d74:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d78:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d7a:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d7c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d7e:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8003d82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d86:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003d8a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8003d8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003d92:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8003d96:	f7ff ff83 	bl	8003ca0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd8 <xPortStartScheduler+0x110>)
 8003d9c:	2500      	movs	r5, #0
 8003d9e:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8003da0:	f7ff feac 	bl	8003afc <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003da4:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8003da8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003dac:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8003db0:	f7ff fe90 	bl	8003ad4 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8003db4:	f7ff fe0c 	bl	80039d0 <vTaskSwitchContext>
	prvTaskExitError();
 8003db8:	f7ff feaa 	bl	8003b10 <prvTaskExitError>
}
 8003dbc:	4628      	mov	r0, r5
 8003dbe:	b003      	add	sp, #12
 8003dc0:	bd30      	pop	{r4, r5, pc}
 8003dc2:	bf00      	nop
 8003dc4:	410fc271 	.word	0x410fc271
 8003dc8:	410fc270 	.word	0x410fc270
 8003dcc:	e000e400 	.word	0xe000e400
 8003dd0:	200006d4 	.word	0x200006d4
 8003dd4:	200006d0 	.word	0x200006d0
 8003dd8:	2000000c 	.word	0x2000000c

08003ddc <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003ddc:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003dde:	4b15      	ldr	r3, [pc, #84]	@ (8003e34 <prvInsertBlockIntoFreeList+0x58>)
 8003de0:	461a      	mov	r2, r3
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4283      	cmp	r3, r0
 8003de6:	d3fb      	bcc.n	8003de0 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003de8:	6854      	ldr	r4, [r2, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003dea:	6841      	ldr	r1, [r0, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003dec:	eb02 0c04 	add.w	ip, r2, r4
 8003df0:	4560      	cmp	r0, ip
 8003df2:	d013      	beq.n	8003e1c <prvInsertBlockIntoFreeList+0x40>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003df4:	1844      	adds	r4, r0, r1
 8003df6:	42a3      	cmp	r3, r4
 8003df8:	d006      	beq.n	8003e08 <prvInsertBlockIntoFreeList+0x2c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003dfa:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003dfc:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003dfe:	bf18      	it	ne
 8003e00:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e06:	4770      	bx	lr
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003e08:	4c0b      	ldr	r4, [pc, #44]	@ (8003e38 <prvInsertBlockIntoFreeList+0x5c>)
 8003e0a:	6824      	ldr	r4, [r4, #0]
 8003e0c:	42a3      	cmp	r3, r4
 8003e0e:	d0f4      	beq.n	8003dfa <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e10:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003e14:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e16:	6003      	str	r3, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003e18:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e1a:	e7ef      	b.n	8003dfc <prvInsertBlockIntoFreeList+0x20>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003e1c:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003e1e:	1850      	adds	r0, r2, r1
 8003e20:	4283      	cmp	r3, r0
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003e22:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003e24:	d1ed      	bne.n	8003e02 <prvInsertBlockIntoFreeList+0x26>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003e26:	4804      	ldr	r0, [pc, #16]	@ (8003e38 <prvInsertBlockIntoFreeList+0x5c>)
 8003e28:	6800      	ldr	r0, [r0, #0]
 8003e2a:	4283      	cmp	r3, r0
 8003e2c:	d0e9      	beq.n	8003e02 <prvInsertBlockIntoFreeList+0x26>
		pxBlockToInsert = pxIterator;
 8003e2e:	4610      	mov	r0, r2
 8003e30:	e7ee      	b.n	8003e10 <prvInsertBlockIntoFreeList+0x34>
 8003e32:	bf00      	nop
 8003e34:	200006f0 	.word	0x200006f0
 8003e38:	200006ec 	.word	0x200006ec

08003e3c <pvPortMalloc>:
{
 8003e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		if( pxEnd == NULL )
 8003e40:	4e40      	ldr	r6, [pc, #256]	@ (8003f44 <pvPortMalloc+0x108>)
{
 8003e42:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8003e44:	f7ff fc3a 	bl	80036bc <vTaskSuspendAll>
		if( pxEnd == NULL )
 8003e48:	6833      	ldr	r3, [r6, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d05c      	beq.n	8003f08 <pvPortMalloc+0xcc>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003e4e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f48 <pvPortMalloc+0x10c>)
 8003e50:	681d      	ldr	r5, [r3, #0]
 8003e52:	422c      	tst	r4, r5
 8003e54:	d12e      	bne.n	8003eb4 <pvPortMalloc+0x78>
			if( xWantedSize > 0 )
 8003e56:	b36c      	cbz	r4, 8003eb4 <pvPortMalloc+0x78>
				xWantedSize += xHeapStructSize;
 8003e58:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003e5c:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e5e:	bf1c      	itt	ne
 8003e60:	f021 0107 	bicne.w	r1, r1, #7
 8003e64:	3108      	addne	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003e66:	b329      	cbz	r1, 8003eb4 <pvPortMalloc+0x78>
 8003e68:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 8003f60 <pvPortMalloc+0x124>
 8003e6c:	f8d8 7000 	ldr.w	r7, [r8]
 8003e70:	428f      	cmp	r7, r1
 8003e72:	d31f      	bcc.n	8003eb4 <pvPortMalloc+0x78>
				pxBlock = xStart.pxNextFreeBlock;
 8003e74:	4835      	ldr	r0, [pc, #212]	@ (8003f4c <pvPortMalloc+0x110>)
 8003e76:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e78:	e003      	b.n	8003e82 <pvPortMalloc+0x46>
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	b123      	cbz	r3, 8003e88 <pvPortMalloc+0x4c>
					pxPreviousBlock = pxBlock;
 8003e7e:	4620      	mov	r0, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8003e80:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e82:	6862      	ldr	r2, [r4, #4]
 8003e84:	428a      	cmp	r2, r1
 8003e86:	d3f8      	bcc.n	8003e7a <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 8003e88:	6833      	ldr	r3, [r6, #0]
 8003e8a:	42a3      	cmp	r3, r4
 8003e8c:	d012      	beq.n	8003eb4 <pvPortMalloc+0x78>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e8e:	1a53      	subs	r3, r2, r1
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e90:	6826      	ldr	r6, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e92:	f8d0 9000 	ldr.w	r9, [r0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e96:	6006      	str	r6, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e98:	2b10      	cmp	r3, #16
 8003e9a:	d916      	bls.n	8003eca <pvPortMalloc+0x8e>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e9c:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e9e:	0742      	lsls	r2, r0, #29
 8003ea0:	d00e      	beq.n	8003ec0 <pvPortMalloc+0x84>
 8003ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 8003eaa:	f3bf 8f6f 	isb	sy
 8003eae:	f3bf 8f4f 	dsb	sy
 8003eb2:	e7fe      	b.n	8003eb2 <pvPortMalloc+0x76>
	( void ) xTaskResumeAll();
 8003eb4:	f7ff fd4c 	bl	8003950 <xTaskResumeAll>
void *pvReturn = NULL;
 8003eb8:	2600      	movs	r6, #0
}
 8003eba:	4630      	mov	r0, r6
 8003ebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003ec0:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003ec2:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003ec4:	f7ff ff8a 	bl	8003ddc <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003ec8:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003eca:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <pvPortMalloc+0x114>)
 8003ecc:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003ece:	1abf      	subs	r7, r7, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003ed0:	428f      	cmp	r7, r1
					xNumberOfSuccessfulAllocations++;
 8003ed2:	4920      	ldr	r1, [pc, #128]	@ (8003f54 <pvPortMalloc+0x118>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003ed4:	bf38      	it	cc
 8003ed6:	601f      	strcc	r7, [r3, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003ed8:	432a      	orrs	r2, r5
					pxBlock->pxNextFreeBlock = NULL;
 8003eda:	2300      	movs	r3, #0
 8003edc:	e9c4 3200 	strd	r3, r2, [r4]
					xNumberOfSuccessfulAllocations++;
 8003ee0:	680b      	ldr	r3, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003ee2:	f8c8 7000 	str.w	r7, [r8]
					xNumberOfSuccessfulAllocations++;
 8003ee6:	3301      	adds	r3, #1
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ee8:	f109 0608 	add.w	r6, r9, #8
					xNumberOfSuccessfulAllocations++;
 8003eec:	600b      	str	r3, [r1, #0]
	( void ) xTaskResumeAll();
 8003eee:	f7ff fd2f 	bl	8003950 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ef2:	0773      	lsls	r3, r6, #29
 8003ef4:	d0e1      	beq.n	8003eba <pvPortMalloc+0x7e>
 8003ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003efa:	f383 8811 	msr	BASEPRI, r3
 8003efe:	f3bf 8f6f 	isb	sy
 8003f02:	f3bf 8f4f 	dsb	sy
 8003f06:	e7fe      	b.n	8003f06 <pvPortMalloc+0xca>
	uxAddress = ( size_t ) ucHeap;
 8003f08:	4b13      	ldr	r3, [pc, #76]	@ (8003f58 <pvPortMalloc+0x11c>)
	uxAddress -= xHeapStructSize;
 8003f0a:	4a14      	ldr	r2, [pc, #80]	@ (8003f5c <pvPortMalloc+0x120>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003f0c:	4910      	ldr	r1, [pc, #64]	@ (8003f50 <pvPortMalloc+0x114>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003f0e:	4f0e      	ldr	r7, [pc, #56]	@ (8003f48 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003f10:	075d      	lsls	r5, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003f12:	bf18      	it	ne
 8003f14:	3307      	addne	r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003f16:	4d0d      	ldr	r5, [pc, #52]	@ (8003f4c <pvPortMalloc+0x110>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f18:	f022 0207 	bic.w	r2, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f1c:	bf18      	it	ne
 8003f1e:	f023 0307 	bicne.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003f22:	602b      	str	r3, [r5, #0]
 8003f24:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003f26:	1ad3      	subs	r3, r2, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003f28:	600b      	str	r3, [r1, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003f2a:	490d      	ldr	r1, [pc, #52]	@ (8003f60 <pvPortMalloc+0x124>)
	pxEnd = ( void * ) uxAddress;
 8003f2c:	6032      	str	r2, [r6, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003f2e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003f30:	2100      	movs	r1, #0
 8003f32:	6069      	str	r1, [r5, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003f34:	f04f 4500 	mov.w	r5, #2147483648	@ 0x80000000
	pxEnd->pxNextFreeBlock = NULL;
 8003f38:	e9c2 1100 	strd	r1, r1, [r2]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003f3c:	603d      	str	r5, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003f3e:	e9c0 2300 	strd	r2, r3, [r0]
}
 8003f42:	e786      	b.n	8003e52 <pvPortMalloc+0x16>
 8003f44:	200006ec 	.word	0x200006ec
 8003f48:	200006d8 	.word	0x200006d8
 8003f4c:	200006f0 	.word	0x200006f0
 8003f50:	200006e4 	.word	0x200006e4
 8003f54:	200006e0 	.word	0x200006e0
 8003f58:	200006f8 	.word	0x200006f8
 8003f5c:	20002a18 	.word	0x20002a18
 8003f60:	200006e8 	.word	0x200006e8

08003f64 <vPortFree>:
	if( pv != NULL )
 8003f64:	b1d0      	cbz	r0, 8003f9c <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f66:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd8 <vPortFree+0x74>)
 8003f68:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8003f6c:	6812      	ldr	r2, [r2, #0]
 8003f6e:	4213      	tst	r3, r2
 8003f70:	d00b      	beq.n	8003f8a <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003f72:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8003f76:	b191      	cbz	r1, 8003f9e <vPortFree+0x3a>
 8003f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f7c:	f383 8811 	msr	BASEPRI, r3
 8003f80:	f3bf 8f6f 	isb	sy
 8003f84:	f3bf 8f4f 	dsb	sy
 8003f88:	e7fe      	b.n	8003f88 <vPortFree+0x24>
 8003f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8e:	f383 8811 	msr	BASEPRI, r3
 8003f92:	f3bf 8f6f 	isb	sy
 8003f96:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f9a:	e7fe      	b.n	8003f9a <vPortFree+0x36>
 8003f9c:	4770      	bx	lr
{
 8003f9e:	b500      	push	{lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003fa0:	ea23 0302 	bic.w	r3, r3, r2
{
 8003fa4:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003fa6:	f840 3c04 	str.w	r3, [r0, #-4]
 8003faa:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8003fac:	f7ff fb86 	bl	80036bc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8003fdc <vPortFree+0x78>)
 8003fb2:	9801      	ldr	r0, [sp, #4]
 8003fb4:	6811      	ldr	r1, [r2, #0]
 8003fb6:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003fba:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003fbc:	440b      	add	r3, r1
 8003fbe:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003fc0:	f7ff ff0c 	bl	8003ddc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003fc4:	4a06      	ldr	r2, [pc, #24]	@ (8003fe0 <vPortFree+0x7c>)
 8003fc6:	6813      	ldr	r3, [r2, #0]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	6013      	str	r3, [r2, #0]
}
 8003fcc:	b003      	add	sp, #12
 8003fce:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 8003fd2:	f7ff bcbd 	b.w	8003950 <xTaskResumeAll>
 8003fd6:	bf00      	nop
 8003fd8:	200006d8 	.word	0x200006d8
 8003fdc:	200006e8 	.word	0x200006e8
 8003fe0:	200006dc 	.word	0x200006dc

08003fe4 <__cvt>:
 8003fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe8:	ec57 6b10 	vmov	r6, r7, d0
 8003fec:	2f00      	cmp	r7, #0
 8003fee:	460c      	mov	r4, r1
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	463b      	mov	r3, r7
 8003ff4:	bfbb      	ittet	lt
 8003ff6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003ffa:	461f      	movlt	r7, r3
 8003ffc:	2300      	movge	r3, #0
 8003ffe:	232d      	movlt	r3, #45	@ 0x2d
 8004000:	700b      	strb	r3, [r1, #0]
 8004002:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004004:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004008:	4691      	mov	r9, r2
 800400a:	f023 0820 	bic.w	r8, r3, #32
 800400e:	bfbc      	itt	lt
 8004010:	4632      	movlt	r2, r6
 8004012:	4616      	movlt	r6, r2
 8004014:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004018:	d005      	beq.n	8004026 <__cvt+0x42>
 800401a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800401e:	d100      	bne.n	8004022 <__cvt+0x3e>
 8004020:	3401      	adds	r4, #1
 8004022:	2102      	movs	r1, #2
 8004024:	e000      	b.n	8004028 <__cvt+0x44>
 8004026:	2103      	movs	r1, #3
 8004028:	ab03      	add	r3, sp, #12
 800402a:	9301      	str	r3, [sp, #4]
 800402c:	ab02      	add	r3, sp, #8
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	ec47 6b10 	vmov	d0, r6, r7
 8004034:	4653      	mov	r3, sl
 8004036:	4622      	mov	r2, r4
 8004038:	f000 feb6 	bl	8004da8 <_dtoa_r>
 800403c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004040:	4605      	mov	r5, r0
 8004042:	d119      	bne.n	8004078 <__cvt+0x94>
 8004044:	f019 0f01 	tst.w	r9, #1
 8004048:	d00e      	beq.n	8004068 <__cvt+0x84>
 800404a:	eb00 0904 	add.w	r9, r0, r4
 800404e:	2200      	movs	r2, #0
 8004050:	2300      	movs	r3, #0
 8004052:	4630      	mov	r0, r6
 8004054:	4639      	mov	r1, r7
 8004056:	f7fc fd3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800405a:	b108      	cbz	r0, 8004060 <__cvt+0x7c>
 800405c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004060:	2230      	movs	r2, #48	@ 0x30
 8004062:	9b03      	ldr	r3, [sp, #12]
 8004064:	454b      	cmp	r3, r9
 8004066:	d31e      	bcc.n	80040a6 <__cvt+0xc2>
 8004068:	9b03      	ldr	r3, [sp, #12]
 800406a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800406c:	1b5b      	subs	r3, r3, r5
 800406e:	4628      	mov	r0, r5
 8004070:	6013      	str	r3, [r2, #0]
 8004072:	b004      	add	sp, #16
 8004074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004078:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800407c:	eb00 0904 	add.w	r9, r0, r4
 8004080:	d1e5      	bne.n	800404e <__cvt+0x6a>
 8004082:	7803      	ldrb	r3, [r0, #0]
 8004084:	2b30      	cmp	r3, #48	@ 0x30
 8004086:	d10a      	bne.n	800409e <__cvt+0xba>
 8004088:	2200      	movs	r2, #0
 800408a:	2300      	movs	r3, #0
 800408c:	4630      	mov	r0, r6
 800408e:	4639      	mov	r1, r7
 8004090:	f7fc fd22 	bl	8000ad8 <__aeabi_dcmpeq>
 8004094:	b918      	cbnz	r0, 800409e <__cvt+0xba>
 8004096:	f1c4 0401 	rsb	r4, r4, #1
 800409a:	f8ca 4000 	str.w	r4, [sl]
 800409e:	f8da 3000 	ldr.w	r3, [sl]
 80040a2:	4499      	add	r9, r3
 80040a4:	e7d3      	b.n	800404e <__cvt+0x6a>
 80040a6:	1c59      	adds	r1, r3, #1
 80040a8:	9103      	str	r1, [sp, #12]
 80040aa:	701a      	strb	r2, [r3, #0]
 80040ac:	e7d9      	b.n	8004062 <__cvt+0x7e>

080040ae <__exponent>:
 80040ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040b0:	2900      	cmp	r1, #0
 80040b2:	bfba      	itte	lt
 80040b4:	4249      	neglt	r1, r1
 80040b6:	232d      	movlt	r3, #45	@ 0x2d
 80040b8:	232b      	movge	r3, #43	@ 0x2b
 80040ba:	2909      	cmp	r1, #9
 80040bc:	7002      	strb	r2, [r0, #0]
 80040be:	7043      	strb	r3, [r0, #1]
 80040c0:	dd29      	ble.n	8004116 <__exponent+0x68>
 80040c2:	f10d 0307 	add.w	r3, sp, #7
 80040c6:	461d      	mov	r5, r3
 80040c8:	270a      	movs	r7, #10
 80040ca:	461a      	mov	r2, r3
 80040cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80040d0:	fb07 1416 	mls	r4, r7, r6, r1
 80040d4:	3430      	adds	r4, #48	@ 0x30
 80040d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80040da:	460c      	mov	r4, r1
 80040dc:	2c63      	cmp	r4, #99	@ 0x63
 80040de:	f103 33ff 	add.w	r3, r3, #4294967295
 80040e2:	4631      	mov	r1, r6
 80040e4:	dcf1      	bgt.n	80040ca <__exponent+0x1c>
 80040e6:	3130      	adds	r1, #48	@ 0x30
 80040e8:	1e94      	subs	r4, r2, #2
 80040ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80040ee:	1c41      	adds	r1, r0, #1
 80040f0:	4623      	mov	r3, r4
 80040f2:	42ab      	cmp	r3, r5
 80040f4:	d30a      	bcc.n	800410c <__exponent+0x5e>
 80040f6:	f10d 0309 	add.w	r3, sp, #9
 80040fa:	1a9b      	subs	r3, r3, r2
 80040fc:	42ac      	cmp	r4, r5
 80040fe:	bf88      	it	hi
 8004100:	2300      	movhi	r3, #0
 8004102:	3302      	adds	r3, #2
 8004104:	4403      	add	r3, r0
 8004106:	1a18      	subs	r0, r3, r0
 8004108:	b003      	add	sp, #12
 800410a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800410c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004110:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004114:	e7ed      	b.n	80040f2 <__exponent+0x44>
 8004116:	2330      	movs	r3, #48	@ 0x30
 8004118:	3130      	adds	r1, #48	@ 0x30
 800411a:	7083      	strb	r3, [r0, #2]
 800411c:	70c1      	strb	r1, [r0, #3]
 800411e:	1d03      	adds	r3, r0, #4
 8004120:	e7f1      	b.n	8004106 <__exponent+0x58>
	...

08004124 <_printf_float>:
 8004124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004128:	b08d      	sub	sp, #52	@ 0x34
 800412a:	460c      	mov	r4, r1
 800412c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004130:	4616      	mov	r6, r2
 8004132:	461f      	mov	r7, r3
 8004134:	4605      	mov	r5, r0
 8004136:	f000 fccb 	bl	8004ad0 <_localeconv_r>
 800413a:	6803      	ldr	r3, [r0, #0]
 800413c:	9304      	str	r3, [sp, #16]
 800413e:	4618      	mov	r0, r3
 8004140:	f7fc f89e 	bl	8000280 <strlen>
 8004144:	2300      	movs	r3, #0
 8004146:	930a      	str	r3, [sp, #40]	@ 0x28
 8004148:	f8d8 3000 	ldr.w	r3, [r8]
 800414c:	9005      	str	r0, [sp, #20]
 800414e:	3307      	adds	r3, #7
 8004150:	f023 0307 	bic.w	r3, r3, #7
 8004154:	f103 0208 	add.w	r2, r3, #8
 8004158:	f894 a018 	ldrb.w	sl, [r4, #24]
 800415c:	f8d4 b000 	ldr.w	fp, [r4]
 8004160:	f8c8 2000 	str.w	r2, [r8]
 8004164:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004168:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800416c:	9307      	str	r3, [sp, #28]
 800416e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004172:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800417a:	4b9c      	ldr	r3, [pc, #624]	@ (80043ec <_printf_float+0x2c8>)
 800417c:	f04f 32ff 	mov.w	r2, #4294967295
 8004180:	f7fc fcdc 	bl	8000b3c <__aeabi_dcmpun>
 8004184:	bb70      	cbnz	r0, 80041e4 <_printf_float+0xc0>
 8004186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800418a:	4b98      	ldr	r3, [pc, #608]	@ (80043ec <_printf_float+0x2c8>)
 800418c:	f04f 32ff 	mov.w	r2, #4294967295
 8004190:	f7fc fcb6 	bl	8000b00 <__aeabi_dcmple>
 8004194:	bb30      	cbnz	r0, 80041e4 <_printf_float+0xc0>
 8004196:	2200      	movs	r2, #0
 8004198:	2300      	movs	r3, #0
 800419a:	4640      	mov	r0, r8
 800419c:	4649      	mov	r1, r9
 800419e:	f7fc fca5 	bl	8000aec <__aeabi_dcmplt>
 80041a2:	b110      	cbz	r0, 80041aa <_printf_float+0x86>
 80041a4:	232d      	movs	r3, #45	@ 0x2d
 80041a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041aa:	4a91      	ldr	r2, [pc, #580]	@ (80043f0 <_printf_float+0x2cc>)
 80041ac:	4b91      	ldr	r3, [pc, #580]	@ (80043f4 <_printf_float+0x2d0>)
 80041ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041b2:	bf8c      	ite	hi
 80041b4:	4690      	movhi	r8, r2
 80041b6:	4698      	movls	r8, r3
 80041b8:	2303      	movs	r3, #3
 80041ba:	6123      	str	r3, [r4, #16]
 80041bc:	f02b 0304 	bic.w	r3, fp, #4
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	f04f 0900 	mov.w	r9, #0
 80041c6:	9700      	str	r7, [sp, #0]
 80041c8:	4633      	mov	r3, r6
 80041ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80041cc:	4621      	mov	r1, r4
 80041ce:	4628      	mov	r0, r5
 80041d0:	f000 f9d2 	bl	8004578 <_printf_common>
 80041d4:	3001      	adds	r0, #1
 80041d6:	f040 808d 	bne.w	80042f4 <_printf_float+0x1d0>
 80041da:	f04f 30ff 	mov.w	r0, #4294967295
 80041de:	b00d      	add	sp, #52	@ 0x34
 80041e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041e4:	4642      	mov	r2, r8
 80041e6:	464b      	mov	r3, r9
 80041e8:	4640      	mov	r0, r8
 80041ea:	4649      	mov	r1, r9
 80041ec:	f7fc fca6 	bl	8000b3c <__aeabi_dcmpun>
 80041f0:	b140      	cbz	r0, 8004204 <_printf_float+0xe0>
 80041f2:	464b      	mov	r3, r9
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	bfbc      	itt	lt
 80041f8:	232d      	movlt	r3, #45	@ 0x2d
 80041fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80041fe:	4a7e      	ldr	r2, [pc, #504]	@ (80043f8 <_printf_float+0x2d4>)
 8004200:	4b7e      	ldr	r3, [pc, #504]	@ (80043fc <_printf_float+0x2d8>)
 8004202:	e7d4      	b.n	80041ae <_printf_float+0x8a>
 8004204:	6863      	ldr	r3, [r4, #4]
 8004206:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800420a:	9206      	str	r2, [sp, #24]
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	d13b      	bne.n	8004288 <_printf_float+0x164>
 8004210:	2306      	movs	r3, #6
 8004212:	6063      	str	r3, [r4, #4]
 8004214:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004218:	2300      	movs	r3, #0
 800421a:	6022      	str	r2, [r4, #0]
 800421c:	9303      	str	r3, [sp, #12]
 800421e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004220:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004224:	ab09      	add	r3, sp, #36	@ 0x24
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	6861      	ldr	r1, [r4, #4]
 800422a:	ec49 8b10 	vmov	d0, r8, r9
 800422e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004232:	4628      	mov	r0, r5
 8004234:	f7ff fed6 	bl	8003fe4 <__cvt>
 8004238:	9b06      	ldr	r3, [sp, #24]
 800423a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800423c:	2b47      	cmp	r3, #71	@ 0x47
 800423e:	4680      	mov	r8, r0
 8004240:	d129      	bne.n	8004296 <_printf_float+0x172>
 8004242:	1cc8      	adds	r0, r1, #3
 8004244:	db02      	blt.n	800424c <_printf_float+0x128>
 8004246:	6863      	ldr	r3, [r4, #4]
 8004248:	4299      	cmp	r1, r3
 800424a:	dd41      	ble.n	80042d0 <_printf_float+0x1ac>
 800424c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004250:	fa5f fa8a 	uxtb.w	sl, sl
 8004254:	3901      	subs	r1, #1
 8004256:	4652      	mov	r2, sl
 8004258:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800425c:	9109      	str	r1, [sp, #36]	@ 0x24
 800425e:	f7ff ff26 	bl	80040ae <__exponent>
 8004262:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004264:	1813      	adds	r3, r2, r0
 8004266:	2a01      	cmp	r2, #1
 8004268:	4681      	mov	r9, r0
 800426a:	6123      	str	r3, [r4, #16]
 800426c:	dc02      	bgt.n	8004274 <_printf_float+0x150>
 800426e:	6822      	ldr	r2, [r4, #0]
 8004270:	07d2      	lsls	r2, r2, #31
 8004272:	d501      	bpl.n	8004278 <_printf_float+0x154>
 8004274:	3301      	adds	r3, #1
 8004276:	6123      	str	r3, [r4, #16]
 8004278:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0a2      	beq.n	80041c6 <_printf_float+0xa2>
 8004280:	232d      	movs	r3, #45	@ 0x2d
 8004282:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004286:	e79e      	b.n	80041c6 <_printf_float+0xa2>
 8004288:	9a06      	ldr	r2, [sp, #24]
 800428a:	2a47      	cmp	r2, #71	@ 0x47
 800428c:	d1c2      	bne.n	8004214 <_printf_float+0xf0>
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1c0      	bne.n	8004214 <_printf_float+0xf0>
 8004292:	2301      	movs	r3, #1
 8004294:	e7bd      	b.n	8004212 <_printf_float+0xee>
 8004296:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800429a:	d9db      	bls.n	8004254 <_printf_float+0x130>
 800429c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80042a0:	d118      	bne.n	80042d4 <_printf_float+0x1b0>
 80042a2:	2900      	cmp	r1, #0
 80042a4:	6863      	ldr	r3, [r4, #4]
 80042a6:	dd0b      	ble.n	80042c0 <_printf_float+0x19c>
 80042a8:	6121      	str	r1, [r4, #16]
 80042aa:	b913      	cbnz	r3, 80042b2 <_printf_float+0x18e>
 80042ac:	6822      	ldr	r2, [r4, #0]
 80042ae:	07d0      	lsls	r0, r2, #31
 80042b0:	d502      	bpl.n	80042b8 <_printf_float+0x194>
 80042b2:	3301      	adds	r3, #1
 80042b4:	440b      	add	r3, r1
 80042b6:	6123      	str	r3, [r4, #16]
 80042b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80042ba:	f04f 0900 	mov.w	r9, #0
 80042be:	e7db      	b.n	8004278 <_printf_float+0x154>
 80042c0:	b913      	cbnz	r3, 80042c8 <_printf_float+0x1a4>
 80042c2:	6822      	ldr	r2, [r4, #0]
 80042c4:	07d2      	lsls	r2, r2, #31
 80042c6:	d501      	bpl.n	80042cc <_printf_float+0x1a8>
 80042c8:	3302      	adds	r3, #2
 80042ca:	e7f4      	b.n	80042b6 <_printf_float+0x192>
 80042cc:	2301      	movs	r3, #1
 80042ce:	e7f2      	b.n	80042b6 <_printf_float+0x192>
 80042d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80042d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042d6:	4299      	cmp	r1, r3
 80042d8:	db05      	blt.n	80042e6 <_printf_float+0x1c2>
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	6121      	str	r1, [r4, #16]
 80042de:	07d8      	lsls	r0, r3, #31
 80042e0:	d5ea      	bpl.n	80042b8 <_printf_float+0x194>
 80042e2:	1c4b      	adds	r3, r1, #1
 80042e4:	e7e7      	b.n	80042b6 <_printf_float+0x192>
 80042e6:	2900      	cmp	r1, #0
 80042e8:	bfd4      	ite	le
 80042ea:	f1c1 0202 	rsble	r2, r1, #2
 80042ee:	2201      	movgt	r2, #1
 80042f0:	4413      	add	r3, r2
 80042f2:	e7e0      	b.n	80042b6 <_printf_float+0x192>
 80042f4:	6823      	ldr	r3, [r4, #0]
 80042f6:	055a      	lsls	r2, r3, #21
 80042f8:	d407      	bmi.n	800430a <_printf_float+0x1e6>
 80042fa:	6923      	ldr	r3, [r4, #16]
 80042fc:	4642      	mov	r2, r8
 80042fe:	4631      	mov	r1, r6
 8004300:	4628      	mov	r0, r5
 8004302:	47b8      	blx	r7
 8004304:	3001      	adds	r0, #1
 8004306:	d12b      	bne.n	8004360 <_printf_float+0x23c>
 8004308:	e767      	b.n	80041da <_printf_float+0xb6>
 800430a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800430e:	f240 80dd 	bls.w	80044cc <_printf_float+0x3a8>
 8004312:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004316:	2200      	movs	r2, #0
 8004318:	2300      	movs	r3, #0
 800431a:	f7fc fbdd 	bl	8000ad8 <__aeabi_dcmpeq>
 800431e:	2800      	cmp	r0, #0
 8004320:	d033      	beq.n	800438a <_printf_float+0x266>
 8004322:	4a37      	ldr	r2, [pc, #220]	@ (8004400 <_printf_float+0x2dc>)
 8004324:	2301      	movs	r3, #1
 8004326:	4631      	mov	r1, r6
 8004328:	4628      	mov	r0, r5
 800432a:	47b8      	blx	r7
 800432c:	3001      	adds	r0, #1
 800432e:	f43f af54 	beq.w	80041da <_printf_float+0xb6>
 8004332:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004336:	4543      	cmp	r3, r8
 8004338:	db02      	blt.n	8004340 <_printf_float+0x21c>
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	07d8      	lsls	r0, r3, #31
 800433e:	d50f      	bpl.n	8004360 <_printf_float+0x23c>
 8004340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004344:	4631      	mov	r1, r6
 8004346:	4628      	mov	r0, r5
 8004348:	47b8      	blx	r7
 800434a:	3001      	adds	r0, #1
 800434c:	f43f af45 	beq.w	80041da <_printf_float+0xb6>
 8004350:	f04f 0900 	mov.w	r9, #0
 8004354:	f108 38ff 	add.w	r8, r8, #4294967295
 8004358:	f104 0a1a 	add.w	sl, r4, #26
 800435c:	45c8      	cmp	r8, r9
 800435e:	dc09      	bgt.n	8004374 <_printf_float+0x250>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	079b      	lsls	r3, r3, #30
 8004364:	f100 8103 	bmi.w	800456e <_printf_float+0x44a>
 8004368:	68e0      	ldr	r0, [r4, #12]
 800436a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800436c:	4298      	cmp	r0, r3
 800436e:	bfb8      	it	lt
 8004370:	4618      	movlt	r0, r3
 8004372:	e734      	b.n	80041de <_printf_float+0xba>
 8004374:	2301      	movs	r3, #1
 8004376:	4652      	mov	r2, sl
 8004378:	4631      	mov	r1, r6
 800437a:	4628      	mov	r0, r5
 800437c:	47b8      	blx	r7
 800437e:	3001      	adds	r0, #1
 8004380:	f43f af2b 	beq.w	80041da <_printf_float+0xb6>
 8004384:	f109 0901 	add.w	r9, r9, #1
 8004388:	e7e8      	b.n	800435c <_printf_float+0x238>
 800438a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800438c:	2b00      	cmp	r3, #0
 800438e:	dc39      	bgt.n	8004404 <_printf_float+0x2e0>
 8004390:	4a1b      	ldr	r2, [pc, #108]	@ (8004400 <_printf_float+0x2dc>)
 8004392:	2301      	movs	r3, #1
 8004394:	4631      	mov	r1, r6
 8004396:	4628      	mov	r0, r5
 8004398:	47b8      	blx	r7
 800439a:	3001      	adds	r0, #1
 800439c:	f43f af1d 	beq.w	80041da <_printf_float+0xb6>
 80043a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80043a4:	ea59 0303 	orrs.w	r3, r9, r3
 80043a8:	d102      	bne.n	80043b0 <_printf_float+0x28c>
 80043aa:	6823      	ldr	r3, [r4, #0]
 80043ac:	07d9      	lsls	r1, r3, #31
 80043ae:	d5d7      	bpl.n	8004360 <_printf_float+0x23c>
 80043b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043b4:	4631      	mov	r1, r6
 80043b6:	4628      	mov	r0, r5
 80043b8:	47b8      	blx	r7
 80043ba:	3001      	adds	r0, #1
 80043bc:	f43f af0d 	beq.w	80041da <_printf_float+0xb6>
 80043c0:	f04f 0a00 	mov.w	sl, #0
 80043c4:	f104 0b1a 	add.w	fp, r4, #26
 80043c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ca:	425b      	negs	r3, r3
 80043cc:	4553      	cmp	r3, sl
 80043ce:	dc01      	bgt.n	80043d4 <_printf_float+0x2b0>
 80043d0:	464b      	mov	r3, r9
 80043d2:	e793      	b.n	80042fc <_printf_float+0x1d8>
 80043d4:	2301      	movs	r3, #1
 80043d6:	465a      	mov	r2, fp
 80043d8:	4631      	mov	r1, r6
 80043da:	4628      	mov	r0, r5
 80043dc:	47b8      	blx	r7
 80043de:	3001      	adds	r0, #1
 80043e0:	f43f aefb 	beq.w	80041da <_printf_float+0xb6>
 80043e4:	f10a 0a01 	add.w	sl, sl, #1
 80043e8:	e7ee      	b.n	80043c8 <_printf_float+0x2a4>
 80043ea:	bf00      	nop
 80043ec:	7fefffff 	.word	0x7fefffff
 80043f0:	08007f28 	.word	0x08007f28
 80043f4:	08007f24 	.word	0x08007f24
 80043f8:	08007f30 	.word	0x08007f30
 80043fc:	08007f2c 	.word	0x08007f2c
 8004400:	08007f34 	.word	0x08007f34
 8004404:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004406:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800440a:	4553      	cmp	r3, sl
 800440c:	bfa8      	it	ge
 800440e:	4653      	movge	r3, sl
 8004410:	2b00      	cmp	r3, #0
 8004412:	4699      	mov	r9, r3
 8004414:	dc36      	bgt.n	8004484 <_printf_float+0x360>
 8004416:	f04f 0b00 	mov.w	fp, #0
 800441a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800441e:	f104 021a 	add.w	r2, r4, #26
 8004422:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004424:	9306      	str	r3, [sp, #24]
 8004426:	eba3 0309 	sub.w	r3, r3, r9
 800442a:	455b      	cmp	r3, fp
 800442c:	dc31      	bgt.n	8004492 <_printf_float+0x36e>
 800442e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004430:	459a      	cmp	sl, r3
 8004432:	dc3a      	bgt.n	80044aa <_printf_float+0x386>
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	07da      	lsls	r2, r3, #31
 8004438:	d437      	bmi.n	80044aa <_printf_float+0x386>
 800443a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800443c:	ebaa 0903 	sub.w	r9, sl, r3
 8004440:	9b06      	ldr	r3, [sp, #24]
 8004442:	ebaa 0303 	sub.w	r3, sl, r3
 8004446:	4599      	cmp	r9, r3
 8004448:	bfa8      	it	ge
 800444a:	4699      	movge	r9, r3
 800444c:	f1b9 0f00 	cmp.w	r9, #0
 8004450:	dc33      	bgt.n	80044ba <_printf_float+0x396>
 8004452:	f04f 0800 	mov.w	r8, #0
 8004456:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800445a:	f104 0b1a 	add.w	fp, r4, #26
 800445e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004460:	ebaa 0303 	sub.w	r3, sl, r3
 8004464:	eba3 0309 	sub.w	r3, r3, r9
 8004468:	4543      	cmp	r3, r8
 800446a:	f77f af79 	ble.w	8004360 <_printf_float+0x23c>
 800446e:	2301      	movs	r3, #1
 8004470:	465a      	mov	r2, fp
 8004472:	4631      	mov	r1, r6
 8004474:	4628      	mov	r0, r5
 8004476:	47b8      	blx	r7
 8004478:	3001      	adds	r0, #1
 800447a:	f43f aeae 	beq.w	80041da <_printf_float+0xb6>
 800447e:	f108 0801 	add.w	r8, r8, #1
 8004482:	e7ec      	b.n	800445e <_printf_float+0x33a>
 8004484:	4642      	mov	r2, r8
 8004486:	4631      	mov	r1, r6
 8004488:	4628      	mov	r0, r5
 800448a:	47b8      	blx	r7
 800448c:	3001      	adds	r0, #1
 800448e:	d1c2      	bne.n	8004416 <_printf_float+0x2f2>
 8004490:	e6a3      	b.n	80041da <_printf_float+0xb6>
 8004492:	2301      	movs	r3, #1
 8004494:	4631      	mov	r1, r6
 8004496:	4628      	mov	r0, r5
 8004498:	9206      	str	r2, [sp, #24]
 800449a:	47b8      	blx	r7
 800449c:	3001      	adds	r0, #1
 800449e:	f43f ae9c 	beq.w	80041da <_printf_float+0xb6>
 80044a2:	9a06      	ldr	r2, [sp, #24]
 80044a4:	f10b 0b01 	add.w	fp, fp, #1
 80044a8:	e7bb      	b.n	8004422 <_printf_float+0x2fe>
 80044aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044ae:	4631      	mov	r1, r6
 80044b0:	4628      	mov	r0, r5
 80044b2:	47b8      	blx	r7
 80044b4:	3001      	adds	r0, #1
 80044b6:	d1c0      	bne.n	800443a <_printf_float+0x316>
 80044b8:	e68f      	b.n	80041da <_printf_float+0xb6>
 80044ba:	9a06      	ldr	r2, [sp, #24]
 80044bc:	464b      	mov	r3, r9
 80044be:	4442      	add	r2, r8
 80044c0:	4631      	mov	r1, r6
 80044c2:	4628      	mov	r0, r5
 80044c4:	47b8      	blx	r7
 80044c6:	3001      	adds	r0, #1
 80044c8:	d1c3      	bne.n	8004452 <_printf_float+0x32e>
 80044ca:	e686      	b.n	80041da <_printf_float+0xb6>
 80044cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80044d0:	f1ba 0f01 	cmp.w	sl, #1
 80044d4:	dc01      	bgt.n	80044da <_printf_float+0x3b6>
 80044d6:	07db      	lsls	r3, r3, #31
 80044d8:	d536      	bpl.n	8004548 <_printf_float+0x424>
 80044da:	2301      	movs	r3, #1
 80044dc:	4642      	mov	r2, r8
 80044de:	4631      	mov	r1, r6
 80044e0:	4628      	mov	r0, r5
 80044e2:	47b8      	blx	r7
 80044e4:	3001      	adds	r0, #1
 80044e6:	f43f ae78 	beq.w	80041da <_printf_float+0xb6>
 80044ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044ee:	4631      	mov	r1, r6
 80044f0:	4628      	mov	r0, r5
 80044f2:	47b8      	blx	r7
 80044f4:	3001      	adds	r0, #1
 80044f6:	f43f ae70 	beq.w	80041da <_printf_float+0xb6>
 80044fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044fe:	2200      	movs	r2, #0
 8004500:	2300      	movs	r3, #0
 8004502:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004506:	f7fc fae7 	bl	8000ad8 <__aeabi_dcmpeq>
 800450a:	b9c0      	cbnz	r0, 800453e <_printf_float+0x41a>
 800450c:	4653      	mov	r3, sl
 800450e:	f108 0201 	add.w	r2, r8, #1
 8004512:	4631      	mov	r1, r6
 8004514:	4628      	mov	r0, r5
 8004516:	47b8      	blx	r7
 8004518:	3001      	adds	r0, #1
 800451a:	d10c      	bne.n	8004536 <_printf_float+0x412>
 800451c:	e65d      	b.n	80041da <_printf_float+0xb6>
 800451e:	2301      	movs	r3, #1
 8004520:	465a      	mov	r2, fp
 8004522:	4631      	mov	r1, r6
 8004524:	4628      	mov	r0, r5
 8004526:	47b8      	blx	r7
 8004528:	3001      	adds	r0, #1
 800452a:	f43f ae56 	beq.w	80041da <_printf_float+0xb6>
 800452e:	f108 0801 	add.w	r8, r8, #1
 8004532:	45d0      	cmp	r8, sl
 8004534:	dbf3      	blt.n	800451e <_printf_float+0x3fa>
 8004536:	464b      	mov	r3, r9
 8004538:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800453c:	e6df      	b.n	80042fe <_printf_float+0x1da>
 800453e:	f04f 0800 	mov.w	r8, #0
 8004542:	f104 0b1a 	add.w	fp, r4, #26
 8004546:	e7f4      	b.n	8004532 <_printf_float+0x40e>
 8004548:	2301      	movs	r3, #1
 800454a:	4642      	mov	r2, r8
 800454c:	e7e1      	b.n	8004512 <_printf_float+0x3ee>
 800454e:	2301      	movs	r3, #1
 8004550:	464a      	mov	r2, r9
 8004552:	4631      	mov	r1, r6
 8004554:	4628      	mov	r0, r5
 8004556:	47b8      	blx	r7
 8004558:	3001      	adds	r0, #1
 800455a:	f43f ae3e 	beq.w	80041da <_printf_float+0xb6>
 800455e:	f108 0801 	add.w	r8, r8, #1
 8004562:	68e3      	ldr	r3, [r4, #12]
 8004564:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004566:	1a5b      	subs	r3, r3, r1
 8004568:	4543      	cmp	r3, r8
 800456a:	dcf0      	bgt.n	800454e <_printf_float+0x42a>
 800456c:	e6fc      	b.n	8004368 <_printf_float+0x244>
 800456e:	f04f 0800 	mov.w	r8, #0
 8004572:	f104 0919 	add.w	r9, r4, #25
 8004576:	e7f4      	b.n	8004562 <_printf_float+0x43e>

08004578 <_printf_common>:
 8004578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800457c:	4616      	mov	r6, r2
 800457e:	4698      	mov	r8, r3
 8004580:	688a      	ldr	r2, [r1, #8]
 8004582:	690b      	ldr	r3, [r1, #16]
 8004584:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004588:	4293      	cmp	r3, r2
 800458a:	bfb8      	it	lt
 800458c:	4613      	movlt	r3, r2
 800458e:	6033      	str	r3, [r6, #0]
 8004590:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004594:	4607      	mov	r7, r0
 8004596:	460c      	mov	r4, r1
 8004598:	b10a      	cbz	r2, 800459e <_printf_common+0x26>
 800459a:	3301      	adds	r3, #1
 800459c:	6033      	str	r3, [r6, #0]
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	0699      	lsls	r1, r3, #26
 80045a2:	bf42      	ittt	mi
 80045a4:	6833      	ldrmi	r3, [r6, #0]
 80045a6:	3302      	addmi	r3, #2
 80045a8:	6033      	strmi	r3, [r6, #0]
 80045aa:	6825      	ldr	r5, [r4, #0]
 80045ac:	f015 0506 	ands.w	r5, r5, #6
 80045b0:	d106      	bne.n	80045c0 <_printf_common+0x48>
 80045b2:	f104 0a19 	add.w	sl, r4, #25
 80045b6:	68e3      	ldr	r3, [r4, #12]
 80045b8:	6832      	ldr	r2, [r6, #0]
 80045ba:	1a9b      	subs	r3, r3, r2
 80045bc:	42ab      	cmp	r3, r5
 80045be:	dc26      	bgt.n	800460e <_printf_common+0x96>
 80045c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045c4:	6822      	ldr	r2, [r4, #0]
 80045c6:	3b00      	subs	r3, #0
 80045c8:	bf18      	it	ne
 80045ca:	2301      	movne	r3, #1
 80045cc:	0692      	lsls	r2, r2, #26
 80045ce:	d42b      	bmi.n	8004628 <_printf_common+0xb0>
 80045d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045d4:	4641      	mov	r1, r8
 80045d6:	4638      	mov	r0, r7
 80045d8:	47c8      	blx	r9
 80045da:	3001      	adds	r0, #1
 80045dc:	d01e      	beq.n	800461c <_printf_common+0xa4>
 80045de:	6823      	ldr	r3, [r4, #0]
 80045e0:	6922      	ldr	r2, [r4, #16]
 80045e2:	f003 0306 	and.w	r3, r3, #6
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	bf02      	ittt	eq
 80045ea:	68e5      	ldreq	r5, [r4, #12]
 80045ec:	6833      	ldreq	r3, [r6, #0]
 80045ee:	1aed      	subeq	r5, r5, r3
 80045f0:	68a3      	ldr	r3, [r4, #8]
 80045f2:	bf0c      	ite	eq
 80045f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045f8:	2500      	movne	r5, #0
 80045fa:	4293      	cmp	r3, r2
 80045fc:	bfc4      	itt	gt
 80045fe:	1a9b      	subgt	r3, r3, r2
 8004600:	18ed      	addgt	r5, r5, r3
 8004602:	2600      	movs	r6, #0
 8004604:	341a      	adds	r4, #26
 8004606:	42b5      	cmp	r5, r6
 8004608:	d11a      	bne.n	8004640 <_printf_common+0xc8>
 800460a:	2000      	movs	r0, #0
 800460c:	e008      	b.n	8004620 <_printf_common+0xa8>
 800460e:	2301      	movs	r3, #1
 8004610:	4652      	mov	r2, sl
 8004612:	4641      	mov	r1, r8
 8004614:	4638      	mov	r0, r7
 8004616:	47c8      	blx	r9
 8004618:	3001      	adds	r0, #1
 800461a:	d103      	bne.n	8004624 <_printf_common+0xac>
 800461c:	f04f 30ff 	mov.w	r0, #4294967295
 8004620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004624:	3501      	adds	r5, #1
 8004626:	e7c6      	b.n	80045b6 <_printf_common+0x3e>
 8004628:	18e1      	adds	r1, r4, r3
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	2030      	movs	r0, #48	@ 0x30
 800462e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004632:	4422      	add	r2, r4
 8004634:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004638:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800463c:	3302      	adds	r3, #2
 800463e:	e7c7      	b.n	80045d0 <_printf_common+0x58>
 8004640:	2301      	movs	r3, #1
 8004642:	4622      	mov	r2, r4
 8004644:	4641      	mov	r1, r8
 8004646:	4638      	mov	r0, r7
 8004648:	47c8      	blx	r9
 800464a:	3001      	adds	r0, #1
 800464c:	d0e6      	beq.n	800461c <_printf_common+0xa4>
 800464e:	3601      	adds	r6, #1
 8004650:	e7d9      	b.n	8004606 <_printf_common+0x8e>
	...

08004654 <_printf_i>:
 8004654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004658:	7e0f      	ldrb	r7, [r1, #24]
 800465a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800465c:	2f78      	cmp	r7, #120	@ 0x78
 800465e:	4691      	mov	r9, r2
 8004660:	4680      	mov	r8, r0
 8004662:	460c      	mov	r4, r1
 8004664:	469a      	mov	sl, r3
 8004666:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800466a:	d807      	bhi.n	800467c <_printf_i+0x28>
 800466c:	2f62      	cmp	r7, #98	@ 0x62
 800466e:	d80a      	bhi.n	8004686 <_printf_i+0x32>
 8004670:	2f00      	cmp	r7, #0
 8004672:	f000 80d1 	beq.w	8004818 <_printf_i+0x1c4>
 8004676:	2f58      	cmp	r7, #88	@ 0x58
 8004678:	f000 80b8 	beq.w	80047ec <_printf_i+0x198>
 800467c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004680:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004684:	e03a      	b.n	80046fc <_printf_i+0xa8>
 8004686:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800468a:	2b15      	cmp	r3, #21
 800468c:	d8f6      	bhi.n	800467c <_printf_i+0x28>
 800468e:	a101      	add	r1, pc, #4	@ (adr r1, 8004694 <_printf_i+0x40>)
 8004690:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004694:	080046ed 	.word	0x080046ed
 8004698:	08004701 	.word	0x08004701
 800469c:	0800467d 	.word	0x0800467d
 80046a0:	0800467d 	.word	0x0800467d
 80046a4:	0800467d 	.word	0x0800467d
 80046a8:	0800467d 	.word	0x0800467d
 80046ac:	08004701 	.word	0x08004701
 80046b0:	0800467d 	.word	0x0800467d
 80046b4:	0800467d 	.word	0x0800467d
 80046b8:	0800467d 	.word	0x0800467d
 80046bc:	0800467d 	.word	0x0800467d
 80046c0:	080047ff 	.word	0x080047ff
 80046c4:	0800472b 	.word	0x0800472b
 80046c8:	080047b9 	.word	0x080047b9
 80046cc:	0800467d 	.word	0x0800467d
 80046d0:	0800467d 	.word	0x0800467d
 80046d4:	08004821 	.word	0x08004821
 80046d8:	0800467d 	.word	0x0800467d
 80046dc:	0800472b 	.word	0x0800472b
 80046e0:	0800467d 	.word	0x0800467d
 80046e4:	0800467d 	.word	0x0800467d
 80046e8:	080047c1 	.word	0x080047c1
 80046ec:	6833      	ldr	r3, [r6, #0]
 80046ee:	1d1a      	adds	r2, r3, #4
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6032      	str	r2, [r6, #0]
 80046f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046fc:	2301      	movs	r3, #1
 80046fe:	e09c      	b.n	800483a <_printf_i+0x1e6>
 8004700:	6833      	ldr	r3, [r6, #0]
 8004702:	6820      	ldr	r0, [r4, #0]
 8004704:	1d19      	adds	r1, r3, #4
 8004706:	6031      	str	r1, [r6, #0]
 8004708:	0606      	lsls	r6, r0, #24
 800470a:	d501      	bpl.n	8004710 <_printf_i+0xbc>
 800470c:	681d      	ldr	r5, [r3, #0]
 800470e:	e003      	b.n	8004718 <_printf_i+0xc4>
 8004710:	0645      	lsls	r5, r0, #25
 8004712:	d5fb      	bpl.n	800470c <_printf_i+0xb8>
 8004714:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004718:	2d00      	cmp	r5, #0
 800471a:	da03      	bge.n	8004724 <_printf_i+0xd0>
 800471c:	232d      	movs	r3, #45	@ 0x2d
 800471e:	426d      	negs	r5, r5
 8004720:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004724:	4858      	ldr	r0, [pc, #352]	@ (8004888 <_printf_i+0x234>)
 8004726:	230a      	movs	r3, #10
 8004728:	e011      	b.n	800474e <_printf_i+0xfa>
 800472a:	6821      	ldr	r1, [r4, #0]
 800472c:	6833      	ldr	r3, [r6, #0]
 800472e:	0608      	lsls	r0, r1, #24
 8004730:	f853 5b04 	ldr.w	r5, [r3], #4
 8004734:	d402      	bmi.n	800473c <_printf_i+0xe8>
 8004736:	0649      	lsls	r1, r1, #25
 8004738:	bf48      	it	mi
 800473a:	b2ad      	uxthmi	r5, r5
 800473c:	2f6f      	cmp	r7, #111	@ 0x6f
 800473e:	4852      	ldr	r0, [pc, #328]	@ (8004888 <_printf_i+0x234>)
 8004740:	6033      	str	r3, [r6, #0]
 8004742:	bf14      	ite	ne
 8004744:	230a      	movne	r3, #10
 8004746:	2308      	moveq	r3, #8
 8004748:	2100      	movs	r1, #0
 800474a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800474e:	6866      	ldr	r6, [r4, #4]
 8004750:	60a6      	str	r6, [r4, #8]
 8004752:	2e00      	cmp	r6, #0
 8004754:	db05      	blt.n	8004762 <_printf_i+0x10e>
 8004756:	6821      	ldr	r1, [r4, #0]
 8004758:	432e      	orrs	r6, r5
 800475a:	f021 0104 	bic.w	r1, r1, #4
 800475e:	6021      	str	r1, [r4, #0]
 8004760:	d04b      	beq.n	80047fa <_printf_i+0x1a6>
 8004762:	4616      	mov	r6, r2
 8004764:	fbb5 f1f3 	udiv	r1, r5, r3
 8004768:	fb03 5711 	mls	r7, r3, r1, r5
 800476c:	5dc7      	ldrb	r7, [r0, r7]
 800476e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004772:	462f      	mov	r7, r5
 8004774:	42bb      	cmp	r3, r7
 8004776:	460d      	mov	r5, r1
 8004778:	d9f4      	bls.n	8004764 <_printf_i+0x110>
 800477a:	2b08      	cmp	r3, #8
 800477c:	d10b      	bne.n	8004796 <_printf_i+0x142>
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	07df      	lsls	r7, r3, #31
 8004782:	d508      	bpl.n	8004796 <_printf_i+0x142>
 8004784:	6923      	ldr	r3, [r4, #16]
 8004786:	6861      	ldr	r1, [r4, #4]
 8004788:	4299      	cmp	r1, r3
 800478a:	bfde      	ittt	le
 800478c:	2330      	movle	r3, #48	@ 0x30
 800478e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004792:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004796:	1b92      	subs	r2, r2, r6
 8004798:	6122      	str	r2, [r4, #16]
 800479a:	f8cd a000 	str.w	sl, [sp]
 800479e:	464b      	mov	r3, r9
 80047a0:	aa03      	add	r2, sp, #12
 80047a2:	4621      	mov	r1, r4
 80047a4:	4640      	mov	r0, r8
 80047a6:	f7ff fee7 	bl	8004578 <_printf_common>
 80047aa:	3001      	adds	r0, #1
 80047ac:	d14a      	bne.n	8004844 <_printf_i+0x1f0>
 80047ae:	f04f 30ff 	mov.w	r0, #4294967295
 80047b2:	b004      	add	sp, #16
 80047b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b8:	6823      	ldr	r3, [r4, #0]
 80047ba:	f043 0320 	orr.w	r3, r3, #32
 80047be:	6023      	str	r3, [r4, #0]
 80047c0:	4832      	ldr	r0, [pc, #200]	@ (800488c <_printf_i+0x238>)
 80047c2:	2778      	movs	r7, #120	@ 0x78
 80047c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047c8:	6823      	ldr	r3, [r4, #0]
 80047ca:	6831      	ldr	r1, [r6, #0]
 80047cc:	061f      	lsls	r7, r3, #24
 80047ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80047d2:	d402      	bmi.n	80047da <_printf_i+0x186>
 80047d4:	065f      	lsls	r7, r3, #25
 80047d6:	bf48      	it	mi
 80047d8:	b2ad      	uxthmi	r5, r5
 80047da:	6031      	str	r1, [r6, #0]
 80047dc:	07d9      	lsls	r1, r3, #31
 80047de:	bf44      	itt	mi
 80047e0:	f043 0320 	orrmi.w	r3, r3, #32
 80047e4:	6023      	strmi	r3, [r4, #0]
 80047e6:	b11d      	cbz	r5, 80047f0 <_printf_i+0x19c>
 80047e8:	2310      	movs	r3, #16
 80047ea:	e7ad      	b.n	8004748 <_printf_i+0xf4>
 80047ec:	4826      	ldr	r0, [pc, #152]	@ (8004888 <_printf_i+0x234>)
 80047ee:	e7e9      	b.n	80047c4 <_printf_i+0x170>
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	f023 0320 	bic.w	r3, r3, #32
 80047f6:	6023      	str	r3, [r4, #0]
 80047f8:	e7f6      	b.n	80047e8 <_printf_i+0x194>
 80047fa:	4616      	mov	r6, r2
 80047fc:	e7bd      	b.n	800477a <_printf_i+0x126>
 80047fe:	6833      	ldr	r3, [r6, #0]
 8004800:	6825      	ldr	r5, [r4, #0]
 8004802:	6961      	ldr	r1, [r4, #20]
 8004804:	1d18      	adds	r0, r3, #4
 8004806:	6030      	str	r0, [r6, #0]
 8004808:	062e      	lsls	r6, r5, #24
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	d501      	bpl.n	8004812 <_printf_i+0x1be>
 800480e:	6019      	str	r1, [r3, #0]
 8004810:	e002      	b.n	8004818 <_printf_i+0x1c4>
 8004812:	0668      	lsls	r0, r5, #25
 8004814:	d5fb      	bpl.n	800480e <_printf_i+0x1ba>
 8004816:	8019      	strh	r1, [r3, #0]
 8004818:	2300      	movs	r3, #0
 800481a:	6123      	str	r3, [r4, #16]
 800481c:	4616      	mov	r6, r2
 800481e:	e7bc      	b.n	800479a <_printf_i+0x146>
 8004820:	6833      	ldr	r3, [r6, #0]
 8004822:	1d1a      	adds	r2, r3, #4
 8004824:	6032      	str	r2, [r6, #0]
 8004826:	681e      	ldr	r6, [r3, #0]
 8004828:	6862      	ldr	r2, [r4, #4]
 800482a:	2100      	movs	r1, #0
 800482c:	4630      	mov	r0, r6
 800482e:	f7fb fcd7 	bl	80001e0 <memchr>
 8004832:	b108      	cbz	r0, 8004838 <_printf_i+0x1e4>
 8004834:	1b80      	subs	r0, r0, r6
 8004836:	6060      	str	r0, [r4, #4]
 8004838:	6863      	ldr	r3, [r4, #4]
 800483a:	6123      	str	r3, [r4, #16]
 800483c:	2300      	movs	r3, #0
 800483e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004842:	e7aa      	b.n	800479a <_printf_i+0x146>
 8004844:	6923      	ldr	r3, [r4, #16]
 8004846:	4632      	mov	r2, r6
 8004848:	4649      	mov	r1, r9
 800484a:	4640      	mov	r0, r8
 800484c:	47d0      	blx	sl
 800484e:	3001      	adds	r0, #1
 8004850:	d0ad      	beq.n	80047ae <_printf_i+0x15a>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	079b      	lsls	r3, r3, #30
 8004856:	d413      	bmi.n	8004880 <_printf_i+0x22c>
 8004858:	68e0      	ldr	r0, [r4, #12]
 800485a:	9b03      	ldr	r3, [sp, #12]
 800485c:	4298      	cmp	r0, r3
 800485e:	bfb8      	it	lt
 8004860:	4618      	movlt	r0, r3
 8004862:	e7a6      	b.n	80047b2 <_printf_i+0x15e>
 8004864:	2301      	movs	r3, #1
 8004866:	4632      	mov	r2, r6
 8004868:	4649      	mov	r1, r9
 800486a:	4640      	mov	r0, r8
 800486c:	47d0      	blx	sl
 800486e:	3001      	adds	r0, #1
 8004870:	d09d      	beq.n	80047ae <_printf_i+0x15a>
 8004872:	3501      	adds	r5, #1
 8004874:	68e3      	ldr	r3, [r4, #12]
 8004876:	9903      	ldr	r1, [sp, #12]
 8004878:	1a5b      	subs	r3, r3, r1
 800487a:	42ab      	cmp	r3, r5
 800487c:	dcf2      	bgt.n	8004864 <_printf_i+0x210>
 800487e:	e7eb      	b.n	8004858 <_printf_i+0x204>
 8004880:	2500      	movs	r5, #0
 8004882:	f104 0619 	add.w	r6, r4, #25
 8004886:	e7f5      	b.n	8004874 <_printf_i+0x220>
 8004888:	08007f36 	.word	0x08007f36
 800488c:	08007f47 	.word	0x08007f47

08004890 <std>:
 8004890:	2300      	movs	r3, #0
 8004892:	b510      	push	{r4, lr}
 8004894:	4604      	mov	r4, r0
 8004896:	e9c0 3300 	strd	r3, r3, [r0]
 800489a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800489e:	6083      	str	r3, [r0, #8]
 80048a0:	8181      	strh	r1, [r0, #12]
 80048a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80048a4:	81c2      	strh	r2, [r0, #14]
 80048a6:	6183      	str	r3, [r0, #24]
 80048a8:	4619      	mov	r1, r3
 80048aa:	2208      	movs	r2, #8
 80048ac:	305c      	adds	r0, #92	@ 0x5c
 80048ae:	f000 f906 	bl	8004abe <memset>
 80048b2:	4b0d      	ldr	r3, [pc, #52]	@ (80048e8 <std+0x58>)
 80048b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80048b6:	4b0d      	ldr	r3, [pc, #52]	@ (80048ec <std+0x5c>)
 80048b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80048ba:	4b0d      	ldr	r3, [pc, #52]	@ (80048f0 <std+0x60>)
 80048bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80048be:	4b0d      	ldr	r3, [pc, #52]	@ (80048f4 <std+0x64>)
 80048c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80048c2:	4b0d      	ldr	r3, [pc, #52]	@ (80048f8 <std+0x68>)
 80048c4:	6224      	str	r4, [r4, #32]
 80048c6:	429c      	cmp	r4, r3
 80048c8:	d006      	beq.n	80048d8 <std+0x48>
 80048ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80048ce:	4294      	cmp	r4, r2
 80048d0:	d002      	beq.n	80048d8 <std+0x48>
 80048d2:	33d0      	adds	r3, #208	@ 0xd0
 80048d4:	429c      	cmp	r4, r3
 80048d6:	d105      	bne.n	80048e4 <std+0x54>
 80048d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80048dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048e0:	f000 b9c8 	b.w	8004c74 <__retarget_lock_init_recursive>
 80048e4:	bd10      	pop	{r4, pc}
 80048e6:	bf00      	nop
 80048e8:	08004a39 	.word	0x08004a39
 80048ec:	08004a5b 	.word	0x08004a5b
 80048f0:	08004a93 	.word	0x08004a93
 80048f4:	08004ab7 	.word	0x08004ab7
 80048f8:	20002a20 	.word	0x20002a20

080048fc <stdio_exit_handler>:
 80048fc:	4a02      	ldr	r2, [pc, #8]	@ (8004908 <stdio_exit_handler+0xc>)
 80048fe:	4903      	ldr	r1, [pc, #12]	@ (800490c <stdio_exit_handler+0x10>)
 8004900:	4803      	ldr	r0, [pc, #12]	@ (8004910 <stdio_exit_handler+0x14>)
 8004902:	f000 b869 	b.w	80049d8 <_fwalk_sglue>
 8004906:	bf00      	nop
 8004908:	20000010 	.word	0x20000010
 800490c:	080065c9 	.word	0x080065c9
 8004910:	20000020 	.word	0x20000020

08004914 <cleanup_stdio>:
 8004914:	6841      	ldr	r1, [r0, #4]
 8004916:	4b0c      	ldr	r3, [pc, #48]	@ (8004948 <cleanup_stdio+0x34>)
 8004918:	4299      	cmp	r1, r3
 800491a:	b510      	push	{r4, lr}
 800491c:	4604      	mov	r4, r0
 800491e:	d001      	beq.n	8004924 <cleanup_stdio+0x10>
 8004920:	f001 fe52 	bl	80065c8 <_fflush_r>
 8004924:	68a1      	ldr	r1, [r4, #8]
 8004926:	4b09      	ldr	r3, [pc, #36]	@ (800494c <cleanup_stdio+0x38>)
 8004928:	4299      	cmp	r1, r3
 800492a:	d002      	beq.n	8004932 <cleanup_stdio+0x1e>
 800492c:	4620      	mov	r0, r4
 800492e:	f001 fe4b 	bl	80065c8 <_fflush_r>
 8004932:	68e1      	ldr	r1, [r4, #12]
 8004934:	4b06      	ldr	r3, [pc, #24]	@ (8004950 <cleanup_stdio+0x3c>)
 8004936:	4299      	cmp	r1, r3
 8004938:	d004      	beq.n	8004944 <cleanup_stdio+0x30>
 800493a:	4620      	mov	r0, r4
 800493c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004940:	f001 be42 	b.w	80065c8 <_fflush_r>
 8004944:	bd10      	pop	{r4, pc}
 8004946:	bf00      	nop
 8004948:	20002a20 	.word	0x20002a20
 800494c:	20002a88 	.word	0x20002a88
 8004950:	20002af0 	.word	0x20002af0

08004954 <global_stdio_init.part.0>:
 8004954:	b510      	push	{r4, lr}
 8004956:	4b0b      	ldr	r3, [pc, #44]	@ (8004984 <global_stdio_init.part.0+0x30>)
 8004958:	4c0b      	ldr	r4, [pc, #44]	@ (8004988 <global_stdio_init.part.0+0x34>)
 800495a:	4a0c      	ldr	r2, [pc, #48]	@ (800498c <global_stdio_init.part.0+0x38>)
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	4620      	mov	r0, r4
 8004960:	2200      	movs	r2, #0
 8004962:	2104      	movs	r1, #4
 8004964:	f7ff ff94 	bl	8004890 <std>
 8004968:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800496c:	2201      	movs	r2, #1
 800496e:	2109      	movs	r1, #9
 8004970:	f7ff ff8e 	bl	8004890 <std>
 8004974:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004978:	2202      	movs	r2, #2
 800497a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800497e:	2112      	movs	r1, #18
 8004980:	f7ff bf86 	b.w	8004890 <std>
 8004984:	20002b58 	.word	0x20002b58
 8004988:	20002a20 	.word	0x20002a20
 800498c:	080048fd 	.word	0x080048fd

08004990 <__sfp_lock_acquire>:
 8004990:	4801      	ldr	r0, [pc, #4]	@ (8004998 <__sfp_lock_acquire+0x8>)
 8004992:	f000 b970 	b.w	8004c76 <__retarget_lock_acquire_recursive>
 8004996:	bf00      	nop
 8004998:	20002b61 	.word	0x20002b61

0800499c <__sfp_lock_release>:
 800499c:	4801      	ldr	r0, [pc, #4]	@ (80049a4 <__sfp_lock_release+0x8>)
 800499e:	f000 b96b 	b.w	8004c78 <__retarget_lock_release_recursive>
 80049a2:	bf00      	nop
 80049a4:	20002b61 	.word	0x20002b61

080049a8 <__sinit>:
 80049a8:	b510      	push	{r4, lr}
 80049aa:	4604      	mov	r4, r0
 80049ac:	f7ff fff0 	bl	8004990 <__sfp_lock_acquire>
 80049b0:	6a23      	ldr	r3, [r4, #32]
 80049b2:	b11b      	cbz	r3, 80049bc <__sinit+0x14>
 80049b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049b8:	f7ff bff0 	b.w	800499c <__sfp_lock_release>
 80049bc:	4b04      	ldr	r3, [pc, #16]	@ (80049d0 <__sinit+0x28>)
 80049be:	6223      	str	r3, [r4, #32]
 80049c0:	4b04      	ldr	r3, [pc, #16]	@ (80049d4 <__sinit+0x2c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d1f5      	bne.n	80049b4 <__sinit+0xc>
 80049c8:	f7ff ffc4 	bl	8004954 <global_stdio_init.part.0>
 80049cc:	e7f2      	b.n	80049b4 <__sinit+0xc>
 80049ce:	bf00      	nop
 80049d0:	08004915 	.word	0x08004915
 80049d4:	20002b58 	.word	0x20002b58

080049d8 <_fwalk_sglue>:
 80049d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049dc:	4607      	mov	r7, r0
 80049de:	4688      	mov	r8, r1
 80049e0:	4614      	mov	r4, r2
 80049e2:	2600      	movs	r6, #0
 80049e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80049e8:	f1b9 0901 	subs.w	r9, r9, #1
 80049ec:	d505      	bpl.n	80049fa <_fwalk_sglue+0x22>
 80049ee:	6824      	ldr	r4, [r4, #0]
 80049f0:	2c00      	cmp	r4, #0
 80049f2:	d1f7      	bne.n	80049e4 <_fwalk_sglue+0xc>
 80049f4:	4630      	mov	r0, r6
 80049f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049fa:	89ab      	ldrh	r3, [r5, #12]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d907      	bls.n	8004a10 <_fwalk_sglue+0x38>
 8004a00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a04:	3301      	adds	r3, #1
 8004a06:	d003      	beq.n	8004a10 <_fwalk_sglue+0x38>
 8004a08:	4629      	mov	r1, r5
 8004a0a:	4638      	mov	r0, r7
 8004a0c:	47c0      	blx	r8
 8004a0e:	4306      	orrs	r6, r0
 8004a10:	3568      	adds	r5, #104	@ 0x68
 8004a12:	e7e9      	b.n	80049e8 <_fwalk_sglue+0x10>

08004a14 <iprintf>:
 8004a14:	b40f      	push	{r0, r1, r2, r3}
 8004a16:	b507      	push	{r0, r1, r2, lr}
 8004a18:	4906      	ldr	r1, [pc, #24]	@ (8004a34 <iprintf+0x20>)
 8004a1a:	ab04      	add	r3, sp, #16
 8004a1c:	6808      	ldr	r0, [r1, #0]
 8004a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a22:	6881      	ldr	r1, [r0, #8]
 8004a24:	9301      	str	r3, [sp, #4]
 8004a26:	f001 fc33 	bl	8006290 <_vfiprintf_r>
 8004a2a:	b003      	add	sp, #12
 8004a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a30:	b004      	add	sp, #16
 8004a32:	4770      	bx	lr
 8004a34:	2000001c 	.word	0x2000001c

08004a38 <__sread>:
 8004a38:	b510      	push	{r4, lr}
 8004a3a:	460c      	mov	r4, r1
 8004a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a40:	f000 f8ca 	bl	8004bd8 <_read_r>
 8004a44:	2800      	cmp	r0, #0
 8004a46:	bfab      	itete	ge
 8004a48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8004a4c:	181b      	addge	r3, r3, r0
 8004a4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a52:	bfac      	ite	ge
 8004a54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a56:	81a3      	strhlt	r3, [r4, #12]
 8004a58:	bd10      	pop	{r4, pc}

08004a5a <__swrite>:
 8004a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a5e:	461f      	mov	r7, r3
 8004a60:	898b      	ldrh	r3, [r1, #12]
 8004a62:	05db      	lsls	r3, r3, #23
 8004a64:	4605      	mov	r5, r0
 8004a66:	460c      	mov	r4, r1
 8004a68:	4616      	mov	r6, r2
 8004a6a:	d505      	bpl.n	8004a78 <__swrite+0x1e>
 8004a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a70:	2302      	movs	r3, #2
 8004a72:	2200      	movs	r2, #0
 8004a74:	f000 f89e 	bl	8004bb4 <_lseek_r>
 8004a78:	89a3      	ldrh	r3, [r4, #12]
 8004a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a82:	81a3      	strh	r3, [r4, #12]
 8004a84:	4632      	mov	r2, r6
 8004a86:	463b      	mov	r3, r7
 8004a88:	4628      	mov	r0, r5
 8004a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8e:	f000 b8b5 	b.w	8004bfc <_write_r>

08004a92 <__sseek>:
 8004a92:	b510      	push	{r4, lr}
 8004a94:	460c      	mov	r4, r1
 8004a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a9a:	f000 f88b 	bl	8004bb4 <_lseek_r>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	89a3      	ldrh	r3, [r4, #12]
 8004aa2:	bf15      	itete	ne
 8004aa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004aa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004aaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004aae:	81a3      	strheq	r3, [r4, #12]
 8004ab0:	bf18      	it	ne
 8004ab2:	81a3      	strhne	r3, [r4, #12]
 8004ab4:	bd10      	pop	{r4, pc}

08004ab6 <__sclose>:
 8004ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aba:	f000 b80d 	b.w	8004ad8 <_close_r>

08004abe <memset>:
 8004abe:	4402      	add	r2, r0
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d100      	bne.n	8004ac8 <memset+0xa>
 8004ac6:	4770      	bx	lr
 8004ac8:	f803 1b01 	strb.w	r1, [r3], #1
 8004acc:	e7f9      	b.n	8004ac2 <memset+0x4>
	...

08004ad0 <_localeconv_r>:
 8004ad0:	4800      	ldr	r0, [pc, #0]	@ (8004ad4 <_localeconv_r+0x4>)
 8004ad2:	4770      	bx	lr
 8004ad4:	2000015c 	.word	0x2000015c

08004ad8 <_close_r>:
 8004ad8:	b538      	push	{r3, r4, r5, lr}
 8004ada:	4d06      	ldr	r5, [pc, #24]	@ (8004af4 <_close_r+0x1c>)
 8004adc:	2300      	movs	r3, #0
 8004ade:	4604      	mov	r4, r0
 8004ae0:	4608      	mov	r0, r1
 8004ae2:	602b      	str	r3, [r5, #0]
 8004ae4:	f7fc fdbc 	bl	8001660 <_close>
 8004ae8:	1c43      	adds	r3, r0, #1
 8004aea:	d102      	bne.n	8004af2 <_close_r+0x1a>
 8004aec:	682b      	ldr	r3, [r5, #0]
 8004aee:	b103      	cbz	r3, 8004af2 <_close_r+0x1a>
 8004af0:	6023      	str	r3, [r4, #0]
 8004af2:	bd38      	pop	{r3, r4, r5, pc}
 8004af4:	20002b5c 	.word	0x20002b5c

08004af8 <_reclaim_reent>:
 8004af8:	4b2d      	ldr	r3, [pc, #180]	@ (8004bb0 <_reclaim_reent+0xb8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4283      	cmp	r3, r0
 8004afe:	b570      	push	{r4, r5, r6, lr}
 8004b00:	4604      	mov	r4, r0
 8004b02:	d053      	beq.n	8004bac <_reclaim_reent+0xb4>
 8004b04:	69c3      	ldr	r3, [r0, #28]
 8004b06:	b31b      	cbz	r3, 8004b50 <_reclaim_reent+0x58>
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	b163      	cbz	r3, 8004b26 <_reclaim_reent+0x2e>
 8004b0c:	2500      	movs	r5, #0
 8004b0e:	69e3      	ldr	r3, [r4, #28]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	5959      	ldr	r1, [r3, r5]
 8004b14:	b9b1      	cbnz	r1, 8004b44 <_reclaim_reent+0x4c>
 8004b16:	3504      	adds	r5, #4
 8004b18:	2d80      	cmp	r5, #128	@ 0x80
 8004b1a:	d1f8      	bne.n	8004b0e <_reclaim_reent+0x16>
 8004b1c:	69e3      	ldr	r3, [r4, #28]
 8004b1e:	4620      	mov	r0, r4
 8004b20:	68d9      	ldr	r1, [r3, #12]
 8004b22:	f000 ff11 	bl	8005948 <_free_r>
 8004b26:	69e3      	ldr	r3, [r4, #28]
 8004b28:	6819      	ldr	r1, [r3, #0]
 8004b2a:	b111      	cbz	r1, 8004b32 <_reclaim_reent+0x3a>
 8004b2c:	4620      	mov	r0, r4
 8004b2e:	f000 ff0b 	bl	8005948 <_free_r>
 8004b32:	69e3      	ldr	r3, [r4, #28]
 8004b34:	689d      	ldr	r5, [r3, #8]
 8004b36:	b15d      	cbz	r5, 8004b50 <_reclaim_reent+0x58>
 8004b38:	4629      	mov	r1, r5
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	682d      	ldr	r5, [r5, #0]
 8004b3e:	f000 ff03 	bl	8005948 <_free_r>
 8004b42:	e7f8      	b.n	8004b36 <_reclaim_reent+0x3e>
 8004b44:	680e      	ldr	r6, [r1, #0]
 8004b46:	4620      	mov	r0, r4
 8004b48:	f000 fefe 	bl	8005948 <_free_r>
 8004b4c:	4631      	mov	r1, r6
 8004b4e:	e7e1      	b.n	8004b14 <_reclaim_reent+0x1c>
 8004b50:	6961      	ldr	r1, [r4, #20]
 8004b52:	b111      	cbz	r1, 8004b5a <_reclaim_reent+0x62>
 8004b54:	4620      	mov	r0, r4
 8004b56:	f000 fef7 	bl	8005948 <_free_r>
 8004b5a:	69e1      	ldr	r1, [r4, #28]
 8004b5c:	b111      	cbz	r1, 8004b64 <_reclaim_reent+0x6c>
 8004b5e:	4620      	mov	r0, r4
 8004b60:	f000 fef2 	bl	8005948 <_free_r>
 8004b64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004b66:	b111      	cbz	r1, 8004b6e <_reclaim_reent+0x76>
 8004b68:	4620      	mov	r0, r4
 8004b6a:	f000 feed 	bl	8005948 <_free_r>
 8004b6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b70:	b111      	cbz	r1, 8004b78 <_reclaim_reent+0x80>
 8004b72:	4620      	mov	r0, r4
 8004b74:	f000 fee8 	bl	8005948 <_free_r>
 8004b78:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004b7a:	b111      	cbz	r1, 8004b82 <_reclaim_reent+0x8a>
 8004b7c:	4620      	mov	r0, r4
 8004b7e:	f000 fee3 	bl	8005948 <_free_r>
 8004b82:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004b84:	b111      	cbz	r1, 8004b8c <_reclaim_reent+0x94>
 8004b86:	4620      	mov	r0, r4
 8004b88:	f000 fede 	bl	8005948 <_free_r>
 8004b8c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004b8e:	b111      	cbz	r1, 8004b96 <_reclaim_reent+0x9e>
 8004b90:	4620      	mov	r0, r4
 8004b92:	f000 fed9 	bl	8005948 <_free_r>
 8004b96:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004b98:	b111      	cbz	r1, 8004ba0 <_reclaim_reent+0xa8>
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	f000 fed4 	bl	8005948 <_free_r>
 8004ba0:	6a23      	ldr	r3, [r4, #32]
 8004ba2:	b11b      	cbz	r3, 8004bac <_reclaim_reent+0xb4>
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004baa:	4718      	bx	r3
 8004bac:	bd70      	pop	{r4, r5, r6, pc}
 8004bae:	bf00      	nop
 8004bb0:	2000001c 	.word	0x2000001c

08004bb4 <_lseek_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	4d07      	ldr	r5, [pc, #28]	@ (8004bd4 <_lseek_r+0x20>)
 8004bb8:	4604      	mov	r4, r0
 8004bba:	4608      	mov	r0, r1
 8004bbc:	4611      	mov	r1, r2
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	602a      	str	r2, [r5, #0]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	f7fc fd58 	bl	8001678 <_lseek>
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	d102      	bne.n	8004bd2 <_lseek_r+0x1e>
 8004bcc:	682b      	ldr	r3, [r5, #0]
 8004bce:	b103      	cbz	r3, 8004bd2 <_lseek_r+0x1e>
 8004bd0:	6023      	str	r3, [r4, #0]
 8004bd2:	bd38      	pop	{r3, r4, r5, pc}
 8004bd4:	20002b5c 	.word	0x20002b5c

08004bd8 <_read_r>:
 8004bd8:	b538      	push	{r3, r4, r5, lr}
 8004bda:	4d07      	ldr	r5, [pc, #28]	@ (8004bf8 <_read_r+0x20>)
 8004bdc:	4604      	mov	r4, r0
 8004bde:	4608      	mov	r0, r1
 8004be0:	4611      	mov	r1, r2
 8004be2:	2200      	movs	r2, #0
 8004be4:	602a      	str	r2, [r5, #0]
 8004be6:	461a      	mov	r2, r3
 8004be8:	f7fc fd2c 	bl	8001644 <_read>
 8004bec:	1c43      	adds	r3, r0, #1
 8004bee:	d102      	bne.n	8004bf6 <_read_r+0x1e>
 8004bf0:	682b      	ldr	r3, [r5, #0]
 8004bf2:	b103      	cbz	r3, 8004bf6 <_read_r+0x1e>
 8004bf4:	6023      	str	r3, [r4, #0]
 8004bf6:	bd38      	pop	{r3, r4, r5, pc}
 8004bf8:	20002b5c 	.word	0x20002b5c

08004bfc <_write_r>:
 8004bfc:	b538      	push	{r3, r4, r5, lr}
 8004bfe:	4d07      	ldr	r5, [pc, #28]	@ (8004c1c <_write_r+0x20>)
 8004c00:	4604      	mov	r4, r0
 8004c02:	4608      	mov	r0, r1
 8004c04:	4611      	mov	r1, r2
 8004c06:	2200      	movs	r2, #0
 8004c08:	602a      	str	r2, [r5, #0]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	f7fc f9dc 	bl	8000fc8 <_write>
 8004c10:	1c43      	adds	r3, r0, #1
 8004c12:	d102      	bne.n	8004c1a <_write_r+0x1e>
 8004c14:	682b      	ldr	r3, [r5, #0]
 8004c16:	b103      	cbz	r3, 8004c1a <_write_r+0x1e>
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	bd38      	pop	{r3, r4, r5, pc}
 8004c1c:	20002b5c 	.word	0x20002b5c

08004c20 <__errno>:
 8004c20:	4b01      	ldr	r3, [pc, #4]	@ (8004c28 <__errno+0x8>)
 8004c22:	6818      	ldr	r0, [r3, #0]
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	2000001c 	.word	0x2000001c

08004c2c <__libc_init_array>:
 8004c2c:	b570      	push	{r4, r5, r6, lr}
 8004c2e:	4d0d      	ldr	r5, [pc, #52]	@ (8004c64 <__libc_init_array+0x38>)
 8004c30:	4c0d      	ldr	r4, [pc, #52]	@ (8004c68 <__libc_init_array+0x3c>)
 8004c32:	1b64      	subs	r4, r4, r5
 8004c34:	10a4      	asrs	r4, r4, #2
 8004c36:	2600      	movs	r6, #0
 8004c38:	42a6      	cmp	r6, r4
 8004c3a:	d109      	bne.n	8004c50 <__libc_init_array+0x24>
 8004c3c:	4d0b      	ldr	r5, [pc, #44]	@ (8004c6c <__libc_init_array+0x40>)
 8004c3e:	4c0c      	ldr	r4, [pc, #48]	@ (8004c70 <__libc_init_array+0x44>)
 8004c40:	f003 f8b0 	bl	8007da4 <_init>
 8004c44:	1b64      	subs	r4, r4, r5
 8004c46:	10a4      	asrs	r4, r4, #2
 8004c48:	2600      	movs	r6, #0
 8004c4a:	42a6      	cmp	r6, r4
 8004c4c:	d105      	bne.n	8004c5a <__libc_init_array+0x2e>
 8004c4e:	bd70      	pop	{r4, r5, r6, pc}
 8004c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c54:	4798      	blx	r3
 8004c56:	3601      	adds	r6, #1
 8004c58:	e7ee      	b.n	8004c38 <__libc_init_array+0xc>
 8004c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c5e:	4798      	blx	r3
 8004c60:	3601      	adds	r6, #1
 8004c62:	e7f2      	b.n	8004c4a <__libc_init_array+0x1e>
 8004c64:	080086f8 	.word	0x080086f8
 8004c68:	080086f8 	.word	0x080086f8
 8004c6c:	080086f8 	.word	0x080086f8
 8004c70:	080086fc 	.word	0x080086fc

08004c74 <__retarget_lock_init_recursive>:
 8004c74:	4770      	bx	lr

08004c76 <__retarget_lock_acquire_recursive>:
 8004c76:	4770      	bx	lr

08004c78 <__retarget_lock_release_recursive>:
 8004c78:	4770      	bx	lr

08004c7a <memcpy>:
 8004c7a:	440a      	add	r2, r1
 8004c7c:	4291      	cmp	r1, r2
 8004c7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c82:	d100      	bne.n	8004c86 <memcpy+0xc>
 8004c84:	4770      	bx	lr
 8004c86:	b510      	push	{r4, lr}
 8004c88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c90:	4291      	cmp	r1, r2
 8004c92:	d1f9      	bne.n	8004c88 <memcpy+0xe>
 8004c94:	bd10      	pop	{r4, pc}

08004c96 <quorem>:
 8004c96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c9a:	6903      	ldr	r3, [r0, #16]
 8004c9c:	690c      	ldr	r4, [r1, #16]
 8004c9e:	42a3      	cmp	r3, r4
 8004ca0:	4607      	mov	r7, r0
 8004ca2:	db7e      	blt.n	8004da2 <quorem+0x10c>
 8004ca4:	3c01      	subs	r4, #1
 8004ca6:	f101 0814 	add.w	r8, r1, #20
 8004caa:	00a3      	lsls	r3, r4, #2
 8004cac:	f100 0514 	add.w	r5, r0, #20
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004cb6:	9301      	str	r3, [sp, #4]
 8004cb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004cbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ccc:	d32e      	bcc.n	8004d2c <quorem+0x96>
 8004cce:	f04f 0a00 	mov.w	sl, #0
 8004cd2:	46c4      	mov	ip, r8
 8004cd4:	46ae      	mov	lr, r5
 8004cd6:	46d3      	mov	fp, sl
 8004cd8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004cdc:	b298      	uxth	r0, r3
 8004cde:	fb06 a000 	mla	r0, r6, r0, sl
 8004ce2:	0c02      	lsrs	r2, r0, #16
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	fb06 2303 	mla	r3, r6, r3, r2
 8004cea:	f8de 2000 	ldr.w	r2, [lr]
 8004cee:	b280      	uxth	r0, r0
 8004cf0:	b292      	uxth	r2, r2
 8004cf2:	1a12      	subs	r2, r2, r0
 8004cf4:	445a      	add	r2, fp
 8004cf6:	f8de 0000 	ldr.w	r0, [lr]
 8004cfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004d04:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004d08:	b292      	uxth	r2, r2
 8004d0a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004d0e:	45e1      	cmp	r9, ip
 8004d10:	f84e 2b04 	str.w	r2, [lr], #4
 8004d14:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004d18:	d2de      	bcs.n	8004cd8 <quorem+0x42>
 8004d1a:	9b00      	ldr	r3, [sp, #0]
 8004d1c:	58eb      	ldr	r3, [r5, r3]
 8004d1e:	b92b      	cbnz	r3, 8004d2c <quorem+0x96>
 8004d20:	9b01      	ldr	r3, [sp, #4]
 8004d22:	3b04      	subs	r3, #4
 8004d24:	429d      	cmp	r5, r3
 8004d26:	461a      	mov	r2, r3
 8004d28:	d32f      	bcc.n	8004d8a <quorem+0xf4>
 8004d2a:	613c      	str	r4, [r7, #16]
 8004d2c:	4638      	mov	r0, r7
 8004d2e:	f001 f97d 	bl	800602c <__mcmp>
 8004d32:	2800      	cmp	r0, #0
 8004d34:	db25      	blt.n	8004d82 <quorem+0xec>
 8004d36:	4629      	mov	r1, r5
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f858 2b04 	ldr.w	r2, [r8], #4
 8004d3e:	f8d1 c000 	ldr.w	ip, [r1]
 8004d42:	fa1f fe82 	uxth.w	lr, r2
 8004d46:	fa1f f38c 	uxth.w	r3, ip
 8004d4a:	eba3 030e 	sub.w	r3, r3, lr
 8004d4e:	4403      	add	r3, r0
 8004d50:	0c12      	lsrs	r2, r2, #16
 8004d52:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004d56:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d60:	45c1      	cmp	r9, r8
 8004d62:	f841 3b04 	str.w	r3, [r1], #4
 8004d66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004d6a:	d2e6      	bcs.n	8004d3a <quorem+0xa4>
 8004d6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d74:	b922      	cbnz	r2, 8004d80 <quorem+0xea>
 8004d76:	3b04      	subs	r3, #4
 8004d78:	429d      	cmp	r5, r3
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	d30b      	bcc.n	8004d96 <quorem+0x100>
 8004d7e:	613c      	str	r4, [r7, #16]
 8004d80:	3601      	adds	r6, #1
 8004d82:	4630      	mov	r0, r6
 8004d84:	b003      	add	sp, #12
 8004d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d8a:	6812      	ldr	r2, [r2, #0]
 8004d8c:	3b04      	subs	r3, #4
 8004d8e:	2a00      	cmp	r2, #0
 8004d90:	d1cb      	bne.n	8004d2a <quorem+0x94>
 8004d92:	3c01      	subs	r4, #1
 8004d94:	e7c6      	b.n	8004d24 <quorem+0x8e>
 8004d96:	6812      	ldr	r2, [r2, #0]
 8004d98:	3b04      	subs	r3, #4
 8004d9a:	2a00      	cmp	r2, #0
 8004d9c:	d1ef      	bne.n	8004d7e <quorem+0xe8>
 8004d9e:	3c01      	subs	r4, #1
 8004da0:	e7ea      	b.n	8004d78 <quorem+0xe2>
 8004da2:	2000      	movs	r0, #0
 8004da4:	e7ee      	b.n	8004d84 <quorem+0xee>
	...

08004da8 <_dtoa_r>:
 8004da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dac:	69c7      	ldr	r7, [r0, #28]
 8004dae:	b097      	sub	sp, #92	@ 0x5c
 8004db0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004db4:	ec55 4b10 	vmov	r4, r5, d0
 8004db8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004dba:	9107      	str	r1, [sp, #28]
 8004dbc:	4681      	mov	r9, r0
 8004dbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8004dc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8004dc2:	b97f      	cbnz	r7, 8004de4 <_dtoa_r+0x3c>
 8004dc4:	2010      	movs	r0, #16
 8004dc6:	f000 fe09 	bl	80059dc <malloc>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	f8c9 001c 	str.w	r0, [r9, #28]
 8004dd0:	b920      	cbnz	r0, 8004ddc <_dtoa_r+0x34>
 8004dd2:	4ba9      	ldr	r3, [pc, #676]	@ (8005078 <_dtoa_r+0x2d0>)
 8004dd4:	21ef      	movs	r1, #239	@ 0xef
 8004dd6:	48a9      	ldr	r0, [pc, #676]	@ (800507c <_dtoa_r+0x2d4>)
 8004dd8:	f001 fcc2 	bl	8006760 <__assert_func>
 8004ddc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004de0:	6007      	str	r7, [r0, #0]
 8004de2:	60c7      	str	r7, [r0, #12]
 8004de4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004de8:	6819      	ldr	r1, [r3, #0]
 8004dea:	b159      	cbz	r1, 8004e04 <_dtoa_r+0x5c>
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	604a      	str	r2, [r1, #4]
 8004df0:	2301      	movs	r3, #1
 8004df2:	4093      	lsls	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]
 8004df6:	4648      	mov	r0, r9
 8004df8:	f000 fee6 	bl	8005bc8 <_Bfree>
 8004dfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	1e2b      	subs	r3, r5, #0
 8004e06:	bfb9      	ittee	lt
 8004e08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004e0c:	9305      	strlt	r3, [sp, #20]
 8004e0e:	2300      	movge	r3, #0
 8004e10:	6033      	strge	r3, [r6, #0]
 8004e12:	9f05      	ldr	r7, [sp, #20]
 8004e14:	4b9a      	ldr	r3, [pc, #616]	@ (8005080 <_dtoa_r+0x2d8>)
 8004e16:	bfbc      	itt	lt
 8004e18:	2201      	movlt	r2, #1
 8004e1a:	6032      	strlt	r2, [r6, #0]
 8004e1c:	43bb      	bics	r3, r7
 8004e1e:	d112      	bne.n	8004e46 <_dtoa_r+0x9e>
 8004e20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004e22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004e26:	6013      	str	r3, [r2, #0]
 8004e28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004e2c:	4323      	orrs	r3, r4
 8004e2e:	f000 855a 	beq.w	80058e6 <_dtoa_r+0xb3e>
 8004e32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005094 <_dtoa_r+0x2ec>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 855c 	beq.w	80058f6 <_dtoa_r+0xb4e>
 8004e3e:	f10a 0303 	add.w	r3, sl, #3
 8004e42:	f000 bd56 	b.w	80058f2 <_dtoa_r+0xb4a>
 8004e46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	ec51 0b17 	vmov	r0, r1, d7
 8004e50:	2300      	movs	r3, #0
 8004e52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004e56:	f7fb fe3f 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e5a:	4680      	mov	r8, r0
 8004e5c:	b158      	cbz	r0, 8004e76 <_dtoa_r+0xce>
 8004e5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004e60:	2301      	movs	r3, #1
 8004e62:	6013      	str	r3, [r2, #0]
 8004e64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e66:	b113      	cbz	r3, 8004e6e <_dtoa_r+0xc6>
 8004e68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004e6a:	4b86      	ldr	r3, [pc, #536]	@ (8005084 <_dtoa_r+0x2dc>)
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005098 <_dtoa_r+0x2f0>
 8004e72:	f000 bd40 	b.w	80058f6 <_dtoa_r+0xb4e>
 8004e76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004e7a:	aa14      	add	r2, sp, #80	@ 0x50
 8004e7c:	a915      	add	r1, sp, #84	@ 0x54
 8004e7e:	4648      	mov	r0, r9
 8004e80:	f001 f984 	bl	800618c <__d2b>
 8004e84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004e88:	9002      	str	r0, [sp, #8]
 8004e8a:	2e00      	cmp	r6, #0
 8004e8c:	d078      	beq.n	8004f80 <_dtoa_r+0x1d8>
 8004e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004ea0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004ea4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	2200      	movs	r2, #0
 8004eac:	4b76      	ldr	r3, [pc, #472]	@ (8005088 <_dtoa_r+0x2e0>)
 8004eae:	f7fb f9f3 	bl	8000298 <__aeabi_dsub>
 8004eb2:	a36b      	add	r3, pc, #428	@ (adr r3, 8005060 <_dtoa_r+0x2b8>)
 8004eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb8:	f7fb fba6 	bl	8000608 <__aeabi_dmul>
 8004ebc:	a36a      	add	r3, pc, #424	@ (adr r3, 8005068 <_dtoa_r+0x2c0>)
 8004ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec2:	f7fb f9eb 	bl	800029c <__adddf3>
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	4630      	mov	r0, r6
 8004eca:	460d      	mov	r5, r1
 8004ecc:	f7fb fb32 	bl	8000534 <__aeabi_i2d>
 8004ed0:	a367      	add	r3, pc, #412	@ (adr r3, 8005070 <_dtoa_r+0x2c8>)
 8004ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed6:	f7fb fb97 	bl	8000608 <__aeabi_dmul>
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4620      	mov	r0, r4
 8004ee0:	4629      	mov	r1, r5
 8004ee2:	f7fb f9db 	bl	800029c <__adddf3>
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	460d      	mov	r5, r1
 8004eea:	f7fb fe3d 	bl	8000b68 <__aeabi_d2iz>
 8004eee:	2200      	movs	r2, #0
 8004ef0:	4607      	mov	r7, r0
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	f7fb fdf8 	bl	8000aec <__aeabi_dcmplt>
 8004efc:	b140      	cbz	r0, 8004f10 <_dtoa_r+0x168>
 8004efe:	4638      	mov	r0, r7
 8004f00:	f7fb fb18 	bl	8000534 <__aeabi_i2d>
 8004f04:	4622      	mov	r2, r4
 8004f06:	462b      	mov	r3, r5
 8004f08:	f7fb fde6 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f0c:	b900      	cbnz	r0, 8004f10 <_dtoa_r+0x168>
 8004f0e:	3f01      	subs	r7, #1
 8004f10:	2f16      	cmp	r7, #22
 8004f12:	d852      	bhi.n	8004fba <_dtoa_r+0x212>
 8004f14:	4b5d      	ldr	r3, [pc, #372]	@ (800508c <_dtoa_r+0x2e4>)
 8004f16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004f22:	f7fb fde3 	bl	8000aec <__aeabi_dcmplt>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d049      	beq.n	8004fbe <_dtoa_r+0x216>
 8004f2a:	3f01      	subs	r7, #1
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8004f30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f32:	1b9b      	subs	r3, r3, r6
 8004f34:	1e5a      	subs	r2, r3, #1
 8004f36:	bf45      	ittet	mi
 8004f38:	f1c3 0301 	rsbmi	r3, r3, #1
 8004f3c:	9300      	strmi	r3, [sp, #0]
 8004f3e:	2300      	movpl	r3, #0
 8004f40:	2300      	movmi	r3, #0
 8004f42:	9206      	str	r2, [sp, #24]
 8004f44:	bf54      	ite	pl
 8004f46:	9300      	strpl	r3, [sp, #0]
 8004f48:	9306      	strmi	r3, [sp, #24]
 8004f4a:	2f00      	cmp	r7, #0
 8004f4c:	db39      	blt.n	8004fc2 <_dtoa_r+0x21a>
 8004f4e:	9b06      	ldr	r3, [sp, #24]
 8004f50:	970d      	str	r7, [sp, #52]	@ 0x34
 8004f52:	443b      	add	r3, r7
 8004f54:	9306      	str	r3, [sp, #24]
 8004f56:	2300      	movs	r3, #0
 8004f58:	9308      	str	r3, [sp, #32]
 8004f5a:	9b07      	ldr	r3, [sp, #28]
 8004f5c:	2b09      	cmp	r3, #9
 8004f5e:	d863      	bhi.n	8005028 <_dtoa_r+0x280>
 8004f60:	2b05      	cmp	r3, #5
 8004f62:	bfc4      	itt	gt
 8004f64:	3b04      	subgt	r3, #4
 8004f66:	9307      	strgt	r3, [sp, #28]
 8004f68:	9b07      	ldr	r3, [sp, #28]
 8004f6a:	f1a3 0302 	sub.w	r3, r3, #2
 8004f6e:	bfcc      	ite	gt
 8004f70:	2400      	movgt	r4, #0
 8004f72:	2401      	movle	r4, #1
 8004f74:	2b03      	cmp	r3, #3
 8004f76:	d863      	bhi.n	8005040 <_dtoa_r+0x298>
 8004f78:	e8df f003 	tbb	[pc, r3]
 8004f7c:	2b375452 	.word	0x2b375452
 8004f80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004f84:	441e      	add	r6, r3
 8004f86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004f8a:	2b20      	cmp	r3, #32
 8004f8c:	bfc1      	itttt	gt
 8004f8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004f92:	409f      	lslgt	r7, r3
 8004f94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004f98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004f9c:	bfd6      	itet	le
 8004f9e:	f1c3 0320 	rsble	r3, r3, #32
 8004fa2:	ea47 0003 	orrgt.w	r0, r7, r3
 8004fa6:	fa04 f003 	lslle.w	r0, r4, r3
 8004faa:	f7fb fab3 	bl	8000514 <__aeabi_ui2d>
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004fb4:	3e01      	subs	r6, #1
 8004fb6:	9212      	str	r2, [sp, #72]	@ 0x48
 8004fb8:	e776      	b.n	8004ea8 <_dtoa_r+0x100>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e7b7      	b.n	8004f2e <_dtoa_r+0x186>
 8004fbe:	9010      	str	r0, [sp, #64]	@ 0x40
 8004fc0:	e7b6      	b.n	8004f30 <_dtoa_r+0x188>
 8004fc2:	9b00      	ldr	r3, [sp, #0]
 8004fc4:	1bdb      	subs	r3, r3, r7
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	427b      	negs	r3, r7
 8004fca:	9308      	str	r3, [sp, #32]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	930d      	str	r3, [sp, #52]	@ 0x34
 8004fd0:	e7c3      	b.n	8004f5a <_dtoa_r+0x1b2>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fd8:	eb07 0b03 	add.w	fp, r7, r3
 8004fdc:	f10b 0301 	add.w	r3, fp, #1
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	9303      	str	r3, [sp, #12]
 8004fe4:	bfb8      	it	lt
 8004fe6:	2301      	movlt	r3, #1
 8004fe8:	e006      	b.n	8004ff8 <_dtoa_r+0x250>
 8004fea:	2301      	movs	r3, #1
 8004fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	dd28      	ble.n	8005046 <_dtoa_r+0x29e>
 8004ff4:	469b      	mov	fp, r3
 8004ff6:	9303      	str	r3, [sp, #12]
 8004ff8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	2204      	movs	r2, #4
 8005000:	f102 0514 	add.w	r5, r2, #20
 8005004:	429d      	cmp	r5, r3
 8005006:	d926      	bls.n	8005056 <_dtoa_r+0x2ae>
 8005008:	6041      	str	r1, [r0, #4]
 800500a:	4648      	mov	r0, r9
 800500c:	f000 fd9c 	bl	8005b48 <_Balloc>
 8005010:	4682      	mov	sl, r0
 8005012:	2800      	cmp	r0, #0
 8005014:	d142      	bne.n	800509c <_dtoa_r+0x2f4>
 8005016:	4b1e      	ldr	r3, [pc, #120]	@ (8005090 <_dtoa_r+0x2e8>)
 8005018:	4602      	mov	r2, r0
 800501a:	f240 11af 	movw	r1, #431	@ 0x1af
 800501e:	e6da      	b.n	8004dd6 <_dtoa_r+0x2e>
 8005020:	2300      	movs	r3, #0
 8005022:	e7e3      	b.n	8004fec <_dtoa_r+0x244>
 8005024:	2300      	movs	r3, #0
 8005026:	e7d5      	b.n	8004fd4 <_dtoa_r+0x22c>
 8005028:	2401      	movs	r4, #1
 800502a:	2300      	movs	r3, #0
 800502c:	9307      	str	r3, [sp, #28]
 800502e:	9409      	str	r4, [sp, #36]	@ 0x24
 8005030:	f04f 3bff 	mov.w	fp, #4294967295
 8005034:	2200      	movs	r2, #0
 8005036:	f8cd b00c 	str.w	fp, [sp, #12]
 800503a:	2312      	movs	r3, #18
 800503c:	920c      	str	r2, [sp, #48]	@ 0x30
 800503e:	e7db      	b.n	8004ff8 <_dtoa_r+0x250>
 8005040:	2301      	movs	r3, #1
 8005042:	9309      	str	r3, [sp, #36]	@ 0x24
 8005044:	e7f4      	b.n	8005030 <_dtoa_r+0x288>
 8005046:	f04f 0b01 	mov.w	fp, #1
 800504a:	f8cd b00c 	str.w	fp, [sp, #12]
 800504e:	465b      	mov	r3, fp
 8005050:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005054:	e7d0      	b.n	8004ff8 <_dtoa_r+0x250>
 8005056:	3101      	adds	r1, #1
 8005058:	0052      	lsls	r2, r2, #1
 800505a:	e7d1      	b.n	8005000 <_dtoa_r+0x258>
 800505c:	f3af 8000 	nop.w
 8005060:	636f4361 	.word	0x636f4361
 8005064:	3fd287a7 	.word	0x3fd287a7
 8005068:	8b60c8b3 	.word	0x8b60c8b3
 800506c:	3fc68a28 	.word	0x3fc68a28
 8005070:	509f79fb 	.word	0x509f79fb
 8005074:	3fd34413 	.word	0x3fd34413
 8005078:	08007f65 	.word	0x08007f65
 800507c:	08007f7c 	.word	0x08007f7c
 8005080:	7ff00000 	.word	0x7ff00000
 8005084:	08007f35 	.word	0x08007f35
 8005088:	3ff80000 	.word	0x3ff80000
 800508c:	080080d0 	.word	0x080080d0
 8005090:	08007fd4 	.word	0x08007fd4
 8005094:	08007f61 	.word	0x08007f61
 8005098:	08007f34 	.word	0x08007f34
 800509c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050a0:	6018      	str	r0, [r3, #0]
 80050a2:	9b03      	ldr	r3, [sp, #12]
 80050a4:	2b0e      	cmp	r3, #14
 80050a6:	f200 80a1 	bhi.w	80051ec <_dtoa_r+0x444>
 80050aa:	2c00      	cmp	r4, #0
 80050ac:	f000 809e 	beq.w	80051ec <_dtoa_r+0x444>
 80050b0:	2f00      	cmp	r7, #0
 80050b2:	dd33      	ble.n	800511c <_dtoa_r+0x374>
 80050b4:	4b9c      	ldr	r3, [pc, #624]	@ (8005328 <_dtoa_r+0x580>)
 80050b6:	f007 020f 	and.w	r2, r7, #15
 80050ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050be:	ed93 7b00 	vldr	d7, [r3]
 80050c2:	05f8      	lsls	r0, r7, #23
 80050c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80050c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80050cc:	d516      	bpl.n	80050fc <_dtoa_r+0x354>
 80050ce:	4b97      	ldr	r3, [pc, #604]	@ (800532c <_dtoa_r+0x584>)
 80050d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80050d8:	f7fb fbc0 	bl	800085c <__aeabi_ddiv>
 80050dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050e0:	f004 040f 	and.w	r4, r4, #15
 80050e4:	2603      	movs	r6, #3
 80050e6:	4d91      	ldr	r5, [pc, #580]	@ (800532c <_dtoa_r+0x584>)
 80050e8:	b954      	cbnz	r4, 8005100 <_dtoa_r+0x358>
 80050ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80050ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050f2:	f7fb fbb3 	bl	800085c <__aeabi_ddiv>
 80050f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050fa:	e028      	b.n	800514e <_dtoa_r+0x3a6>
 80050fc:	2602      	movs	r6, #2
 80050fe:	e7f2      	b.n	80050e6 <_dtoa_r+0x33e>
 8005100:	07e1      	lsls	r1, r4, #31
 8005102:	d508      	bpl.n	8005116 <_dtoa_r+0x36e>
 8005104:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005108:	e9d5 2300 	ldrd	r2, r3, [r5]
 800510c:	f7fb fa7c 	bl	8000608 <__aeabi_dmul>
 8005110:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005114:	3601      	adds	r6, #1
 8005116:	1064      	asrs	r4, r4, #1
 8005118:	3508      	adds	r5, #8
 800511a:	e7e5      	b.n	80050e8 <_dtoa_r+0x340>
 800511c:	f000 80af 	beq.w	800527e <_dtoa_r+0x4d6>
 8005120:	427c      	negs	r4, r7
 8005122:	4b81      	ldr	r3, [pc, #516]	@ (8005328 <_dtoa_r+0x580>)
 8005124:	4d81      	ldr	r5, [pc, #516]	@ (800532c <_dtoa_r+0x584>)
 8005126:	f004 020f 	and.w	r2, r4, #15
 800512a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005136:	f7fb fa67 	bl	8000608 <__aeabi_dmul>
 800513a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800513e:	1124      	asrs	r4, r4, #4
 8005140:	2300      	movs	r3, #0
 8005142:	2602      	movs	r6, #2
 8005144:	2c00      	cmp	r4, #0
 8005146:	f040 808f 	bne.w	8005268 <_dtoa_r+0x4c0>
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1d3      	bne.n	80050f6 <_dtoa_r+0x34e>
 800514e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005150:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 8094 	beq.w	8005282 <_dtoa_r+0x4da>
 800515a:	4b75      	ldr	r3, [pc, #468]	@ (8005330 <_dtoa_r+0x588>)
 800515c:	2200      	movs	r2, #0
 800515e:	4620      	mov	r0, r4
 8005160:	4629      	mov	r1, r5
 8005162:	f7fb fcc3 	bl	8000aec <__aeabi_dcmplt>
 8005166:	2800      	cmp	r0, #0
 8005168:	f000 808b 	beq.w	8005282 <_dtoa_r+0x4da>
 800516c:	9b03      	ldr	r3, [sp, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8087 	beq.w	8005282 <_dtoa_r+0x4da>
 8005174:	f1bb 0f00 	cmp.w	fp, #0
 8005178:	dd34      	ble.n	80051e4 <_dtoa_r+0x43c>
 800517a:	4620      	mov	r0, r4
 800517c:	4b6d      	ldr	r3, [pc, #436]	@ (8005334 <_dtoa_r+0x58c>)
 800517e:	2200      	movs	r2, #0
 8005180:	4629      	mov	r1, r5
 8005182:	f7fb fa41 	bl	8000608 <__aeabi_dmul>
 8005186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800518a:	f107 38ff 	add.w	r8, r7, #4294967295
 800518e:	3601      	adds	r6, #1
 8005190:	465c      	mov	r4, fp
 8005192:	4630      	mov	r0, r6
 8005194:	f7fb f9ce 	bl	8000534 <__aeabi_i2d>
 8005198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800519c:	f7fb fa34 	bl	8000608 <__aeabi_dmul>
 80051a0:	4b65      	ldr	r3, [pc, #404]	@ (8005338 <_dtoa_r+0x590>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	f7fb f87a 	bl	800029c <__adddf3>
 80051a8:	4605      	mov	r5, r0
 80051aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80051ae:	2c00      	cmp	r4, #0
 80051b0:	d16a      	bne.n	8005288 <_dtoa_r+0x4e0>
 80051b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051b6:	4b61      	ldr	r3, [pc, #388]	@ (800533c <_dtoa_r+0x594>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	f7fb f86d 	bl	8000298 <__aeabi_dsub>
 80051be:	4602      	mov	r2, r0
 80051c0:	460b      	mov	r3, r1
 80051c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80051c6:	462a      	mov	r2, r5
 80051c8:	4633      	mov	r3, r6
 80051ca:	f7fb fcad 	bl	8000b28 <__aeabi_dcmpgt>
 80051ce:	2800      	cmp	r0, #0
 80051d0:	f040 8298 	bne.w	8005704 <_dtoa_r+0x95c>
 80051d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051d8:	462a      	mov	r2, r5
 80051da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80051de:	f7fb fc85 	bl	8000aec <__aeabi_dcmplt>
 80051e2:	bb38      	cbnz	r0, 8005234 <_dtoa_r+0x48c>
 80051e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80051e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80051ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	f2c0 8157 	blt.w	80054a2 <_dtoa_r+0x6fa>
 80051f4:	2f0e      	cmp	r7, #14
 80051f6:	f300 8154 	bgt.w	80054a2 <_dtoa_r+0x6fa>
 80051fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005328 <_dtoa_r+0x580>)
 80051fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005200:	ed93 7b00 	vldr	d7, [r3]
 8005204:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005206:	2b00      	cmp	r3, #0
 8005208:	ed8d 7b00 	vstr	d7, [sp]
 800520c:	f280 80e5 	bge.w	80053da <_dtoa_r+0x632>
 8005210:	9b03      	ldr	r3, [sp, #12]
 8005212:	2b00      	cmp	r3, #0
 8005214:	f300 80e1 	bgt.w	80053da <_dtoa_r+0x632>
 8005218:	d10c      	bne.n	8005234 <_dtoa_r+0x48c>
 800521a:	4b48      	ldr	r3, [pc, #288]	@ (800533c <_dtoa_r+0x594>)
 800521c:	2200      	movs	r2, #0
 800521e:	ec51 0b17 	vmov	r0, r1, d7
 8005222:	f7fb f9f1 	bl	8000608 <__aeabi_dmul>
 8005226:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800522a:	f7fb fc73 	bl	8000b14 <__aeabi_dcmpge>
 800522e:	2800      	cmp	r0, #0
 8005230:	f000 8266 	beq.w	8005700 <_dtoa_r+0x958>
 8005234:	2400      	movs	r4, #0
 8005236:	4625      	mov	r5, r4
 8005238:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800523a:	4656      	mov	r6, sl
 800523c:	ea6f 0803 	mvn.w	r8, r3
 8005240:	2700      	movs	r7, #0
 8005242:	4621      	mov	r1, r4
 8005244:	4648      	mov	r0, r9
 8005246:	f000 fcbf 	bl	8005bc8 <_Bfree>
 800524a:	2d00      	cmp	r5, #0
 800524c:	f000 80bd 	beq.w	80053ca <_dtoa_r+0x622>
 8005250:	b12f      	cbz	r7, 800525e <_dtoa_r+0x4b6>
 8005252:	42af      	cmp	r7, r5
 8005254:	d003      	beq.n	800525e <_dtoa_r+0x4b6>
 8005256:	4639      	mov	r1, r7
 8005258:	4648      	mov	r0, r9
 800525a:	f000 fcb5 	bl	8005bc8 <_Bfree>
 800525e:	4629      	mov	r1, r5
 8005260:	4648      	mov	r0, r9
 8005262:	f000 fcb1 	bl	8005bc8 <_Bfree>
 8005266:	e0b0      	b.n	80053ca <_dtoa_r+0x622>
 8005268:	07e2      	lsls	r2, r4, #31
 800526a:	d505      	bpl.n	8005278 <_dtoa_r+0x4d0>
 800526c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005270:	f7fb f9ca 	bl	8000608 <__aeabi_dmul>
 8005274:	3601      	adds	r6, #1
 8005276:	2301      	movs	r3, #1
 8005278:	1064      	asrs	r4, r4, #1
 800527a:	3508      	adds	r5, #8
 800527c:	e762      	b.n	8005144 <_dtoa_r+0x39c>
 800527e:	2602      	movs	r6, #2
 8005280:	e765      	b.n	800514e <_dtoa_r+0x3a6>
 8005282:	9c03      	ldr	r4, [sp, #12]
 8005284:	46b8      	mov	r8, r7
 8005286:	e784      	b.n	8005192 <_dtoa_r+0x3ea>
 8005288:	4b27      	ldr	r3, [pc, #156]	@ (8005328 <_dtoa_r+0x580>)
 800528a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800528c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005290:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005294:	4454      	add	r4, sl
 8005296:	2900      	cmp	r1, #0
 8005298:	d054      	beq.n	8005344 <_dtoa_r+0x59c>
 800529a:	4929      	ldr	r1, [pc, #164]	@ (8005340 <_dtoa_r+0x598>)
 800529c:	2000      	movs	r0, #0
 800529e:	f7fb fadd 	bl	800085c <__aeabi_ddiv>
 80052a2:	4633      	mov	r3, r6
 80052a4:	462a      	mov	r2, r5
 80052a6:	f7fa fff7 	bl	8000298 <__aeabi_dsub>
 80052aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80052ae:	4656      	mov	r6, sl
 80052b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052b4:	f7fb fc58 	bl	8000b68 <__aeabi_d2iz>
 80052b8:	4605      	mov	r5, r0
 80052ba:	f7fb f93b 	bl	8000534 <__aeabi_i2d>
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052c6:	f7fa ffe7 	bl	8000298 <__aeabi_dsub>
 80052ca:	3530      	adds	r5, #48	@ 0x30
 80052cc:	4602      	mov	r2, r0
 80052ce:	460b      	mov	r3, r1
 80052d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80052d4:	f806 5b01 	strb.w	r5, [r6], #1
 80052d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80052dc:	f7fb fc06 	bl	8000aec <__aeabi_dcmplt>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d172      	bne.n	80053ca <_dtoa_r+0x622>
 80052e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052e8:	4911      	ldr	r1, [pc, #68]	@ (8005330 <_dtoa_r+0x588>)
 80052ea:	2000      	movs	r0, #0
 80052ec:	f7fa ffd4 	bl	8000298 <__aeabi_dsub>
 80052f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80052f4:	f7fb fbfa 	bl	8000aec <__aeabi_dcmplt>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	f040 80b4 	bne.w	8005466 <_dtoa_r+0x6be>
 80052fe:	42a6      	cmp	r6, r4
 8005300:	f43f af70 	beq.w	80051e4 <_dtoa_r+0x43c>
 8005304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005308:	4b0a      	ldr	r3, [pc, #40]	@ (8005334 <_dtoa_r+0x58c>)
 800530a:	2200      	movs	r2, #0
 800530c:	f7fb f97c 	bl	8000608 <__aeabi_dmul>
 8005310:	4b08      	ldr	r3, [pc, #32]	@ (8005334 <_dtoa_r+0x58c>)
 8005312:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005316:	2200      	movs	r2, #0
 8005318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800531c:	f7fb f974 	bl	8000608 <__aeabi_dmul>
 8005320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005324:	e7c4      	b.n	80052b0 <_dtoa_r+0x508>
 8005326:	bf00      	nop
 8005328:	080080d0 	.word	0x080080d0
 800532c:	080080a8 	.word	0x080080a8
 8005330:	3ff00000 	.word	0x3ff00000
 8005334:	40240000 	.word	0x40240000
 8005338:	401c0000 	.word	0x401c0000
 800533c:	40140000 	.word	0x40140000
 8005340:	3fe00000 	.word	0x3fe00000
 8005344:	4631      	mov	r1, r6
 8005346:	4628      	mov	r0, r5
 8005348:	f7fb f95e 	bl	8000608 <__aeabi_dmul>
 800534c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005350:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005352:	4656      	mov	r6, sl
 8005354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005358:	f7fb fc06 	bl	8000b68 <__aeabi_d2iz>
 800535c:	4605      	mov	r5, r0
 800535e:	f7fb f8e9 	bl	8000534 <__aeabi_i2d>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800536a:	f7fa ff95 	bl	8000298 <__aeabi_dsub>
 800536e:	3530      	adds	r5, #48	@ 0x30
 8005370:	f806 5b01 	strb.w	r5, [r6], #1
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	42a6      	cmp	r6, r4
 800537a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800537e:	f04f 0200 	mov.w	r2, #0
 8005382:	d124      	bne.n	80053ce <_dtoa_r+0x626>
 8005384:	4baf      	ldr	r3, [pc, #700]	@ (8005644 <_dtoa_r+0x89c>)
 8005386:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800538a:	f7fa ff87 	bl	800029c <__adddf3>
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005396:	f7fb fbc7 	bl	8000b28 <__aeabi_dcmpgt>
 800539a:	2800      	cmp	r0, #0
 800539c:	d163      	bne.n	8005466 <_dtoa_r+0x6be>
 800539e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80053a2:	49a8      	ldr	r1, [pc, #672]	@ (8005644 <_dtoa_r+0x89c>)
 80053a4:	2000      	movs	r0, #0
 80053a6:	f7fa ff77 	bl	8000298 <__aeabi_dsub>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053b2:	f7fb fb9b 	bl	8000aec <__aeabi_dcmplt>
 80053b6:	2800      	cmp	r0, #0
 80053b8:	f43f af14 	beq.w	80051e4 <_dtoa_r+0x43c>
 80053bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80053be:	1e73      	subs	r3, r6, #1
 80053c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80053c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80053c6:	2b30      	cmp	r3, #48	@ 0x30
 80053c8:	d0f8      	beq.n	80053bc <_dtoa_r+0x614>
 80053ca:	4647      	mov	r7, r8
 80053cc:	e03b      	b.n	8005446 <_dtoa_r+0x69e>
 80053ce:	4b9e      	ldr	r3, [pc, #632]	@ (8005648 <_dtoa_r+0x8a0>)
 80053d0:	f7fb f91a 	bl	8000608 <__aeabi_dmul>
 80053d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053d8:	e7bc      	b.n	8005354 <_dtoa_r+0x5ac>
 80053da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80053de:	4656      	mov	r6, sl
 80053e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053e4:	4620      	mov	r0, r4
 80053e6:	4629      	mov	r1, r5
 80053e8:	f7fb fa38 	bl	800085c <__aeabi_ddiv>
 80053ec:	f7fb fbbc 	bl	8000b68 <__aeabi_d2iz>
 80053f0:	4680      	mov	r8, r0
 80053f2:	f7fb f89f 	bl	8000534 <__aeabi_i2d>
 80053f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053fa:	f7fb f905 	bl	8000608 <__aeabi_dmul>
 80053fe:	4602      	mov	r2, r0
 8005400:	460b      	mov	r3, r1
 8005402:	4620      	mov	r0, r4
 8005404:	4629      	mov	r1, r5
 8005406:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800540a:	f7fa ff45 	bl	8000298 <__aeabi_dsub>
 800540e:	f806 4b01 	strb.w	r4, [r6], #1
 8005412:	9d03      	ldr	r5, [sp, #12]
 8005414:	eba6 040a 	sub.w	r4, r6, sl
 8005418:	42a5      	cmp	r5, r4
 800541a:	4602      	mov	r2, r0
 800541c:	460b      	mov	r3, r1
 800541e:	d133      	bne.n	8005488 <_dtoa_r+0x6e0>
 8005420:	f7fa ff3c 	bl	800029c <__adddf3>
 8005424:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005428:	4604      	mov	r4, r0
 800542a:	460d      	mov	r5, r1
 800542c:	f7fb fb7c 	bl	8000b28 <__aeabi_dcmpgt>
 8005430:	b9c0      	cbnz	r0, 8005464 <_dtoa_r+0x6bc>
 8005432:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005436:	4620      	mov	r0, r4
 8005438:	4629      	mov	r1, r5
 800543a:	f7fb fb4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800543e:	b110      	cbz	r0, 8005446 <_dtoa_r+0x69e>
 8005440:	f018 0f01 	tst.w	r8, #1
 8005444:	d10e      	bne.n	8005464 <_dtoa_r+0x6bc>
 8005446:	9902      	ldr	r1, [sp, #8]
 8005448:	4648      	mov	r0, r9
 800544a:	f000 fbbd 	bl	8005bc8 <_Bfree>
 800544e:	2300      	movs	r3, #0
 8005450:	7033      	strb	r3, [r6, #0]
 8005452:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005454:	3701      	adds	r7, #1
 8005456:	601f      	str	r7, [r3, #0]
 8005458:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 824b 	beq.w	80058f6 <_dtoa_r+0xb4e>
 8005460:	601e      	str	r6, [r3, #0]
 8005462:	e248      	b.n	80058f6 <_dtoa_r+0xb4e>
 8005464:	46b8      	mov	r8, r7
 8005466:	4633      	mov	r3, r6
 8005468:	461e      	mov	r6, r3
 800546a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800546e:	2a39      	cmp	r2, #57	@ 0x39
 8005470:	d106      	bne.n	8005480 <_dtoa_r+0x6d8>
 8005472:	459a      	cmp	sl, r3
 8005474:	d1f8      	bne.n	8005468 <_dtoa_r+0x6c0>
 8005476:	2230      	movs	r2, #48	@ 0x30
 8005478:	f108 0801 	add.w	r8, r8, #1
 800547c:	f88a 2000 	strb.w	r2, [sl]
 8005480:	781a      	ldrb	r2, [r3, #0]
 8005482:	3201      	adds	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
 8005486:	e7a0      	b.n	80053ca <_dtoa_r+0x622>
 8005488:	4b6f      	ldr	r3, [pc, #444]	@ (8005648 <_dtoa_r+0x8a0>)
 800548a:	2200      	movs	r2, #0
 800548c:	f7fb f8bc 	bl	8000608 <__aeabi_dmul>
 8005490:	2200      	movs	r2, #0
 8005492:	2300      	movs	r3, #0
 8005494:	4604      	mov	r4, r0
 8005496:	460d      	mov	r5, r1
 8005498:	f7fb fb1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800549c:	2800      	cmp	r0, #0
 800549e:	d09f      	beq.n	80053e0 <_dtoa_r+0x638>
 80054a0:	e7d1      	b.n	8005446 <_dtoa_r+0x69e>
 80054a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80054a4:	2a00      	cmp	r2, #0
 80054a6:	f000 80ea 	beq.w	800567e <_dtoa_r+0x8d6>
 80054aa:	9a07      	ldr	r2, [sp, #28]
 80054ac:	2a01      	cmp	r2, #1
 80054ae:	f300 80cd 	bgt.w	800564c <_dtoa_r+0x8a4>
 80054b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80054b4:	2a00      	cmp	r2, #0
 80054b6:	f000 80c1 	beq.w	800563c <_dtoa_r+0x894>
 80054ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80054be:	9c08      	ldr	r4, [sp, #32]
 80054c0:	9e00      	ldr	r6, [sp, #0]
 80054c2:	9a00      	ldr	r2, [sp, #0]
 80054c4:	441a      	add	r2, r3
 80054c6:	9200      	str	r2, [sp, #0]
 80054c8:	9a06      	ldr	r2, [sp, #24]
 80054ca:	2101      	movs	r1, #1
 80054cc:	441a      	add	r2, r3
 80054ce:	4648      	mov	r0, r9
 80054d0:	9206      	str	r2, [sp, #24]
 80054d2:	f000 fc2d 	bl	8005d30 <__i2b>
 80054d6:	4605      	mov	r5, r0
 80054d8:	b166      	cbz	r6, 80054f4 <_dtoa_r+0x74c>
 80054da:	9b06      	ldr	r3, [sp, #24]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	dd09      	ble.n	80054f4 <_dtoa_r+0x74c>
 80054e0:	42b3      	cmp	r3, r6
 80054e2:	9a00      	ldr	r2, [sp, #0]
 80054e4:	bfa8      	it	ge
 80054e6:	4633      	movge	r3, r6
 80054e8:	1ad2      	subs	r2, r2, r3
 80054ea:	9200      	str	r2, [sp, #0]
 80054ec:	9a06      	ldr	r2, [sp, #24]
 80054ee:	1af6      	subs	r6, r6, r3
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	9306      	str	r3, [sp, #24]
 80054f4:	9b08      	ldr	r3, [sp, #32]
 80054f6:	b30b      	cbz	r3, 800553c <_dtoa_r+0x794>
 80054f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 80c6 	beq.w	800568c <_dtoa_r+0x8e4>
 8005500:	2c00      	cmp	r4, #0
 8005502:	f000 80c0 	beq.w	8005686 <_dtoa_r+0x8de>
 8005506:	4629      	mov	r1, r5
 8005508:	4622      	mov	r2, r4
 800550a:	4648      	mov	r0, r9
 800550c:	f000 fcc8 	bl	8005ea0 <__pow5mult>
 8005510:	9a02      	ldr	r2, [sp, #8]
 8005512:	4601      	mov	r1, r0
 8005514:	4605      	mov	r5, r0
 8005516:	4648      	mov	r0, r9
 8005518:	f000 fc20 	bl	8005d5c <__multiply>
 800551c:	9902      	ldr	r1, [sp, #8]
 800551e:	4680      	mov	r8, r0
 8005520:	4648      	mov	r0, r9
 8005522:	f000 fb51 	bl	8005bc8 <_Bfree>
 8005526:	9b08      	ldr	r3, [sp, #32]
 8005528:	1b1b      	subs	r3, r3, r4
 800552a:	9308      	str	r3, [sp, #32]
 800552c:	f000 80b1 	beq.w	8005692 <_dtoa_r+0x8ea>
 8005530:	9a08      	ldr	r2, [sp, #32]
 8005532:	4641      	mov	r1, r8
 8005534:	4648      	mov	r0, r9
 8005536:	f000 fcb3 	bl	8005ea0 <__pow5mult>
 800553a:	9002      	str	r0, [sp, #8]
 800553c:	2101      	movs	r1, #1
 800553e:	4648      	mov	r0, r9
 8005540:	f000 fbf6 	bl	8005d30 <__i2b>
 8005544:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005546:	4604      	mov	r4, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 81d8 	beq.w	80058fe <_dtoa_r+0xb56>
 800554e:	461a      	mov	r2, r3
 8005550:	4601      	mov	r1, r0
 8005552:	4648      	mov	r0, r9
 8005554:	f000 fca4 	bl	8005ea0 <__pow5mult>
 8005558:	9b07      	ldr	r3, [sp, #28]
 800555a:	2b01      	cmp	r3, #1
 800555c:	4604      	mov	r4, r0
 800555e:	f300 809f 	bgt.w	80056a0 <_dtoa_r+0x8f8>
 8005562:	9b04      	ldr	r3, [sp, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	f040 8097 	bne.w	8005698 <_dtoa_r+0x8f0>
 800556a:	9b05      	ldr	r3, [sp, #20]
 800556c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005570:	2b00      	cmp	r3, #0
 8005572:	f040 8093 	bne.w	800569c <_dtoa_r+0x8f4>
 8005576:	9b05      	ldr	r3, [sp, #20]
 8005578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800557c:	0d1b      	lsrs	r3, r3, #20
 800557e:	051b      	lsls	r3, r3, #20
 8005580:	b133      	cbz	r3, 8005590 <_dtoa_r+0x7e8>
 8005582:	9b00      	ldr	r3, [sp, #0]
 8005584:	3301      	adds	r3, #1
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	9b06      	ldr	r3, [sp, #24]
 800558a:	3301      	adds	r3, #1
 800558c:	9306      	str	r3, [sp, #24]
 800558e:	2301      	movs	r3, #1
 8005590:	9308      	str	r3, [sp, #32]
 8005592:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 81b8 	beq.w	800590a <_dtoa_r+0xb62>
 800559a:	6923      	ldr	r3, [r4, #16]
 800559c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80055a0:	6918      	ldr	r0, [r3, #16]
 80055a2:	f000 fb79 	bl	8005c98 <__hi0bits>
 80055a6:	f1c0 0020 	rsb	r0, r0, #32
 80055aa:	9b06      	ldr	r3, [sp, #24]
 80055ac:	4418      	add	r0, r3
 80055ae:	f010 001f 	ands.w	r0, r0, #31
 80055b2:	f000 8082 	beq.w	80056ba <_dtoa_r+0x912>
 80055b6:	f1c0 0320 	rsb	r3, r0, #32
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	dd73      	ble.n	80056a6 <_dtoa_r+0x8fe>
 80055be:	9b00      	ldr	r3, [sp, #0]
 80055c0:	f1c0 001c 	rsb	r0, r0, #28
 80055c4:	4403      	add	r3, r0
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	9b06      	ldr	r3, [sp, #24]
 80055ca:	4403      	add	r3, r0
 80055cc:	4406      	add	r6, r0
 80055ce:	9306      	str	r3, [sp, #24]
 80055d0:	9b00      	ldr	r3, [sp, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	dd05      	ble.n	80055e2 <_dtoa_r+0x83a>
 80055d6:	9902      	ldr	r1, [sp, #8]
 80055d8:	461a      	mov	r2, r3
 80055da:	4648      	mov	r0, r9
 80055dc:	f000 fcba 	bl	8005f54 <__lshift>
 80055e0:	9002      	str	r0, [sp, #8]
 80055e2:	9b06      	ldr	r3, [sp, #24]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	dd05      	ble.n	80055f4 <_dtoa_r+0x84c>
 80055e8:	4621      	mov	r1, r4
 80055ea:	461a      	mov	r2, r3
 80055ec:	4648      	mov	r0, r9
 80055ee:	f000 fcb1 	bl	8005f54 <__lshift>
 80055f2:	4604      	mov	r4, r0
 80055f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d061      	beq.n	80056be <_dtoa_r+0x916>
 80055fa:	9802      	ldr	r0, [sp, #8]
 80055fc:	4621      	mov	r1, r4
 80055fe:	f000 fd15 	bl	800602c <__mcmp>
 8005602:	2800      	cmp	r0, #0
 8005604:	da5b      	bge.n	80056be <_dtoa_r+0x916>
 8005606:	2300      	movs	r3, #0
 8005608:	9902      	ldr	r1, [sp, #8]
 800560a:	220a      	movs	r2, #10
 800560c:	4648      	mov	r0, r9
 800560e:	f000 fafd 	bl	8005c0c <__multadd>
 8005612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005614:	9002      	str	r0, [sp, #8]
 8005616:	f107 38ff 	add.w	r8, r7, #4294967295
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 8177 	beq.w	800590e <_dtoa_r+0xb66>
 8005620:	4629      	mov	r1, r5
 8005622:	2300      	movs	r3, #0
 8005624:	220a      	movs	r2, #10
 8005626:	4648      	mov	r0, r9
 8005628:	f000 faf0 	bl	8005c0c <__multadd>
 800562c:	f1bb 0f00 	cmp.w	fp, #0
 8005630:	4605      	mov	r5, r0
 8005632:	dc6f      	bgt.n	8005714 <_dtoa_r+0x96c>
 8005634:	9b07      	ldr	r3, [sp, #28]
 8005636:	2b02      	cmp	r3, #2
 8005638:	dc49      	bgt.n	80056ce <_dtoa_r+0x926>
 800563a:	e06b      	b.n	8005714 <_dtoa_r+0x96c>
 800563c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800563e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005642:	e73c      	b.n	80054be <_dtoa_r+0x716>
 8005644:	3fe00000 	.word	0x3fe00000
 8005648:	40240000 	.word	0x40240000
 800564c:	9b03      	ldr	r3, [sp, #12]
 800564e:	1e5c      	subs	r4, r3, #1
 8005650:	9b08      	ldr	r3, [sp, #32]
 8005652:	42a3      	cmp	r3, r4
 8005654:	db09      	blt.n	800566a <_dtoa_r+0x8c2>
 8005656:	1b1c      	subs	r4, r3, r4
 8005658:	9b03      	ldr	r3, [sp, #12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	f6bf af30 	bge.w	80054c0 <_dtoa_r+0x718>
 8005660:	9b00      	ldr	r3, [sp, #0]
 8005662:	9a03      	ldr	r2, [sp, #12]
 8005664:	1a9e      	subs	r6, r3, r2
 8005666:	2300      	movs	r3, #0
 8005668:	e72b      	b.n	80054c2 <_dtoa_r+0x71a>
 800566a:	9b08      	ldr	r3, [sp, #32]
 800566c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800566e:	9408      	str	r4, [sp, #32]
 8005670:	1ae3      	subs	r3, r4, r3
 8005672:	441a      	add	r2, r3
 8005674:	9e00      	ldr	r6, [sp, #0]
 8005676:	9b03      	ldr	r3, [sp, #12]
 8005678:	920d      	str	r2, [sp, #52]	@ 0x34
 800567a:	2400      	movs	r4, #0
 800567c:	e721      	b.n	80054c2 <_dtoa_r+0x71a>
 800567e:	9c08      	ldr	r4, [sp, #32]
 8005680:	9e00      	ldr	r6, [sp, #0]
 8005682:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005684:	e728      	b.n	80054d8 <_dtoa_r+0x730>
 8005686:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800568a:	e751      	b.n	8005530 <_dtoa_r+0x788>
 800568c:	9a08      	ldr	r2, [sp, #32]
 800568e:	9902      	ldr	r1, [sp, #8]
 8005690:	e750      	b.n	8005534 <_dtoa_r+0x78c>
 8005692:	f8cd 8008 	str.w	r8, [sp, #8]
 8005696:	e751      	b.n	800553c <_dtoa_r+0x794>
 8005698:	2300      	movs	r3, #0
 800569a:	e779      	b.n	8005590 <_dtoa_r+0x7e8>
 800569c:	9b04      	ldr	r3, [sp, #16]
 800569e:	e777      	b.n	8005590 <_dtoa_r+0x7e8>
 80056a0:	2300      	movs	r3, #0
 80056a2:	9308      	str	r3, [sp, #32]
 80056a4:	e779      	b.n	800559a <_dtoa_r+0x7f2>
 80056a6:	d093      	beq.n	80055d0 <_dtoa_r+0x828>
 80056a8:	9a00      	ldr	r2, [sp, #0]
 80056aa:	331c      	adds	r3, #28
 80056ac:	441a      	add	r2, r3
 80056ae:	9200      	str	r2, [sp, #0]
 80056b0:	9a06      	ldr	r2, [sp, #24]
 80056b2:	441a      	add	r2, r3
 80056b4:	441e      	add	r6, r3
 80056b6:	9206      	str	r2, [sp, #24]
 80056b8:	e78a      	b.n	80055d0 <_dtoa_r+0x828>
 80056ba:	4603      	mov	r3, r0
 80056bc:	e7f4      	b.n	80056a8 <_dtoa_r+0x900>
 80056be:	9b03      	ldr	r3, [sp, #12]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	46b8      	mov	r8, r7
 80056c4:	dc20      	bgt.n	8005708 <_dtoa_r+0x960>
 80056c6:	469b      	mov	fp, r3
 80056c8:	9b07      	ldr	r3, [sp, #28]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	dd1e      	ble.n	800570c <_dtoa_r+0x964>
 80056ce:	f1bb 0f00 	cmp.w	fp, #0
 80056d2:	f47f adb1 	bne.w	8005238 <_dtoa_r+0x490>
 80056d6:	4621      	mov	r1, r4
 80056d8:	465b      	mov	r3, fp
 80056da:	2205      	movs	r2, #5
 80056dc:	4648      	mov	r0, r9
 80056de:	f000 fa95 	bl	8005c0c <__multadd>
 80056e2:	4601      	mov	r1, r0
 80056e4:	4604      	mov	r4, r0
 80056e6:	9802      	ldr	r0, [sp, #8]
 80056e8:	f000 fca0 	bl	800602c <__mcmp>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	f77f ada3 	ble.w	8005238 <_dtoa_r+0x490>
 80056f2:	4656      	mov	r6, sl
 80056f4:	2331      	movs	r3, #49	@ 0x31
 80056f6:	f806 3b01 	strb.w	r3, [r6], #1
 80056fa:	f108 0801 	add.w	r8, r8, #1
 80056fe:	e59f      	b.n	8005240 <_dtoa_r+0x498>
 8005700:	9c03      	ldr	r4, [sp, #12]
 8005702:	46b8      	mov	r8, r7
 8005704:	4625      	mov	r5, r4
 8005706:	e7f4      	b.n	80056f2 <_dtoa_r+0x94a>
 8005708:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800570c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800570e:	2b00      	cmp	r3, #0
 8005710:	f000 8101 	beq.w	8005916 <_dtoa_r+0xb6e>
 8005714:	2e00      	cmp	r6, #0
 8005716:	dd05      	ble.n	8005724 <_dtoa_r+0x97c>
 8005718:	4629      	mov	r1, r5
 800571a:	4632      	mov	r2, r6
 800571c:	4648      	mov	r0, r9
 800571e:	f000 fc19 	bl	8005f54 <__lshift>
 8005722:	4605      	mov	r5, r0
 8005724:	9b08      	ldr	r3, [sp, #32]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d05c      	beq.n	80057e4 <_dtoa_r+0xa3c>
 800572a:	6869      	ldr	r1, [r5, #4]
 800572c:	4648      	mov	r0, r9
 800572e:	f000 fa0b 	bl	8005b48 <_Balloc>
 8005732:	4606      	mov	r6, r0
 8005734:	b928      	cbnz	r0, 8005742 <_dtoa_r+0x99a>
 8005736:	4b82      	ldr	r3, [pc, #520]	@ (8005940 <_dtoa_r+0xb98>)
 8005738:	4602      	mov	r2, r0
 800573a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800573e:	f7ff bb4a 	b.w	8004dd6 <_dtoa_r+0x2e>
 8005742:	692a      	ldr	r2, [r5, #16]
 8005744:	3202      	adds	r2, #2
 8005746:	0092      	lsls	r2, r2, #2
 8005748:	f105 010c 	add.w	r1, r5, #12
 800574c:	300c      	adds	r0, #12
 800574e:	f7ff fa94 	bl	8004c7a <memcpy>
 8005752:	2201      	movs	r2, #1
 8005754:	4631      	mov	r1, r6
 8005756:	4648      	mov	r0, r9
 8005758:	f000 fbfc 	bl	8005f54 <__lshift>
 800575c:	f10a 0301 	add.w	r3, sl, #1
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	eb0a 030b 	add.w	r3, sl, fp
 8005766:	9308      	str	r3, [sp, #32]
 8005768:	9b04      	ldr	r3, [sp, #16]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	462f      	mov	r7, r5
 8005770:	9306      	str	r3, [sp, #24]
 8005772:	4605      	mov	r5, r0
 8005774:	9b00      	ldr	r3, [sp, #0]
 8005776:	9802      	ldr	r0, [sp, #8]
 8005778:	4621      	mov	r1, r4
 800577a:	f103 3bff 	add.w	fp, r3, #4294967295
 800577e:	f7ff fa8a 	bl	8004c96 <quorem>
 8005782:	4603      	mov	r3, r0
 8005784:	3330      	adds	r3, #48	@ 0x30
 8005786:	9003      	str	r0, [sp, #12]
 8005788:	4639      	mov	r1, r7
 800578a:	9802      	ldr	r0, [sp, #8]
 800578c:	9309      	str	r3, [sp, #36]	@ 0x24
 800578e:	f000 fc4d 	bl	800602c <__mcmp>
 8005792:	462a      	mov	r2, r5
 8005794:	9004      	str	r0, [sp, #16]
 8005796:	4621      	mov	r1, r4
 8005798:	4648      	mov	r0, r9
 800579a:	f000 fc63 	bl	8006064 <__mdiff>
 800579e:	68c2      	ldr	r2, [r0, #12]
 80057a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057a2:	4606      	mov	r6, r0
 80057a4:	bb02      	cbnz	r2, 80057e8 <_dtoa_r+0xa40>
 80057a6:	4601      	mov	r1, r0
 80057a8:	9802      	ldr	r0, [sp, #8]
 80057aa:	f000 fc3f 	bl	800602c <__mcmp>
 80057ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057b0:	4602      	mov	r2, r0
 80057b2:	4631      	mov	r1, r6
 80057b4:	4648      	mov	r0, r9
 80057b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80057b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ba:	f000 fa05 	bl	8005bc8 <_Bfree>
 80057be:	9b07      	ldr	r3, [sp, #28]
 80057c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80057c2:	9e00      	ldr	r6, [sp, #0]
 80057c4:	ea42 0103 	orr.w	r1, r2, r3
 80057c8:	9b06      	ldr	r3, [sp, #24]
 80057ca:	4319      	orrs	r1, r3
 80057cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ce:	d10d      	bne.n	80057ec <_dtoa_r+0xa44>
 80057d0:	2b39      	cmp	r3, #57	@ 0x39
 80057d2:	d027      	beq.n	8005824 <_dtoa_r+0xa7c>
 80057d4:	9a04      	ldr	r2, [sp, #16]
 80057d6:	2a00      	cmp	r2, #0
 80057d8:	dd01      	ble.n	80057de <_dtoa_r+0xa36>
 80057da:	9b03      	ldr	r3, [sp, #12]
 80057dc:	3331      	adds	r3, #49	@ 0x31
 80057de:	f88b 3000 	strb.w	r3, [fp]
 80057e2:	e52e      	b.n	8005242 <_dtoa_r+0x49a>
 80057e4:	4628      	mov	r0, r5
 80057e6:	e7b9      	b.n	800575c <_dtoa_r+0x9b4>
 80057e8:	2201      	movs	r2, #1
 80057ea:	e7e2      	b.n	80057b2 <_dtoa_r+0xa0a>
 80057ec:	9904      	ldr	r1, [sp, #16]
 80057ee:	2900      	cmp	r1, #0
 80057f0:	db04      	blt.n	80057fc <_dtoa_r+0xa54>
 80057f2:	9807      	ldr	r0, [sp, #28]
 80057f4:	4301      	orrs	r1, r0
 80057f6:	9806      	ldr	r0, [sp, #24]
 80057f8:	4301      	orrs	r1, r0
 80057fa:	d120      	bne.n	800583e <_dtoa_r+0xa96>
 80057fc:	2a00      	cmp	r2, #0
 80057fe:	ddee      	ble.n	80057de <_dtoa_r+0xa36>
 8005800:	9902      	ldr	r1, [sp, #8]
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	2201      	movs	r2, #1
 8005806:	4648      	mov	r0, r9
 8005808:	f000 fba4 	bl	8005f54 <__lshift>
 800580c:	4621      	mov	r1, r4
 800580e:	9002      	str	r0, [sp, #8]
 8005810:	f000 fc0c 	bl	800602c <__mcmp>
 8005814:	2800      	cmp	r0, #0
 8005816:	9b00      	ldr	r3, [sp, #0]
 8005818:	dc02      	bgt.n	8005820 <_dtoa_r+0xa78>
 800581a:	d1e0      	bne.n	80057de <_dtoa_r+0xa36>
 800581c:	07da      	lsls	r2, r3, #31
 800581e:	d5de      	bpl.n	80057de <_dtoa_r+0xa36>
 8005820:	2b39      	cmp	r3, #57	@ 0x39
 8005822:	d1da      	bne.n	80057da <_dtoa_r+0xa32>
 8005824:	2339      	movs	r3, #57	@ 0x39
 8005826:	f88b 3000 	strb.w	r3, [fp]
 800582a:	4633      	mov	r3, r6
 800582c:	461e      	mov	r6, r3
 800582e:	3b01      	subs	r3, #1
 8005830:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005834:	2a39      	cmp	r2, #57	@ 0x39
 8005836:	d04e      	beq.n	80058d6 <_dtoa_r+0xb2e>
 8005838:	3201      	adds	r2, #1
 800583a:	701a      	strb	r2, [r3, #0]
 800583c:	e501      	b.n	8005242 <_dtoa_r+0x49a>
 800583e:	2a00      	cmp	r2, #0
 8005840:	dd03      	ble.n	800584a <_dtoa_r+0xaa2>
 8005842:	2b39      	cmp	r3, #57	@ 0x39
 8005844:	d0ee      	beq.n	8005824 <_dtoa_r+0xa7c>
 8005846:	3301      	adds	r3, #1
 8005848:	e7c9      	b.n	80057de <_dtoa_r+0xa36>
 800584a:	9a00      	ldr	r2, [sp, #0]
 800584c:	9908      	ldr	r1, [sp, #32]
 800584e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005852:	428a      	cmp	r2, r1
 8005854:	d028      	beq.n	80058a8 <_dtoa_r+0xb00>
 8005856:	9902      	ldr	r1, [sp, #8]
 8005858:	2300      	movs	r3, #0
 800585a:	220a      	movs	r2, #10
 800585c:	4648      	mov	r0, r9
 800585e:	f000 f9d5 	bl	8005c0c <__multadd>
 8005862:	42af      	cmp	r7, r5
 8005864:	9002      	str	r0, [sp, #8]
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	f04f 020a 	mov.w	r2, #10
 800586e:	4639      	mov	r1, r7
 8005870:	4648      	mov	r0, r9
 8005872:	d107      	bne.n	8005884 <_dtoa_r+0xadc>
 8005874:	f000 f9ca 	bl	8005c0c <__multadd>
 8005878:	4607      	mov	r7, r0
 800587a:	4605      	mov	r5, r0
 800587c:	9b00      	ldr	r3, [sp, #0]
 800587e:	3301      	adds	r3, #1
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	e777      	b.n	8005774 <_dtoa_r+0x9cc>
 8005884:	f000 f9c2 	bl	8005c0c <__multadd>
 8005888:	4629      	mov	r1, r5
 800588a:	4607      	mov	r7, r0
 800588c:	2300      	movs	r3, #0
 800588e:	220a      	movs	r2, #10
 8005890:	4648      	mov	r0, r9
 8005892:	f000 f9bb 	bl	8005c0c <__multadd>
 8005896:	4605      	mov	r5, r0
 8005898:	e7f0      	b.n	800587c <_dtoa_r+0xad4>
 800589a:	f1bb 0f00 	cmp.w	fp, #0
 800589e:	bfcc      	ite	gt
 80058a0:	465e      	movgt	r6, fp
 80058a2:	2601      	movle	r6, #1
 80058a4:	4456      	add	r6, sl
 80058a6:	2700      	movs	r7, #0
 80058a8:	9902      	ldr	r1, [sp, #8]
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	2201      	movs	r2, #1
 80058ae:	4648      	mov	r0, r9
 80058b0:	f000 fb50 	bl	8005f54 <__lshift>
 80058b4:	4621      	mov	r1, r4
 80058b6:	9002      	str	r0, [sp, #8]
 80058b8:	f000 fbb8 	bl	800602c <__mcmp>
 80058bc:	2800      	cmp	r0, #0
 80058be:	dcb4      	bgt.n	800582a <_dtoa_r+0xa82>
 80058c0:	d102      	bne.n	80058c8 <_dtoa_r+0xb20>
 80058c2:	9b00      	ldr	r3, [sp, #0]
 80058c4:	07db      	lsls	r3, r3, #31
 80058c6:	d4b0      	bmi.n	800582a <_dtoa_r+0xa82>
 80058c8:	4633      	mov	r3, r6
 80058ca:	461e      	mov	r6, r3
 80058cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058d0:	2a30      	cmp	r2, #48	@ 0x30
 80058d2:	d0fa      	beq.n	80058ca <_dtoa_r+0xb22>
 80058d4:	e4b5      	b.n	8005242 <_dtoa_r+0x49a>
 80058d6:	459a      	cmp	sl, r3
 80058d8:	d1a8      	bne.n	800582c <_dtoa_r+0xa84>
 80058da:	2331      	movs	r3, #49	@ 0x31
 80058dc:	f108 0801 	add.w	r8, r8, #1
 80058e0:	f88a 3000 	strb.w	r3, [sl]
 80058e4:	e4ad      	b.n	8005242 <_dtoa_r+0x49a>
 80058e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005944 <_dtoa_r+0xb9c>
 80058ec:	b11b      	cbz	r3, 80058f6 <_dtoa_r+0xb4e>
 80058ee:	f10a 0308 	add.w	r3, sl, #8
 80058f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	4650      	mov	r0, sl
 80058f8:	b017      	add	sp, #92	@ 0x5c
 80058fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058fe:	9b07      	ldr	r3, [sp, #28]
 8005900:	2b01      	cmp	r3, #1
 8005902:	f77f ae2e 	ble.w	8005562 <_dtoa_r+0x7ba>
 8005906:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005908:	9308      	str	r3, [sp, #32]
 800590a:	2001      	movs	r0, #1
 800590c:	e64d      	b.n	80055aa <_dtoa_r+0x802>
 800590e:	f1bb 0f00 	cmp.w	fp, #0
 8005912:	f77f aed9 	ble.w	80056c8 <_dtoa_r+0x920>
 8005916:	4656      	mov	r6, sl
 8005918:	9802      	ldr	r0, [sp, #8]
 800591a:	4621      	mov	r1, r4
 800591c:	f7ff f9bb 	bl	8004c96 <quorem>
 8005920:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005924:	f806 3b01 	strb.w	r3, [r6], #1
 8005928:	eba6 020a 	sub.w	r2, r6, sl
 800592c:	4593      	cmp	fp, r2
 800592e:	ddb4      	ble.n	800589a <_dtoa_r+0xaf2>
 8005930:	9902      	ldr	r1, [sp, #8]
 8005932:	2300      	movs	r3, #0
 8005934:	220a      	movs	r2, #10
 8005936:	4648      	mov	r0, r9
 8005938:	f000 f968 	bl	8005c0c <__multadd>
 800593c:	9002      	str	r0, [sp, #8]
 800593e:	e7eb      	b.n	8005918 <_dtoa_r+0xb70>
 8005940:	08007fd4 	.word	0x08007fd4
 8005944:	08007f58 	.word	0x08007f58

08005948 <_free_r>:
 8005948:	b538      	push	{r3, r4, r5, lr}
 800594a:	4605      	mov	r5, r0
 800594c:	2900      	cmp	r1, #0
 800594e:	d041      	beq.n	80059d4 <_free_r+0x8c>
 8005950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005954:	1f0c      	subs	r4, r1, #4
 8005956:	2b00      	cmp	r3, #0
 8005958:	bfb8      	it	lt
 800595a:	18e4      	addlt	r4, r4, r3
 800595c:	f000 f8e8 	bl	8005b30 <__malloc_lock>
 8005960:	4a1d      	ldr	r2, [pc, #116]	@ (80059d8 <_free_r+0x90>)
 8005962:	6813      	ldr	r3, [r2, #0]
 8005964:	b933      	cbnz	r3, 8005974 <_free_r+0x2c>
 8005966:	6063      	str	r3, [r4, #4]
 8005968:	6014      	str	r4, [r2, #0]
 800596a:	4628      	mov	r0, r5
 800596c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005970:	f000 b8e4 	b.w	8005b3c <__malloc_unlock>
 8005974:	42a3      	cmp	r3, r4
 8005976:	d908      	bls.n	800598a <_free_r+0x42>
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	1821      	adds	r1, r4, r0
 800597c:	428b      	cmp	r3, r1
 800597e:	bf01      	itttt	eq
 8005980:	6819      	ldreq	r1, [r3, #0]
 8005982:	685b      	ldreq	r3, [r3, #4]
 8005984:	1809      	addeq	r1, r1, r0
 8005986:	6021      	streq	r1, [r4, #0]
 8005988:	e7ed      	b.n	8005966 <_free_r+0x1e>
 800598a:	461a      	mov	r2, r3
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	b10b      	cbz	r3, 8005994 <_free_r+0x4c>
 8005990:	42a3      	cmp	r3, r4
 8005992:	d9fa      	bls.n	800598a <_free_r+0x42>
 8005994:	6811      	ldr	r1, [r2, #0]
 8005996:	1850      	adds	r0, r2, r1
 8005998:	42a0      	cmp	r0, r4
 800599a:	d10b      	bne.n	80059b4 <_free_r+0x6c>
 800599c:	6820      	ldr	r0, [r4, #0]
 800599e:	4401      	add	r1, r0
 80059a0:	1850      	adds	r0, r2, r1
 80059a2:	4283      	cmp	r3, r0
 80059a4:	6011      	str	r1, [r2, #0]
 80059a6:	d1e0      	bne.n	800596a <_free_r+0x22>
 80059a8:	6818      	ldr	r0, [r3, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	6053      	str	r3, [r2, #4]
 80059ae:	4408      	add	r0, r1
 80059b0:	6010      	str	r0, [r2, #0]
 80059b2:	e7da      	b.n	800596a <_free_r+0x22>
 80059b4:	d902      	bls.n	80059bc <_free_r+0x74>
 80059b6:	230c      	movs	r3, #12
 80059b8:	602b      	str	r3, [r5, #0]
 80059ba:	e7d6      	b.n	800596a <_free_r+0x22>
 80059bc:	6820      	ldr	r0, [r4, #0]
 80059be:	1821      	adds	r1, r4, r0
 80059c0:	428b      	cmp	r3, r1
 80059c2:	bf04      	itt	eq
 80059c4:	6819      	ldreq	r1, [r3, #0]
 80059c6:	685b      	ldreq	r3, [r3, #4]
 80059c8:	6063      	str	r3, [r4, #4]
 80059ca:	bf04      	itt	eq
 80059cc:	1809      	addeq	r1, r1, r0
 80059ce:	6021      	streq	r1, [r4, #0]
 80059d0:	6054      	str	r4, [r2, #4]
 80059d2:	e7ca      	b.n	800596a <_free_r+0x22>
 80059d4:	bd38      	pop	{r3, r4, r5, pc}
 80059d6:	bf00      	nop
 80059d8:	20002b68 	.word	0x20002b68

080059dc <malloc>:
 80059dc:	4b02      	ldr	r3, [pc, #8]	@ (80059e8 <malloc+0xc>)
 80059de:	4601      	mov	r1, r0
 80059e0:	6818      	ldr	r0, [r3, #0]
 80059e2:	f000 b825 	b.w	8005a30 <_malloc_r>
 80059e6:	bf00      	nop
 80059e8:	2000001c 	.word	0x2000001c

080059ec <sbrk_aligned>:
 80059ec:	b570      	push	{r4, r5, r6, lr}
 80059ee:	4e0f      	ldr	r6, [pc, #60]	@ (8005a2c <sbrk_aligned+0x40>)
 80059f0:	460c      	mov	r4, r1
 80059f2:	6831      	ldr	r1, [r6, #0]
 80059f4:	4605      	mov	r5, r0
 80059f6:	b911      	cbnz	r1, 80059fe <sbrk_aligned+0x12>
 80059f8:	f000 fea2 	bl	8006740 <_sbrk_r>
 80059fc:	6030      	str	r0, [r6, #0]
 80059fe:	4621      	mov	r1, r4
 8005a00:	4628      	mov	r0, r5
 8005a02:	f000 fe9d 	bl	8006740 <_sbrk_r>
 8005a06:	1c43      	adds	r3, r0, #1
 8005a08:	d103      	bne.n	8005a12 <sbrk_aligned+0x26>
 8005a0a:	f04f 34ff 	mov.w	r4, #4294967295
 8005a0e:	4620      	mov	r0, r4
 8005a10:	bd70      	pop	{r4, r5, r6, pc}
 8005a12:	1cc4      	adds	r4, r0, #3
 8005a14:	f024 0403 	bic.w	r4, r4, #3
 8005a18:	42a0      	cmp	r0, r4
 8005a1a:	d0f8      	beq.n	8005a0e <sbrk_aligned+0x22>
 8005a1c:	1a21      	subs	r1, r4, r0
 8005a1e:	4628      	mov	r0, r5
 8005a20:	f000 fe8e 	bl	8006740 <_sbrk_r>
 8005a24:	3001      	adds	r0, #1
 8005a26:	d1f2      	bne.n	8005a0e <sbrk_aligned+0x22>
 8005a28:	e7ef      	b.n	8005a0a <sbrk_aligned+0x1e>
 8005a2a:	bf00      	nop
 8005a2c:	20002b64 	.word	0x20002b64

08005a30 <_malloc_r>:
 8005a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a34:	1ccd      	adds	r5, r1, #3
 8005a36:	f025 0503 	bic.w	r5, r5, #3
 8005a3a:	3508      	adds	r5, #8
 8005a3c:	2d0c      	cmp	r5, #12
 8005a3e:	bf38      	it	cc
 8005a40:	250c      	movcc	r5, #12
 8005a42:	2d00      	cmp	r5, #0
 8005a44:	4606      	mov	r6, r0
 8005a46:	db01      	blt.n	8005a4c <_malloc_r+0x1c>
 8005a48:	42a9      	cmp	r1, r5
 8005a4a:	d904      	bls.n	8005a56 <_malloc_r+0x26>
 8005a4c:	230c      	movs	r3, #12
 8005a4e:	6033      	str	r3, [r6, #0]
 8005a50:	2000      	movs	r0, #0
 8005a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b2c <_malloc_r+0xfc>
 8005a5a:	f000 f869 	bl	8005b30 <__malloc_lock>
 8005a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8005a62:	461c      	mov	r4, r3
 8005a64:	bb44      	cbnz	r4, 8005ab8 <_malloc_r+0x88>
 8005a66:	4629      	mov	r1, r5
 8005a68:	4630      	mov	r0, r6
 8005a6a:	f7ff ffbf 	bl	80059ec <sbrk_aligned>
 8005a6e:	1c43      	adds	r3, r0, #1
 8005a70:	4604      	mov	r4, r0
 8005a72:	d158      	bne.n	8005b26 <_malloc_r+0xf6>
 8005a74:	f8d8 4000 	ldr.w	r4, [r8]
 8005a78:	4627      	mov	r7, r4
 8005a7a:	2f00      	cmp	r7, #0
 8005a7c:	d143      	bne.n	8005b06 <_malloc_r+0xd6>
 8005a7e:	2c00      	cmp	r4, #0
 8005a80:	d04b      	beq.n	8005b1a <_malloc_r+0xea>
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	4639      	mov	r1, r7
 8005a86:	4630      	mov	r0, r6
 8005a88:	eb04 0903 	add.w	r9, r4, r3
 8005a8c:	f000 fe58 	bl	8006740 <_sbrk_r>
 8005a90:	4581      	cmp	r9, r0
 8005a92:	d142      	bne.n	8005b1a <_malloc_r+0xea>
 8005a94:	6821      	ldr	r1, [r4, #0]
 8005a96:	1a6d      	subs	r5, r5, r1
 8005a98:	4629      	mov	r1, r5
 8005a9a:	4630      	mov	r0, r6
 8005a9c:	f7ff ffa6 	bl	80059ec <sbrk_aligned>
 8005aa0:	3001      	adds	r0, #1
 8005aa2:	d03a      	beq.n	8005b1a <_malloc_r+0xea>
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	442b      	add	r3, r5
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	bb62      	cbnz	r2, 8005b0c <_malloc_r+0xdc>
 8005ab2:	f8c8 7000 	str.w	r7, [r8]
 8005ab6:	e00f      	b.n	8005ad8 <_malloc_r+0xa8>
 8005ab8:	6822      	ldr	r2, [r4, #0]
 8005aba:	1b52      	subs	r2, r2, r5
 8005abc:	d420      	bmi.n	8005b00 <_malloc_r+0xd0>
 8005abe:	2a0b      	cmp	r2, #11
 8005ac0:	d917      	bls.n	8005af2 <_malloc_r+0xc2>
 8005ac2:	1961      	adds	r1, r4, r5
 8005ac4:	42a3      	cmp	r3, r4
 8005ac6:	6025      	str	r5, [r4, #0]
 8005ac8:	bf18      	it	ne
 8005aca:	6059      	strne	r1, [r3, #4]
 8005acc:	6863      	ldr	r3, [r4, #4]
 8005ace:	bf08      	it	eq
 8005ad0:	f8c8 1000 	streq.w	r1, [r8]
 8005ad4:	5162      	str	r2, [r4, r5]
 8005ad6:	604b      	str	r3, [r1, #4]
 8005ad8:	4630      	mov	r0, r6
 8005ada:	f000 f82f 	bl	8005b3c <__malloc_unlock>
 8005ade:	f104 000b 	add.w	r0, r4, #11
 8005ae2:	1d23      	adds	r3, r4, #4
 8005ae4:	f020 0007 	bic.w	r0, r0, #7
 8005ae8:	1ac2      	subs	r2, r0, r3
 8005aea:	bf1c      	itt	ne
 8005aec:	1a1b      	subne	r3, r3, r0
 8005aee:	50a3      	strne	r3, [r4, r2]
 8005af0:	e7af      	b.n	8005a52 <_malloc_r+0x22>
 8005af2:	6862      	ldr	r2, [r4, #4]
 8005af4:	42a3      	cmp	r3, r4
 8005af6:	bf0c      	ite	eq
 8005af8:	f8c8 2000 	streq.w	r2, [r8]
 8005afc:	605a      	strne	r2, [r3, #4]
 8005afe:	e7eb      	b.n	8005ad8 <_malloc_r+0xa8>
 8005b00:	4623      	mov	r3, r4
 8005b02:	6864      	ldr	r4, [r4, #4]
 8005b04:	e7ae      	b.n	8005a64 <_malloc_r+0x34>
 8005b06:	463c      	mov	r4, r7
 8005b08:	687f      	ldr	r7, [r7, #4]
 8005b0a:	e7b6      	b.n	8005a7a <_malloc_r+0x4a>
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	42a3      	cmp	r3, r4
 8005b12:	d1fb      	bne.n	8005b0c <_malloc_r+0xdc>
 8005b14:	2300      	movs	r3, #0
 8005b16:	6053      	str	r3, [r2, #4]
 8005b18:	e7de      	b.n	8005ad8 <_malloc_r+0xa8>
 8005b1a:	230c      	movs	r3, #12
 8005b1c:	6033      	str	r3, [r6, #0]
 8005b1e:	4630      	mov	r0, r6
 8005b20:	f000 f80c 	bl	8005b3c <__malloc_unlock>
 8005b24:	e794      	b.n	8005a50 <_malloc_r+0x20>
 8005b26:	6005      	str	r5, [r0, #0]
 8005b28:	e7d6      	b.n	8005ad8 <_malloc_r+0xa8>
 8005b2a:	bf00      	nop
 8005b2c:	20002b68 	.word	0x20002b68

08005b30 <__malloc_lock>:
 8005b30:	4801      	ldr	r0, [pc, #4]	@ (8005b38 <__malloc_lock+0x8>)
 8005b32:	f7ff b8a0 	b.w	8004c76 <__retarget_lock_acquire_recursive>
 8005b36:	bf00      	nop
 8005b38:	20002b60 	.word	0x20002b60

08005b3c <__malloc_unlock>:
 8005b3c:	4801      	ldr	r0, [pc, #4]	@ (8005b44 <__malloc_unlock+0x8>)
 8005b3e:	f7ff b89b 	b.w	8004c78 <__retarget_lock_release_recursive>
 8005b42:	bf00      	nop
 8005b44:	20002b60 	.word	0x20002b60

08005b48 <_Balloc>:
 8005b48:	b570      	push	{r4, r5, r6, lr}
 8005b4a:	69c6      	ldr	r6, [r0, #28]
 8005b4c:	4604      	mov	r4, r0
 8005b4e:	460d      	mov	r5, r1
 8005b50:	b976      	cbnz	r6, 8005b70 <_Balloc+0x28>
 8005b52:	2010      	movs	r0, #16
 8005b54:	f7ff ff42 	bl	80059dc <malloc>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	61e0      	str	r0, [r4, #28]
 8005b5c:	b920      	cbnz	r0, 8005b68 <_Balloc+0x20>
 8005b5e:	4b18      	ldr	r3, [pc, #96]	@ (8005bc0 <_Balloc+0x78>)
 8005b60:	4818      	ldr	r0, [pc, #96]	@ (8005bc4 <_Balloc+0x7c>)
 8005b62:	216b      	movs	r1, #107	@ 0x6b
 8005b64:	f000 fdfc 	bl	8006760 <__assert_func>
 8005b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b6c:	6006      	str	r6, [r0, #0]
 8005b6e:	60c6      	str	r6, [r0, #12]
 8005b70:	69e6      	ldr	r6, [r4, #28]
 8005b72:	68f3      	ldr	r3, [r6, #12]
 8005b74:	b183      	cbz	r3, 8005b98 <_Balloc+0x50>
 8005b76:	69e3      	ldr	r3, [r4, #28]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b7e:	b9b8      	cbnz	r0, 8005bb0 <_Balloc+0x68>
 8005b80:	2101      	movs	r1, #1
 8005b82:	fa01 f605 	lsl.w	r6, r1, r5
 8005b86:	1d72      	adds	r2, r6, #5
 8005b88:	0092      	lsls	r2, r2, #2
 8005b8a:	4620      	mov	r0, r4
 8005b8c:	f000 fe06 	bl	800679c <_calloc_r>
 8005b90:	b160      	cbz	r0, 8005bac <_Balloc+0x64>
 8005b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b96:	e00e      	b.n	8005bb6 <_Balloc+0x6e>
 8005b98:	2221      	movs	r2, #33	@ 0x21
 8005b9a:	2104      	movs	r1, #4
 8005b9c:	4620      	mov	r0, r4
 8005b9e:	f000 fdfd 	bl	800679c <_calloc_r>
 8005ba2:	69e3      	ldr	r3, [r4, #28]
 8005ba4:	60f0      	str	r0, [r6, #12]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1e4      	bne.n	8005b76 <_Balloc+0x2e>
 8005bac:	2000      	movs	r0, #0
 8005bae:	bd70      	pop	{r4, r5, r6, pc}
 8005bb0:	6802      	ldr	r2, [r0, #0]
 8005bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005bbc:	e7f7      	b.n	8005bae <_Balloc+0x66>
 8005bbe:	bf00      	nop
 8005bc0:	08007f65 	.word	0x08007f65
 8005bc4:	08007fe5 	.word	0x08007fe5

08005bc8 <_Bfree>:
 8005bc8:	b570      	push	{r4, r5, r6, lr}
 8005bca:	69c6      	ldr	r6, [r0, #28]
 8005bcc:	4605      	mov	r5, r0
 8005bce:	460c      	mov	r4, r1
 8005bd0:	b976      	cbnz	r6, 8005bf0 <_Bfree+0x28>
 8005bd2:	2010      	movs	r0, #16
 8005bd4:	f7ff ff02 	bl	80059dc <malloc>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	61e8      	str	r0, [r5, #28]
 8005bdc:	b920      	cbnz	r0, 8005be8 <_Bfree+0x20>
 8005bde:	4b09      	ldr	r3, [pc, #36]	@ (8005c04 <_Bfree+0x3c>)
 8005be0:	4809      	ldr	r0, [pc, #36]	@ (8005c08 <_Bfree+0x40>)
 8005be2:	218f      	movs	r1, #143	@ 0x8f
 8005be4:	f000 fdbc 	bl	8006760 <__assert_func>
 8005be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bec:	6006      	str	r6, [r0, #0]
 8005bee:	60c6      	str	r6, [r0, #12]
 8005bf0:	b13c      	cbz	r4, 8005c02 <_Bfree+0x3a>
 8005bf2:	69eb      	ldr	r3, [r5, #28]
 8005bf4:	6862      	ldr	r2, [r4, #4]
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bfc:	6021      	str	r1, [r4, #0]
 8005bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c02:	bd70      	pop	{r4, r5, r6, pc}
 8005c04:	08007f65 	.word	0x08007f65
 8005c08:	08007fe5 	.word	0x08007fe5

08005c0c <__multadd>:
 8005c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c10:	690d      	ldr	r5, [r1, #16]
 8005c12:	4607      	mov	r7, r0
 8005c14:	460c      	mov	r4, r1
 8005c16:	461e      	mov	r6, r3
 8005c18:	f101 0c14 	add.w	ip, r1, #20
 8005c1c:	2000      	movs	r0, #0
 8005c1e:	f8dc 3000 	ldr.w	r3, [ip]
 8005c22:	b299      	uxth	r1, r3
 8005c24:	fb02 6101 	mla	r1, r2, r1, r6
 8005c28:	0c1e      	lsrs	r6, r3, #16
 8005c2a:	0c0b      	lsrs	r3, r1, #16
 8005c2c:	fb02 3306 	mla	r3, r2, r6, r3
 8005c30:	b289      	uxth	r1, r1
 8005c32:	3001      	adds	r0, #1
 8005c34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005c38:	4285      	cmp	r5, r0
 8005c3a:	f84c 1b04 	str.w	r1, [ip], #4
 8005c3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c42:	dcec      	bgt.n	8005c1e <__multadd+0x12>
 8005c44:	b30e      	cbz	r6, 8005c8a <__multadd+0x7e>
 8005c46:	68a3      	ldr	r3, [r4, #8]
 8005c48:	42ab      	cmp	r3, r5
 8005c4a:	dc19      	bgt.n	8005c80 <__multadd+0x74>
 8005c4c:	6861      	ldr	r1, [r4, #4]
 8005c4e:	4638      	mov	r0, r7
 8005c50:	3101      	adds	r1, #1
 8005c52:	f7ff ff79 	bl	8005b48 <_Balloc>
 8005c56:	4680      	mov	r8, r0
 8005c58:	b928      	cbnz	r0, 8005c66 <__multadd+0x5a>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c90 <__multadd+0x84>)
 8005c5e:	480d      	ldr	r0, [pc, #52]	@ (8005c94 <__multadd+0x88>)
 8005c60:	21ba      	movs	r1, #186	@ 0xba
 8005c62:	f000 fd7d 	bl	8006760 <__assert_func>
 8005c66:	6922      	ldr	r2, [r4, #16]
 8005c68:	3202      	adds	r2, #2
 8005c6a:	f104 010c 	add.w	r1, r4, #12
 8005c6e:	0092      	lsls	r2, r2, #2
 8005c70:	300c      	adds	r0, #12
 8005c72:	f7ff f802 	bl	8004c7a <memcpy>
 8005c76:	4621      	mov	r1, r4
 8005c78:	4638      	mov	r0, r7
 8005c7a:	f7ff ffa5 	bl	8005bc8 <_Bfree>
 8005c7e:	4644      	mov	r4, r8
 8005c80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c84:	3501      	adds	r5, #1
 8005c86:	615e      	str	r6, [r3, #20]
 8005c88:	6125      	str	r5, [r4, #16]
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c90:	08007fd4 	.word	0x08007fd4
 8005c94:	08007fe5 	.word	0x08007fe5

08005c98 <__hi0bits>:
 8005c98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	bf36      	itet	cc
 8005ca0:	0403      	lslcc	r3, r0, #16
 8005ca2:	2000      	movcs	r0, #0
 8005ca4:	2010      	movcc	r0, #16
 8005ca6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005caa:	bf3c      	itt	cc
 8005cac:	021b      	lslcc	r3, r3, #8
 8005cae:	3008      	addcc	r0, #8
 8005cb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cb4:	bf3c      	itt	cc
 8005cb6:	011b      	lslcc	r3, r3, #4
 8005cb8:	3004      	addcc	r0, #4
 8005cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cbe:	bf3c      	itt	cc
 8005cc0:	009b      	lslcc	r3, r3, #2
 8005cc2:	3002      	addcc	r0, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	db05      	blt.n	8005cd4 <__hi0bits+0x3c>
 8005cc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ccc:	f100 0001 	add.w	r0, r0, #1
 8005cd0:	bf08      	it	eq
 8005cd2:	2020      	moveq	r0, #32
 8005cd4:	4770      	bx	lr

08005cd6 <__lo0bits>:
 8005cd6:	6803      	ldr	r3, [r0, #0]
 8005cd8:	4602      	mov	r2, r0
 8005cda:	f013 0007 	ands.w	r0, r3, #7
 8005cde:	d00b      	beq.n	8005cf8 <__lo0bits+0x22>
 8005ce0:	07d9      	lsls	r1, r3, #31
 8005ce2:	d421      	bmi.n	8005d28 <__lo0bits+0x52>
 8005ce4:	0798      	lsls	r0, r3, #30
 8005ce6:	bf49      	itett	mi
 8005ce8:	085b      	lsrmi	r3, r3, #1
 8005cea:	089b      	lsrpl	r3, r3, #2
 8005cec:	2001      	movmi	r0, #1
 8005cee:	6013      	strmi	r3, [r2, #0]
 8005cf0:	bf5c      	itt	pl
 8005cf2:	6013      	strpl	r3, [r2, #0]
 8005cf4:	2002      	movpl	r0, #2
 8005cf6:	4770      	bx	lr
 8005cf8:	b299      	uxth	r1, r3
 8005cfa:	b909      	cbnz	r1, 8005d00 <__lo0bits+0x2a>
 8005cfc:	0c1b      	lsrs	r3, r3, #16
 8005cfe:	2010      	movs	r0, #16
 8005d00:	b2d9      	uxtb	r1, r3
 8005d02:	b909      	cbnz	r1, 8005d08 <__lo0bits+0x32>
 8005d04:	3008      	adds	r0, #8
 8005d06:	0a1b      	lsrs	r3, r3, #8
 8005d08:	0719      	lsls	r1, r3, #28
 8005d0a:	bf04      	itt	eq
 8005d0c:	091b      	lsreq	r3, r3, #4
 8005d0e:	3004      	addeq	r0, #4
 8005d10:	0799      	lsls	r1, r3, #30
 8005d12:	bf04      	itt	eq
 8005d14:	089b      	lsreq	r3, r3, #2
 8005d16:	3002      	addeq	r0, #2
 8005d18:	07d9      	lsls	r1, r3, #31
 8005d1a:	d403      	bmi.n	8005d24 <__lo0bits+0x4e>
 8005d1c:	085b      	lsrs	r3, r3, #1
 8005d1e:	f100 0001 	add.w	r0, r0, #1
 8005d22:	d003      	beq.n	8005d2c <__lo0bits+0x56>
 8005d24:	6013      	str	r3, [r2, #0]
 8005d26:	4770      	bx	lr
 8005d28:	2000      	movs	r0, #0
 8005d2a:	4770      	bx	lr
 8005d2c:	2020      	movs	r0, #32
 8005d2e:	4770      	bx	lr

08005d30 <__i2b>:
 8005d30:	b510      	push	{r4, lr}
 8005d32:	460c      	mov	r4, r1
 8005d34:	2101      	movs	r1, #1
 8005d36:	f7ff ff07 	bl	8005b48 <_Balloc>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	b928      	cbnz	r0, 8005d4a <__i2b+0x1a>
 8005d3e:	4b05      	ldr	r3, [pc, #20]	@ (8005d54 <__i2b+0x24>)
 8005d40:	4805      	ldr	r0, [pc, #20]	@ (8005d58 <__i2b+0x28>)
 8005d42:	f240 1145 	movw	r1, #325	@ 0x145
 8005d46:	f000 fd0b 	bl	8006760 <__assert_func>
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	6144      	str	r4, [r0, #20]
 8005d4e:	6103      	str	r3, [r0, #16]
 8005d50:	bd10      	pop	{r4, pc}
 8005d52:	bf00      	nop
 8005d54:	08007fd4 	.word	0x08007fd4
 8005d58:	08007fe5 	.word	0x08007fe5

08005d5c <__multiply>:
 8005d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d60:	4617      	mov	r7, r2
 8005d62:	690a      	ldr	r2, [r1, #16]
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	bfa8      	it	ge
 8005d6a:	463b      	movge	r3, r7
 8005d6c:	4689      	mov	r9, r1
 8005d6e:	bfa4      	itt	ge
 8005d70:	460f      	movge	r7, r1
 8005d72:	4699      	movge	r9, r3
 8005d74:	693d      	ldr	r5, [r7, #16]
 8005d76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	6879      	ldr	r1, [r7, #4]
 8005d7e:	eb05 060a 	add.w	r6, r5, sl
 8005d82:	42b3      	cmp	r3, r6
 8005d84:	b085      	sub	sp, #20
 8005d86:	bfb8      	it	lt
 8005d88:	3101      	addlt	r1, #1
 8005d8a:	f7ff fedd 	bl	8005b48 <_Balloc>
 8005d8e:	b930      	cbnz	r0, 8005d9e <__multiply+0x42>
 8005d90:	4602      	mov	r2, r0
 8005d92:	4b41      	ldr	r3, [pc, #260]	@ (8005e98 <__multiply+0x13c>)
 8005d94:	4841      	ldr	r0, [pc, #260]	@ (8005e9c <__multiply+0x140>)
 8005d96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005d9a:	f000 fce1 	bl	8006760 <__assert_func>
 8005d9e:	f100 0414 	add.w	r4, r0, #20
 8005da2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005da6:	4623      	mov	r3, r4
 8005da8:	2200      	movs	r2, #0
 8005daa:	4573      	cmp	r3, lr
 8005dac:	d320      	bcc.n	8005df0 <__multiply+0x94>
 8005dae:	f107 0814 	add.w	r8, r7, #20
 8005db2:	f109 0114 	add.w	r1, r9, #20
 8005db6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005dba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005dbe:	9302      	str	r3, [sp, #8]
 8005dc0:	1beb      	subs	r3, r5, r7
 8005dc2:	3b15      	subs	r3, #21
 8005dc4:	f023 0303 	bic.w	r3, r3, #3
 8005dc8:	3304      	adds	r3, #4
 8005dca:	3715      	adds	r7, #21
 8005dcc:	42bd      	cmp	r5, r7
 8005dce:	bf38      	it	cc
 8005dd0:	2304      	movcc	r3, #4
 8005dd2:	9301      	str	r3, [sp, #4]
 8005dd4:	9b02      	ldr	r3, [sp, #8]
 8005dd6:	9103      	str	r1, [sp, #12]
 8005dd8:	428b      	cmp	r3, r1
 8005dda:	d80c      	bhi.n	8005df6 <__multiply+0x9a>
 8005ddc:	2e00      	cmp	r6, #0
 8005dde:	dd03      	ble.n	8005de8 <__multiply+0x8c>
 8005de0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d055      	beq.n	8005e94 <__multiply+0x138>
 8005de8:	6106      	str	r6, [r0, #16]
 8005dea:	b005      	add	sp, #20
 8005dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df0:	f843 2b04 	str.w	r2, [r3], #4
 8005df4:	e7d9      	b.n	8005daa <__multiply+0x4e>
 8005df6:	f8b1 a000 	ldrh.w	sl, [r1]
 8005dfa:	f1ba 0f00 	cmp.w	sl, #0
 8005dfe:	d01f      	beq.n	8005e40 <__multiply+0xe4>
 8005e00:	46c4      	mov	ip, r8
 8005e02:	46a1      	mov	r9, r4
 8005e04:	2700      	movs	r7, #0
 8005e06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005e0a:	f8d9 3000 	ldr.w	r3, [r9]
 8005e0e:	fa1f fb82 	uxth.w	fp, r2
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	fb0a 330b 	mla	r3, sl, fp, r3
 8005e18:	443b      	add	r3, r7
 8005e1a:	f8d9 7000 	ldr.w	r7, [r9]
 8005e1e:	0c12      	lsrs	r2, r2, #16
 8005e20:	0c3f      	lsrs	r7, r7, #16
 8005e22:	fb0a 7202 	mla	r2, sl, r2, r7
 8005e26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e30:	4565      	cmp	r5, ip
 8005e32:	f849 3b04 	str.w	r3, [r9], #4
 8005e36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005e3a:	d8e4      	bhi.n	8005e06 <__multiply+0xaa>
 8005e3c:	9b01      	ldr	r3, [sp, #4]
 8005e3e:	50e7      	str	r7, [r4, r3]
 8005e40:	9b03      	ldr	r3, [sp, #12]
 8005e42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005e46:	3104      	adds	r1, #4
 8005e48:	f1b9 0f00 	cmp.w	r9, #0
 8005e4c:	d020      	beq.n	8005e90 <__multiply+0x134>
 8005e4e:	6823      	ldr	r3, [r4, #0]
 8005e50:	4647      	mov	r7, r8
 8005e52:	46a4      	mov	ip, r4
 8005e54:	f04f 0a00 	mov.w	sl, #0
 8005e58:	f8b7 b000 	ldrh.w	fp, [r7]
 8005e5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005e60:	fb09 220b 	mla	r2, r9, fp, r2
 8005e64:	4452      	add	r2, sl
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e6c:	f84c 3b04 	str.w	r3, [ip], #4
 8005e70:	f857 3b04 	ldr.w	r3, [r7], #4
 8005e74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e78:	f8bc 3000 	ldrh.w	r3, [ip]
 8005e7c:	fb09 330a 	mla	r3, r9, sl, r3
 8005e80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005e84:	42bd      	cmp	r5, r7
 8005e86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e8a:	d8e5      	bhi.n	8005e58 <__multiply+0xfc>
 8005e8c:	9a01      	ldr	r2, [sp, #4]
 8005e8e:	50a3      	str	r3, [r4, r2]
 8005e90:	3404      	adds	r4, #4
 8005e92:	e79f      	b.n	8005dd4 <__multiply+0x78>
 8005e94:	3e01      	subs	r6, #1
 8005e96:	e7a1      	b.n	8005ddc <__multiply+0x80>
 8005e98:	08007fd4 	.word	0x08007fd4
 8005e9c:	08007fe5 	.word	0x08007fe5

08005ea0 <__pow5mult>:
 8005ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ea4:	4615      	mov	r5, r2
 8005ea6:	f012 0203 	ands.w	r2, r2, #3
 8005eaa:	4607      	mov	r7, r0
 8005eac:	460e      	mov	r6, r1
 8005eae:	d007      	beq.n	8005ec0 <__pow5mult+0x20>
 8005eb0:	4c25      	ldr	r4, [pc, #148]	@ (8005f48 <__pow5mult+0xa8>)
 8005eb2:	3a01      	subs	r2, #1
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005eba:	f7ff fea7 	bl	8005c0c <__multadd>
 8005ebe:	4606      	mov	r6, r0
 8005ec0:	10ad      	asrs	r5, r5, #2
 8005ec2:	d03d      	beq.n	8005f40 <__pow5mult+0xa0>
 8005ec4:	69fc      	ldr	r4, [r7, #28]
 8005ec6:	b97c      	cbnz	r4, 8005ee8 <__pow5mult+0x48>
 8005ec8:	2010      	movs	r0, #16
 8005eca:	f7ff fd87 	bl	80059dc <malloc>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	61f8      	str	r0, [r7, #28]
 8005ed2:	b928      	cbnz	r0, 8005ee0 <__pow5mult+0x40>
 8005ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8005f4c <__pow5mult+0xac>)
 8005ed6:	481e      	ldr	r0, [pc, #120]	@ (8005f50 <__pow5mult+0xb0>)
 8005ed8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005edc:	f000 fc40 	bl	8006760 <__assert_func>
 8005ee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ee4:	6004      	str	r4, [r0, #0]
 8005ee6:	60c4      	str	r4, [r0, #12]
 8005ee8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005eec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ef0:	b94c      	cbnz	r4, 8005f06 <__pow5mult+0x66>
 8005ef2:	f240 2171 	movw	r1, #625	@ 0x271
 8005ef6:	4638      	mov	r0, r7
 8005ef8:	f7ff ff1a 	bl	8005d30 <__i2b>
 8005efc:	2300      	movs	r3, #0
 8005efe:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f02:	4604      	mov	r4, r0
 8005f04:	6003      	str	r3, [r0, #0]
 8005f06:	f04f 0900 	mov.w	r9, #0
 8005f0a:	07eb      	lsls	r3, r5, #31
 8005f0c:	d50a      	bpl.n	8005f24 <__pow5mult+0x84>
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4622      	mov	r2, r4
 8005f12:	4638      	mov	r0, r7
 8005f14:	f7ff ff22 	bl	8005d5c <__multiply>
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4680      	mov	r8, r0
 8005f1c:	4638      	mov	r0, r7
 8005f1e:	f7ff fe53 	bl	8005bc8 <_Bfree>
 8005f22:	4646      	mov	r6, r8
 8005f24:	106d      	asrs	r5, r5, #1
 8005f26:	d00b      	beq.n	8005f40 <__pow5mult+0xa0>
 8005f28:	6820      	ldr	r0, [r4, #0]
 8005f2a:	b938      	cbnz	r0, 8005f3c <__pow5mult+0x9c>
 8005f2c:	4622      	mov	r2, r4
 8005f2e:	4621      	mov	r1, r4
 8005f30:	4638      	mov	r0, r7
 8005f32:	f7ff ff13 	bl	8005d5c <__multiply>
 8005f36:	6020      	str	r0, [r4, #0]
 8005f38:	f8c0 9000 	str.w	r9, [r0]
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	e7e4      	b.n	8005f0a <__pow5mult+0x6a>
 8005f40:	4630      	mov	r0, r6
 8005f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f46:	bf00      	nop
 8005f48:	08008098 	.word	0x08008098
 8005f4c:	08007f65 	.word	0x08007f65
 8005f50:	08007fe5 	.word	0x08007fe5

08005f54 <__lshift>:
 8005f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f58:	460c      	mov	r4, r1
 8005f5a:	6849      	ldr	r1, [r1, #4]
 8005f5c:	6923      	ldr	r3, [r4, #16]
 8005f5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f62:	68a3      	ldr	r3, [r4, #8]
 8005f64:	4607      	mov	r7, r0
 8005f66:	4691      	mov	r9, r2
 8005f68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f6c:	f108 0601 	add.w	r6, r8, #1
 8005f70:	42b3      	cmp	r3, r6
 8005f72:	db0b      	blt.n	8005f8c <__lshift+0x38>
 8005f74:	4638      	mov	r0, r7
 8005f76:	f7ff fde7 	bl	8005b48 <_Balloc>
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	b948      	cbnz	r0, 8005f92 <__lshift+0x3e>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	4b28      	ldr	r3, [pc, #160]	@ (8006024 <__lshift+0xd0>)
 8005f82:	4829      	ldr	r0, [pc, #164]	@ (8006028 <__lshift+0xd4>)
 8005f84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005f88:	f000 fbea 	bl	8006760 <__assert_func>
 8005f8c:	3101      	adds	r1, #1
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	e7ee      	b.n	8005f70 <__lshift+0x1c>
 8005f92:	2300      	movs	r3, #0
 8005f94:	f100 0114 	add.w	r1, r0, #20
 8005f98:	f100 0210 	add.w	r2, r0, #16
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	4553      	cmp	r3, sl
 8005fa0:	db33      	blt.n	800600a <__lshift+0xb6>
 8005fa2:	6920      	ldr	r0, [r4, #16]
 8005fa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fa8:	f104 0314 	add.w	r3, r4, #20
 8005fac:	f019 091f 	ands.w	r9, r9, #31
 8005fb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005fb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005fb8:	d02b      	beq.n	8006012 <__lshift+0xbe>
 8005fba:	f1c9 0e20 	rsb	lr, r9, #32
 8005fbe:	468a      	mov	sl, r1
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	6818      	ldr	r0, [r3, #0]
 8005fc4:	fa00 f009 	lsl.w	r0, r0, r9
 8005fc8:	4310      	orrs	r0, r2
 8005fca:	f84a 0b04 	str.w	r0, [sl], #4
 8005fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd2:	459c      	cmp	ip, r3
 8005fd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005fd8:	d8f3      	bhi.n	8005fc2 <__lshift+0x6e>
 8005fda:	ebac 0304 	sub.w	r3, ip, r4
 8005fde:	3b15      	subs	r3, #21
 8005fe0:	f023 0303 	bic.w	r3, r3, #3
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	f104 0015 	add.w	r0, r4, #21
 8005fea:	4560      	cmp	r0, ip
 8005fec:	bf88      	it	hi
 8005fee:	2304      	movhi	r3, #4
 8005ff0:	50ca      	str	r2, [r1, r3]
 8005ff2:	b10a      	cbz	r2, 8005ff8 <__lshift+0xa4>
 8005ff4:	f108 0602 	add.w	r6, r8, #2
 8005ff8:	3e01      	subs	r6, #1
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	612e      	str	r6, [r5, #16]
 8005ffe:	4621      	mov	r1, r4
 8006000:	f7ff fde2 	bl	8005bc8 <_Bfree>
 8006004:	4628      	mov	r0, r5
 8006006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600a:	f842 0f04 	str.w	r0, [r2, #4]!
 800600e:	3301      	adds	r3, #1
 8006010:	e7c5      	b.n	8005f9e <__lshift+0x4a>
 8006012:	3904      	subs	r1, #4
 8006014:	f853 2b04 	ldr.w	r2, [r3], #4
 8006018:	f841 2f04 	str.w	r2, [r1, #4]!
 800601c:	459c      	cmp	ip, r3
 800601e:	d8f9      	bhi.n	8006014 <__lshift+0xc0>
 8006020:	e7ea      	b.n	8005ff8 <__lshift+0xa4>
 8006022:	bf00      	nop
 8006024:	08007fd4 	.word	0x08007fd4
 8006028:	08007fe5 	.word	0x08007fe5

0800602c <__mcmp>:
 800602c:	690a      	ldr	r2, [r1, #16]
 800602e:	4603      	mov	r3, r0
 8006030:	6900      	ldr	r0, [r0, #16]
 8006032:	1a80      	subs	r0, r0, r2
 8006034:	b530      	push	{r4, r5, lr}
 8006036:	d10e      	bne.n	8006056 <__mcmp+0x2a>
 8006038:	3314      	adds	r3, #20
 800603a:	3114      	adds	r1, #20
 800603c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006040:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800604c:	4295      	cmp	r5, r2
 800604e:	d003      	beq.n	8006058 <__mcmp+0x2c>
 8006050:	d205      	bcs.n	800605e <__mcmp+0x32>
 8006052:	f04f 30ff 	mov.w	r0, #4294967295
 8006056:	bd30      	pop	{r4, r5, pc}
 8006058:	42a3      	cmp	r3, r4
 800605a:	d3f3      	bcc.n	8006044 <__mcmp+0x18>
 800605c:	e7fb      	b.n	8006056 <__mcmp+0x2a>
 800605e:	2001      	movs	r0, #1
 8006060:	e7f9      	b.n	8006056 <__mcmp+0x2a>
	...

08006064 <__mdiff>:
 8006064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006068:	4689      	mov	r9, r1
 800606a:	4606      	mov	r6, r0
 800606c:	4611      	mov	r1, r2
 800606e:	4648      	mov	r0, r9
 8006070:	4614      	mov	r4, r2
 8006072:	f7ff ffdb 	bl	800602c <__mcmp>
 8006076:	1e05      	subs	r5, r0, #0
 8006078:	d112      	bne.n	80060a0 <__mdiff+0x3c>
 800607a:	4629      	mov	r1, r5
 800607c:	4630      	mov	r0, r6
 800607e:	f7ff fd63 	bl	8005b48 <_Balloc>
 8006082:	4602      	mov	r2, r0
 8006084:	b928      	cbnz	r0, 8006092 <__mdiff+0x2e>
 8006086:	4b3f      	ldr	r3, [pc, #252]	@ (8006184 <__mdiff+0x120>)
 8006088:	f240 2137 	movw	r1, #567	@ 0x237
 800608c:	483e      	ldr	r0, [pc, #248]	@ (8006188 <__mdiff+0x124>)
 800608e:	f000 fb67 	bl	8006760 <__assert_func>
 8006092:	2301      	movs	r3, #1
 8006094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006098:	4610      	mov	r0, r2
 800609a:	b003      	add	sp, #12
 800609c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a0:	bfbc      	itt	lt
 80060a2:	464b      	movlt	r3, r9
 80060a4:	46a1      	movlt	r9, r4
 80060a6:	4630      	mov	r0, r6
 80060a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80060ac:	bfba      	itte	lt
 80060ae:	461c      	movlt	r4, r3
 80060b0:	2501      	movlt	r5, #1
 80060b2:	2500      	movge	r5, #0
 80060b4:	f7ff fd48 	bl	8005b48 <_Balloc>
 80060b8:	4602      	mov	r2, r0
 80060ba:	b918      	cbnz	r0, 80060c4 <__mdiff+0x60>
 80060bc:	4b31      	ldr	r3, [pc, #196]	@ (8006184 <__mdiff+0x120>)
 80060be:	f240 2145 	movw	r1, #581	@ 0x245
 80060c2:	e7e3      	b.n	800608c <__mdiff+0x28>
 80060c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80060c8:	6926      	ldr	r6, [r4, #16]
 80060ca:	60c5      	str	r5, [r0, #12]
 80060cc:	f109 0310 	add.w	r3, r9, #16
 80060d0:	f109 0514 	add.w	r5, r9, #20
 80060d4:	f104 0e14 	add.w	lr, r4, #20
 80060d8:	f100 0b14 	add.w	fp, r0, #20
 80060dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80060e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80060e4:	9301      	str	r3, [sp, #4]
 80060e6:	46d9      	mov	r9, fp
 80060e8:	f04f 0c00 	mov.w	ip, #0
 80060ec:	9b01      	ldr	r3, [sp, #4]
 80060ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80060f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80060f6:	9301      	str	r3, [sp, #4]
 80060f8:	fa1f f38a 	uxth.w	r3, sl
 80060fc:	4619      	mov	r1, r3
 80060fe:	b283      	uxth	r3, r0
 8006100:	1acb      	subs	r3, r1, r3
 8006102:	0c00      	lsrs	r0, r0, #16
 8006104:	4463      	add	r3, ip
 8006106:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800610a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800610e:	b29b      	uxth	r3, r3
 8006110:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006114:	4576      	cmp	r6, lr
 8006116:	f849 3b04 	str.w	r3, [r9], #4
 800611a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800611e:	d8e5      	bhi.n	80060ec <__mdiff+0x88>
 8006120:	1b33      	subs	r3, r6, r4
 8006122:	3b15      	subs	r3, #21
 8006124:	f023 0303 	bic.w	r3, r3, #3
 8006128:	3415      	adds	r4, #21
 800612a:	3304      	adds	r3, #4
 800612c:	42a6      	cmp	r6, r4
 800612e:	bf38      	it	cc
 8006130:	2304      	movcc	r3, #4
 8006132:	441d      	add	r5, r3
 8006134:	445b      	add	r3, fp
 8006136:	461e      	mov	r6, r3
 8006138:	462c      	mov	r4, r5
 800613a:	4544      	cmp	r4, r8
 800613c:	d30e      	bcc.n	800615c <__mdiff+0xf8>
 800613e:	f108 0103 	add.w	r1, r8, #3
 8006142:	1b49      	subs	r1, r1, r5
 8006144:	f021 0103 	bic.w	r1, r1, #3
 8006148:	3d03      	subs	r5, #3
 800614a:	45a8      	cmp	r8, r5
 800614c:	bf38      	it	cc
 800614e:	2100      	movcc	r1, #0
 8006150:	440b      	add	r3, r1
 8006152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006156:	b191      	cbz	r1, 800617e <__mdiff+0x11a>
 8006158:	6117      	str	r7, [r2, #16]
 800615a:	e79d      	b.n	8006098 <__mdiff+0x34>
 800615c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006160:	46e6      	mov	lr, ip
 8006162:	0c08      	lsrs	r0, r1, #16
 8006164:	fa1c fc81 	uxtah	ip, ip, r1
 8006168:	4471      	add	r1, lr
 800616a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800616e:	b289      	uxth	r1, r1
 8006170:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006174:	f846 1b04 	str.w	r1, [r6], #4
 8006178:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800617c:	e7dd      	b.n	800613a <__mdiff+0xd6>
 800617e:	3f01      	subs	r7, #1
 8006180:	e7e7      	b.n	8006152 <__mdiff+0xee>
 8006182:	bf00      	nop
 8006184:	08007fd4 	.word	0x08007fd4
 8006188:	08007fe5 	.word	0x08007fe5

0800618c <__d2b>:
 800618c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006190:	460f      	mov	r7, r1
 8006192:	2101      	movs	r1, #1
 8006194:	ec59 8b10 	vmov	r8, r9, d0
 8006198:	4616      	mov	r6, r2
 800619a:	f7ff fcd5 	bl	8005b48 <_Balloc>
 800619e:	4604      	mov	r4, r0
 80061a0:	b930      	cbnz	r0, 80061b0 <__d2b+0x24>
 80061a2:	4602      	mov	r2, r0
 80061a4:	4b23      	ldr	r3, [pc, #140]	@ (8006234 <__d2b+0xa8>)
 80061a6:	4824      	ldr	r0, [pc, #144]	@ (8006238 <__d2b+0xac>)
 80061a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80061ac:	f000 fad8 	bl	8006760 <__assert_func>
 80061b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80061b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80061b8:	b10d      	cbz	r5, 80061be <__d2b+0x32>
 80061ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061be:	9301      	str	r3, [sp, #4]
 80061c0:	f1b8 0300 	subs.w	r3, r8, #0
 80061c4:	d023      	beq.n	800620e <__d2b+0x82>
 80061c6:	4668      	mov	r0, sp
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	f7ff fd84 	bl	8005cd6 <__lo0bits>
 80061ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80061d2:	b1d0      	cbz	r0, 800620a <__d2b+0x7e>
 80061d4:	f1c0 0320 	rsb	r3, r0, #32
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	430b      	orrs	r3, r1
 80061de:	40c2      	lsrs	r2, r0
 80061e0:	6163      	str	r3, [r4, #20]
 80061e2:	9201      	str	r2, [sp, #4]
 80061e4:	9b01      	ldr	r3, [sp, #4]
 80061e6:	61a3      	str	r3, [r4, #24]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bf0c      	ite	eq
 80061ec:	2201      	moveq	r2, #1
 80061ee:	2202      	movne	r2, #2
 80061f0:	6122      	str	r2, [r4, #16]
 80061f2:	b1a5      	cbz	r5, 800621e <__d2b+0x92>
 80061f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80061f8:	4405      	add	r5, r0
 80061fa:	603d      	str	r5, [r7, #0]
 80061fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006200:	6030      	str	r0, [r6, #0]
 8006202:	4620      	mov	r0, r4
 8006204:	b003      	add	sp, #12
 8006206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800620a:	6161      	str	r1, [r4, #20]
 800620c:	e7ea      	b.n	80061e4 <__d2b+0x58>
 800620e:	a801      	add	r0, sp, #4
 8006210:	f7ff fd61 	bl	8005cd6 <__lo0bits>
 8006214:	9b01      	ldr	r3, [sp, #4]
 8006216:	6163      	str	r3, [r4, #20]
 8006218:	3020      	adds	r0, #32
 800621a:	2201      	movs	r2, #1
 800621c:	e7e8      	b.n	80061f0 <__d2b+0x64>
 800621e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006222:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006226:	6038      	str	r0, [r7, #0]
 8006228:	6918      	ldr	r0, [r3, #16]
 800622a:	f7ff fd35 	bl	8005c98 <__hi0bits>
 800622e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006232:	e7e5      	b.n	8006200 <__d2b+0x74>
 8006234:	08007fd4 	.word	0x08007fd4
 8006238:	08007fe5 	.word	0x08007fe5

0800623c <__sfputc_r>:
 800623c:	6893      	ldr	r3, [r2, #8]
 800623e:	3b01      	subs	r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	b410      	push	{r4}
 8006244:	6093      	str	r3, [r2, #8]
 8006246:	da08      	bge.n	800625a <__sfputc_r+0x1e>
 8006248:	6994      	ldr	r4, [r2, #24]
 800624a:	42a3      	cmp	r3, r4
 800624c:	db01      	blt.n	8006252 <__sfputc_r+0x16>
 800624e:	290a      	cmp	r1, #10
 8006250:	d103      	bne.n	800625a <__sfputc_r+0x1e>
 8006252:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006256:	f000 b9df 	b.w	8006618 <__swbuf_r>
 800625a:	6813      	ldr	r3, [r2, #0]
 800625c:	1c58      	adds	r0, r3, #1
 800625e:	6010      	str	r0, [r2, #0]
 8006260:	7019      	strb	r1, [r3, #0]
 8006262:	4608      	mov	r0, r1
 8006264:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006268:	4770      	bx	lr

0800626a <__sfputs_r>:
 800626a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800626c:	4606      	mov	r6, r0
 800626e:	460f      	mov	r7, r1
 8006270:	4614      	mov	r4, r2
 8006272:	18d5      	adds	r5, r2, r3
 8006274:	42ac      	cmp	r4, r5
 8006276:	d101      	bne.n	800627c <__sfputs_r+0x12>
 8006278:	2000      	movs	r0, #0
 800627a:	e007      	b.n	800628c <__sfputs_r+0x22>
 800627c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006280:	463a      	mov	r2, r7
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff ffda 	bl	800623c <__sfputc_r>
 8006288:	1c43      	adds	r3, r0, #1
 800628a:	d1f3      	bne.n	8006274 <__sfputs_r+0xa>
 800628c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006290 <_vfiprintf_r>:
 8006290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006294:	460d      	mov	r5, r1
 8006296:	b09d      	sub	sp, #116	@ 0x74
 8006298:	4614      	mov	r4, r2
 800629a:	4698      	mov	r8, r3
 800629c:	4606      	mov	r6, r0
 800629e:	b118      	cbz	r0, 80062a8 <_vfiprintf_r+0x18>
 80062a0:	6a03      	ldr	r3, [r0, #32]
 80062a2:	b90b      	cbnz	r3, 80062a8 <_vfiprintf_r+0x18>
 80062a4:	f7fe fb80 	bl	80049a8 <__sinit>
 80062a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062aa:	07d9      	lsls	r1, r3, #31
 80062ac:	d405      	bmi.n	80062ba <_vfiprintf_r+0x2a>
 80062ae:	89ab      	ldrh	r3, [r5, #12]
 80062b0:	059a      	lsls	r2, r3, #22
 80062b2:	d402      	bmi.n	80062ba <_vfiprintf_r+0x2a>
 80062b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80062b6:	f7fe fcde 	bl	8004c76 <__retarget_lock_acquire_recursive>
 80062ba:	89ab      	ldrh	r3, [r5, #12]
 80062bc:	071b      	lsls	r3, r3, #28
 80062be:	d501      	bpl.n	80062c4 <_vfiprintf_r+0x34>
 80062c0:	692b      	ldr	r3, [r5, #16]
 80062c2:	b99b      	cbnz	r3, 80062ec <_vfiprintf_r+0x5c>
 80062c4:	4629      	mov	r1, r5
 80062c6:	4630      	mov	r0, r6
 80062c8:	f000 f9e4 	bl	8006694 <__swsetup_r>
 80062cc:	b170      	cbz	r0, 80062ec <_vfiprintf_r+0x5c>
 80062ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062d0:	07dc      	lsls	r4, r3, #31
 80062d2:	d504      	bpl.n	80062de <_vfiprintf_r+0x4e>
 80062d4:	f04f 30ff 	mov.w	r0, #4294967295
 80062d8:	b01d      	add	sp, #116	@ 0x74
 80062da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062de:	89ab      	ldrh	r3, [r5, #12]
 80062e0:	0598      	lsls	r0, r3, #22
 80062e2:	d4f7      	bmi.n	80062d4 <_vfiprintf_r+0x44>
 80062e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80062e6:	f7fe fcc7 	bl	8004c78 <__retarget_lock_release_recursive>
 80062ea:	e7f3      	b.n	80062d4 <_vfiprintf_r+0x44>
 80062ec:	2300      	movs	r3, #0
 80062ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80062f0:	2320      	movs	r3, #32
 80062f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80062fa:	2330      	movs	r3, #48	@ 0x30
 80062fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80064ac <_vfiprintf_r+0x21c>
 8006300:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006304:	f04f 0901 	mov.w	r9, #1
 8006308:	4623      	mov	r3, r4
 800630a:	469a      	mov	sl, r3
 800630c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006310:	b10a      	cbz	r2, 8006316 <_vfiprintf_r+0x86>
 8006312:	2a25      	cmp	r2, #37	@ 0x25
 8006314:	d1f9      	bne.n	800630a <_vfiprintf_r+0x7a>
 8006316:	ebba 0b04 	subs.w	fp, sl, r4
 800631a:	d00b      	beq.n	8006334 <_vfiprintf_r+0xa4>
 800631c:	465b      	mov	r3, fp
 800631e:	4622      	mov	r2, r4
 8006320:	4629      	mov	r1, r5
 8006322:	4630      	mov	r0, r6
 8006324:	f7ff ffa1 	bl	800626a <__sfputs_r>
 8006328:	3001      	adds	r0, #1
 800632a:	f000 80a7 	beq.w	800647c <_vfiprintf_r+0x1ec>
 800632e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006330:	445a      	add	r2, fp
 8006332:	9209      	str	r2, [sp, #36]	@ 0x24
 8006334:	f89a 3000 	ldrb.w	r3, [sl]
 8006338:	2b00      	cmp	r3, #0
 800633a:	f000 809f 	beq.w	800647c <_vfiprintf_r+0x1ec>
 800633e:	2300      	movs	r3, #0
 8006340:	f04f 32ff 	mov.w	r2, #4294967295
 8006344:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006348:	f10a 0a01 	add.w	sl, sl, #1
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	9307      	str	r3, [sp, #28]
 8006350:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006354:	931a      	str	r3, [sp, #104]	@ 0x68
 8006356:	4654      	mov	r4, sl
 8006358:	2205      	movs	r2, #5
 800635a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800635e:	4853      	ldr	r0, [pc, #332]	@ (80064ac <_vfiprintf_r+0x21c>)
 8006360:	f7f9 ff3e 	bl	80001e0 <memchr>
 8006364:	9a04      	ldr	r2, [sp, #16]
 8006366:	b9d8      	cbnz	r0, 80063a0 <_vfiprintf_r+0x110>
 8006368:	06d1      	lsls	r1, r2, #27
 800636a:	bf44      	itt	mi
 800636c:	2320      	movmi	r3, #32
 800636e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006372:	0713      	lsls	r3, r2, #28
 8006374:	bf44      	itt	mi
 8006376:	232b      	movmi	r3, #43	@ 0x2b
 8006378:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800637c:	f89a 3000 	ldrb.w	r3, [sl]
 8006380:	2b2a      	cmp	r3, #42	@ 0x2a
 8006382:	d015      	beq.n	80063b0 <_vfiprintf_r+0x120>
 8006384:	9a07      	ldr	r2, [sp, #28]
 8006386:	4654      	mov	r4, sl
 8006388:	2000      	movs	r0, #0
 800638a:	f04f 0c0a 	mov.w	ip, #10
 800638e:	4621      	mov	r1, r4
 8006390:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006394:	3b30      	subs	r3, #48	@ 0x30
 8006396:	2b09      	cmp	r3, #9
 8006398:	d94b      	bls.n	8006432 <_vfiprintf_r+0x1a2>
 800639a:	b1b0      	cbz	r0, 80063ca <_vfiprintf_r+0x13a>
 800639c:	9207      	str	r2, [sp, #28]
 800639e:	e014      	b.n	80063ca <_vfiprintf_r+0x13a>
 80063a0:	eba0 0308 	sub.w	r3, r0, r8
 80063a4:	fa09 f303 	lsl.w	r3, r9, r3
 80063a8:	4313      	orrs	r3, r2
 80063aa:	9304      	str	r3, [sp, #16]
 80063ac:	46a2      	mov	sl, r4
 80063ae:	e7d2      	b.n	8006356 <_vfiprintf_r+0xc6>
 80063b0:	9b03      	ldr	r3, [sp, #12]
 80063b2:	1d19      	adds	r1, r3, #4
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	9103      	str	r1, [sp, #12]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	bfbb      	ittet	lt
 80063bc:	425b      	neglt	r3, r3
 80063be:	f042 0202 	orrlt.w	r2, r2, #2
 80063c2:	9307      	strge	r3, [sp, #28]
 80063c4:	9307      	strlt	r3, [sp, #28]
 80063c6:	bfb8      	it	lt
 80063c8:	9204      	strlt	r2, [sp, #16]
 80063ca:	7823      	ldrb	r3, [r4, #0]
 80063cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80063ce:	d10a      	bne.n	80063e6 <_vfiprintf_r+0x156>
 80063d0:	7863      	ldrb	r3, [r4, #1]
 80063d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80063d4:	d132      	bne.n	800643c <_vfiprintf_r+0x1ac>
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	1d1a      	adds	r2, r3, #4
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	9203      	str	r2, [sp, #12]
 80063de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063e2:	3402      	adds	r4, #2
 80063e4:	9305      	str	r3, [sp, #20]
 80063e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80064bc <_vfiprintf_r+0x22c>
 80063ea:	7821      	ldrb	r1, [r4, #0]
 80063ec:	2203      	movs	r2, #3
 80063ee:	4650      	mov	r0, sl
 80063f0:	f7f9 fef6 	bl	80001e0 <memchr>
 80063f4:	b138      	cbz	r0, 8006406 <_vfiprintf_r+0x176>
 80063f6:	9b04      	ldr	r3, [sp, #16]
 80063f8:	eba0 000a 	sub.w	r0, r0, sl
 80063fc:	2240      	movs	r2, #64	@ 0x40
 80063fe:	4082      	lsls	r2, r0
 8006400:	4313      	orrs	r3, r2
 8006402:	3401      	adds	r4, #1
 8006404:	9304      	str	r3, [sp, #16]
 8006406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800640a:	4829      	ldr	r0, [pc, #164]	@ (80064b0 <_vfiprintf_r+0x220>)
 800640c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006410:	2206      	movs	r2, #6
 8006412:	f7f9 fee5 	bl	80001e0 <memchr>
 8006416:	2800      	cmp	r0, #0
 8006418:	d03f      	beq.n	800649a <_vfiprintf_r+0x20a>
 800641a:	4b26      	ldr	r3, [pc, #152]	@ (80064b4 <_vfiprintf_r+0x224>)
 800641c:	bb1b      	cbnz	r3, 8006466 <_vfiprintf_r+0x1d6>
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	3307      	adds	r3, #7
 8006422:	f023 0307 	bic.w	r3, r3, #7
 8006426:	3308      	adds	r3, #8
 8006428:	9303      	str	r3, [sp, #12]
 800642a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642c:	443b      	add	r3, r7
 800642e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006430:	e76a      	b.n	8006308 <_vfiprintf_r+0x78>
 8006432:	fb0c 3202 	mla	r2, ip, r2, r3
 8006436:	460c      	mov	r4, r1
 8006438:	2001      	movs	r0, #1
 800643a:	e7a8      	b.n	800638e <_vfiprintf_r+0xfe>
 800643c:	2300      	movs	r3, #0
 800643e:	3401      	adds	r4, #1
 8006440:	9305      	str	r3, [sp, #20]
 8006442:	4619      	mov	r1, r3
 8006444:	f04f 0c0a 	mov.w	ip, #10
 8006448:	4620      	mov	r0, r4
 800644a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800644e:	3a30      	subs	r2, #48	@ 0x30
 8006450:	2a09      	cmp	r2, #9
 8006452:	d903      	bls.n	800645c <_vfiprintf_r+0x1cc>
 8006454:	2b00      	cmp	r3, #0
 8006456:	d0c6      	beq.n	80063e6 <_vfiprintf_r+0x156>
 8006458:	9105      	str	r1, [sp, #20]
 800645a:	e7c4      	b.n	80063e6 <_vfiprintf_r+0x156>
 800645c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006460:	4604      	mov	r4, r0
 8006462:	2301      	movs	r3, #1
 8006464:	e7f0      	b.n	8006448 <_vfiprintf_r+0x1b8>
 8006466:	ab03      	add	r3, sp, #12
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	462a      	mov	r2, r5
 800646c:	4b12      	ldr	r3, [pc, #72]	@ (80064b8 <_vfiprintf_r+0x228>)
 800646e:	a904      	add	r1, sp, #16
 8006470:	4630      	mov	r0, r6
 8006472:	f7fd fe57 	bl	8004124 <_printf_float>
 8006476:	4607      	mov	r7, r0
 8006478:	1c78      	adds	r0, r7, #1
 800647a:	d1d6      	bne.n	800642a <_vfiprintf_r+0x19a>
 800647c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800647e:	07d9      	lsls	r1, r3, #31
 8006480:	d405      	bmi.n	800648e <_vfiprintf_r+0x1fe>
 8006482:	89ab      	ldrh	r3, [r5, #12]
 8006484:	059a      	lsls	r2, r3, #22
 8006486:	d402      	bmi.n	800648e <_vfiprintf_r+0x1fe>
 8006488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800648a:	f7fe fbf5 	bl	8004c78 <__retarget_lock_release_recursive>
 800648e:	89ab      	ldrh	r3, [r5, #12]
 8006490:	065b      	lsls	r3, r3, #25
 8006492:	f53f af1f 	bmi.w	80062d4 <_vfiprintf_r+0x44>
 8006496:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006498:	e71e      	b.n	80062d8 <_vfiprintf_r+0x48>
 800649a:	ab03      	add	r3, sp, #12
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	462a      	mov	r2, r5
 80064a0:	4b05      	ldr	r3, [pc, #20]	@ (80064b8 <_vfiprintf_r+0x228>)
 80064a2:	a904      	add	r1, sp, #16
 80064a4:	4630      	mov	r0, r6
 80064a6:	f7fe f8d5 	bl	8004654 <_printf_i>
 80064aa:	e7e4      	b.n	8006476 <_vfiprintf_r+0x1e6>
 80064ac:	0800803e 	.word	0x0800803e
 80064b0:	08008048 	.word	0x08008048
 80064b4:	08004125 	.word	0x08004125
 80064b8:	0800626b 	.word	0x0800626b
 80064bc:	08008044 	.word	0x08008044

080064c0 <__sflush_r>:
 80064c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c8:	0716      	lsls	r6, r2, #28
 80064ca:	4605      	mov	r5, r0
 80064cc:	460c      	mov	r4, r1
 80064ce:	d454      	bmi.n	800657a <__sflush_r+0xba>
 80064d0:	684b      	ldr	r3, [r1, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	dc02      	bgt.n	80064dc <__sflush_r+0x1c>
 80064d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064d8:	2b00      	cmp	r3, #0
 80064da:	dd48      	ble.n	800656e <__sflush_r+0xae>
 80064dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064de:	2e00      	cmp	r6, #0
 80064e0:	d045      	beq.n	800656e <__sflush_r+0xae>
 80064e2:	2300      	movs	r3, #0
 80064e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064e8:	682f      	ldr	r7, [r5, #0]
 80064ea:	6a21      	ldr	r1, [r4, #32]
 80064ec:	602b      	str	r3, [r5, #0]
 80064ee:	d030      	beq.n	8006552 <__sflush_r+0x92>
 80064f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064f2:	89a3      	ldrh	r3, [r4, #12]
 80064f4:	0759      	lsls	r1, r3, #29
 80064f6:	d505      	bpl.n	8006504 <__sflush_r+0x44>
 80064f8:	6863      	ldr	r3, [r4, #4]
 80064fa:	1ad2      	subs	r2, r2, r3
 80064fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064fe:	b10b      	cbz	r3, 8006504 <__sflush_r+0x44>
 8006500:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006502:	1ad2      	subs	r2, r2, r3
 8006504:	2300      	movs	r3, #0
 8006506:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006508:	6a21      	ldr	r1, [r4, #32]
 800650a:	4628      	mov	r0, r5
 800650c:	47b0      	blx	r6
 800650e:	1c43      	adds	r3, r0, #1
 8006510:	89a3      	ldrh	r3, [r4, #12]
 8006512:	d106      	bne.n	8006522 <__sflush_r+0x62>
 8006514:	6829      	ldr	r1, [r5, #0]
 8006516:	291d      	cmp	r1, #29
 8006518:	d82b      	bhi.n	8006572 <__sflush_r+0xb2>
 800651a:	4a2a      	ldr	r2, [pc, #168]	@ (80065c4 <__sflush_r+0x104>)
 800651c:	40ca      	lsrs	r2, r1
 800651e:	07d6      	lsls	r6, r2, #31
 8006520:	d527      	bpl.n	8006572 <__sflush_r+0xb2>
 8006522:	2200      	movs	r2, #0
 8006524:	6062      	str	r2, [r4, #4]
 8006526:	04d9      	lsls	r1, r3, #19
 8006528:	6922      	ldr	r2, [r4, #16]
 800652a:	6022      	str	r2, [r4, #0]
 800652c:	d504      	bpl.n	8006538 <__sflush_r+0x78>
 800652e:	1c42      	adds	r2, r0, #1
 8006530:	d101      	bne.n	8006536 <__sflush_r+0x76>
 8006532:	682b      	ldr	r3, [r5, #0]
 8006534:	b903      	cbnz	r3, 8006538 <__sflush_r+0x78>
 8006536:	6560      	str	r0, [r4, #84]	@ 0x54
 8006538:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800653a:	602f      	str	r7, [r5, #0]
 800653c:	b1b9      	cbz	r1, 800656e <__sflush_r+0xae>
 800653e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006542:	4299      	cmp	r1, r3
 8006544:	d002      	beq.n	800654c <__sflush_r+0x8c>
 8006546:	4628      	mov	r0, r5
 8006548:	f7ff f9fe 	bl	8005948 <_free_r>
 800654c:	2300      	movs	r3, #0
 800654e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006550:	e00d      	b.n	800656e <__sflush_r+0xae>
 8006552:	2301      	movs	r3, #1
 8006554:	4628      	mov	r0, r5
 8006556:	47b0      	blx	r6
 8006558:	4602      	mov	r2, r0
 800655a:	1c50      	adds	r0, r2, #1
 800655c:	d1c9      	bne.n	80064f2 <__sflush_r+0x32>
 800655e:	682b      	ldr	r3, [r5, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0c6      	beq.n	80064f2 <__sflush_r+0x32>
 8006564:	2b1d      	cmp	r3, #29
 8006566:	d001      	beq.n	800656c <__sflush_r+0xac>
 8006568:	2b16      	cmp	r3, #22
 800656a:	d11e      	bne.n	80065aa <__sflush_r+0xea>
 800656c:	602f      	str	r7, [r5, #0]
 800656e:	2000      	movs	r0, #0
 8006570:	e022      	b.n	80065b8 <__sflush_r+0xf8>
 8006572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006576:	b21b      	sxth	r3, r3
 8006578:	e01b      	b.n	80065b2 <__sflush_r+0xf2>
 800657a:	690f      	ldr	r7, [r1, #16]
 800657c:	2f00      	cmp	r7, #0
 800657e:	d0f6      	beq.n	800656e <__sflush_r+0xae>
 8006580:	0793      	lsls	r3, r2, #30
 8006582:	680e      	ldr	r6, [r1, #0]
 8006584:	bf08      	it	eq
 8006586:	694b      	ldreq	r3, [r1, #20]
 8006588:	600f      	str	r7, [r1, #0]
 800658a:	bf18      	it	ne
 800658c:	2300      	movne	r3, #0
 800658e:	eba6 0807 	sub.w	r8, r6, r7
 8006592:	608b      	str	r3, [r1, #8]
 8006594:	f1b8 0f00 	cmp.w	r8, #0
 8006598:	dde9      	ble.n	800656e <__sflush_r+0xae>
 800659a:	6a21      	ldr	r1, [r4, #32]
 800659c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800659e:	4643      	mov	r3, r8
 80065a0:	463a      	mov	r2, r7
 80065a2:	4628      	mov	r0, r5
 80065a4:	47b0      	blx	r6
 80065a6:	2800      	cmp	r0, #0
 80065a8:	dc08      	bgt.n	80065bc <__sflush_r+0xfc>
 80065aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065b2:	81a3      	strh	r3, [r4, #12]
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295
 80065b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065bc:	4407      	add	r7, r0
 80065be:	eba8 0800 	sub.w	r8, r8, r0
 80065c2:	e7e7      	b.n	8006594 <__sflush_r+0xd4>
 80065c4:	20400001 	.word	0x20400001

080065c8 <_fflush_r>:
 80065c8:	b538      	push	{r3, r4, r5, lr}
 80065ca:	690b      	ldr	r3, [r1, #16]
 80065cc:	4605      	mov	r5, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	b913      	cbnz	r3, 80065d8 <_fflush_r+0x10>
 80065d2:	2500      	movs	r5, #0
 80065d4:	4628      	mov	r0, r5
 80065d6:	bd38      	pop	{r3, r4, r5, pc}
 80065d8:	b118      	cbz	r0, 80065e2 <_fflush_r+0x1a>
 80065da:	6a03      	ldr	r3, [r0, #32]
 80065dc:	b90b      	cbnz	r3, 80065e2 <_fflush_r+0x1a>
 80065de:	f7fe f9e3 	bl	80049a8 <__sinit>
 80065e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0f3      	beq.n	80065d2 <_fflush_r+0xa>
 80065ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065ec:	07d0      	lsls	r0, r2, #31
 80065ee:	d404      	bmi.n	80065fa <_fflush_r+0x32>
 80065f0:	0599      	lsls	r1, r3, #22
 80065f2:	d402      	bmi.n	80065fa <_fflush_r+0x32>
 80065f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065f6:	f7fe fb3e 	bl	8004c76 <__retarget_lock_acquire_recursive>
 80065fa:	4628      	mov	r0, r5
 80065fc:	4621      	mov	r1, r4
 80065fe:	f7ff ff5f 	bl	80064c0 <__sflush_r>
 8006602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006604:	07da      	lsls	r2, r3, #31
 8006606:	4605      	mov	r5, r0
 8006608:	d4e4      	bmi.n	80065d4 <_fflush_r+0xc>
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	059b      	lsls	r3, r3, #22
 800660e:	d4e1      	bmi.n	80065d4 <_fflush_r+0xc>
 8006610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006612:	f7fe fb31 	bl	8004c78 <__retarget_lock_release_recursive>
 8006616:	e7dd      	b.n	80065d4 <_fflush_r+0xc>

08006618 <__swbuf_r>:
 8006618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800661a:	460e      	mov	r6, r1
 800661c:	4614      	mov	r4, r2
 800661e:	4605      	mov	r5, r0
 8006620:	b118      	cbz	r0, 800662a <__swbuf_r+0x12>
 8006622:	6a03      	ldr	r3, [r0, #32]
 8006624:	b90b      	cbnz	r3, 800662a <__swbuf_r+0x12>
 8006626:	f7fe f9bf 	bl	80049a8 <__sinit>
 800662a:	69a3      	ldr	r3, [r4, #24]
 800662c:	60a3      	str	r3, [r4, #8]
 800662e:	89a3      	ldrh	r3, [r4, #12]
 8006630:	071a      	lsls	r2, r3, #28
 8006632:	d501      	bpl.n	8006638 <__swbuf_r+0x20>
 8006634:	6923      	ldr	r3, [r4, #16]
 8006636:	b943      	cbnz	r3, 800664a <__swbuf_r+0x32>
 8006638:	4621      	mov	r1, r4
 800663a:	4628      	mov	r0, r5
 800663c:	f000 f82a 	bl	8006694 <__swsetup_r>
 8006640:	b118      	cbz	r0, 800664a <__swbuf_r+0x32>
 8006642:	f04f 37ff 	mov.w	r7, #4294967295
 8006646:	4638      	mov	r0, r7
 8006648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	6922      	ldr	r2, [r4, #16]
 800664e:	1a98      	subs	r0, r3, r2
 8006650:	6963      	ldr	r3, [r4, #20]
 8006652:	b2f6      	uxtb	r6, r6
 8006654:	4283      	cmp	r3, r0
 8006656:	4637      	mov	r7, r6
 8006658:	dc05      	bgt.n	8006666 <__swbuf_r+0x4e>
 800665a:	4621      	mov	r1, r4
 800665c:	4628      	mov	r0, r5
 800665e:	f7ff ffb3 	bl	80065c8 <_fflush_r>
 8006662:	2800      	cmp	r0, #0
 8006664:	d1ed      	bne.n	8006642 <__swbuf_r+0x2a>
 8006666:	68a3      	ldr	r3, [r4, #8]
 8006668:	3b01      	subs	r3, #1
 800666a:	60a3      	str	r3, [r4, #8]
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	1c5a      	adds	r2, r3, #1
 8006670:	6022      	str	r2, [r4, #0]
 8006672:	701e      	strb	r6, [r3, #0]
 8006674:	6962      	ldr	r2, [r4, #20]
 8006676:	1c43      	adds	r3, r0, #1
 8006678:	429a      	cmp	r2, r3
 800667a:	d004      	beq.n	8006686 <__swbuf_r+0x6e>
 800667c:	89a3      	ldrh	r3, [r4, #12]
 800667e:	07db      	lsls	r3, r3, #31
 8006680:	d5e1      	bpl.n	8006646 <__swbuf_r+0x2e>
 8006682:	2e0a      	cmp	r6, #10
 8006684:	d1df      	bne.n	8006646 <__swbuf_r+0x2e>
 8006686:	4621      	mov	r1, r4
 8006688:	4628      	mov	r0, r5
 800668a:	f7ff ff9d 	bl	80065c8 <_fflush_r>
 800668e:	2800      	cmp	r0, #0
 8006690:	d0d9      	beq.n	8006646 <__swbuf_r+0x2e>
 8006692:	e7d6      	b.n	8006642 <__swbuf_r+0x2a>

08006694 <__swsetup_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4b29      	ldr	r3, [pc, #164]	@ (800673c <__swsetup_r+0xa8>)
 8006698:	4605      	mov	r5, r0
 800669a:	6818      	ldr	r0, [r3, #0]
 800669c:	460c      	mov	r4, r1
 800669e:	b118      	cbz	r0, 80066a8 <__swsetup_r+0x14>
 80066a0:	6a03      	ldr	r3, [r0, #32]
 80066a2:	b90b      	cbnz	r3, 80066a8 <__swsetup_r+0x14>
 80066a4:	f7fe f980 	bl	80049a8 <__sinit>
 80066a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066ac:	0719      	lsls	r1, r3, #28
 80066ae:	d422      	bmi.n	80066f6 <__swsetup_r+0x62>
 80066b0:	06da      	lsls	r2, r3, #27
 80066b2:	d407      	bmi.n	80066c4 <__swsetup_r+0x30>
 80066b4:	2209      	movs	r2, #9
 80066b6:	602a      	str	r2, [r5, #0]
 80066b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066bc:	81a3      	strh	r3, [r4, #12]
 80066be:	f04f 30ff 	mov.w	r0, #4294967295
 80066c2:	e033      	b.n	800672c <__swsetup_r+0x98>
 80066c4:	0758      	lsls	r0, r3, #29
 80066c6:	d512      	bpl.n	80066ee <__swsetup_r+0x5a>
 80066c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066ca:	b141      	cbz	r1, 80066de <__swsetup_r+0x4a>
 80066cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066d0:	4299      	cmp	r1, r3
 80066d2:	d002      	beq.n	80066da <__swsetup_r+0x46>
 80066d4:	4628      	mov	r0, r5
 80066d6:	f7ff f937 	bl	8005948 <_free_r>
 80066da:	2300      	movs	r3, #0
 80066dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80066de:	89a3      	ldrh	r3, [r4, #12]
 80066e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	2300      	movs	r3, #0
 80066e8:	6063      	str	r3, [r4, #4]
 80066ea:	6923      	ldr	r3, [r4, #16]
 80066ec:	6023      	str	r3, [r4, #0]
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	f043 0308 	orr.w	r3, r3, #8
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	6923      	ldr	r3, [r4, #16]
 80066f8:	b94b      	cbnz	r3, 800670e <__swsetup_r+0x7a>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006704:	d003      	beq.n	800670e <__swsetup_r+0x7a>
 8006706:	4621      	mov	r1, r4
 8006708:	4628      	mov	r0, r5
 800670a:	f000 f8b3 	bl	8006874 <__smakebuf_r>
 800670e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006712:	f013 0201 	ands.w	r2, r3, #1
 8006716:	d00a      	beq.n	800672e <__swsetup_r+0x9a>
 8006718:	2200      	movs	r2, #0
 800671a:	60a2      	str	r2, [r4, #8]
 800671c:	6962      	ldr	r2, [r4, #20]
 800671e:	4252      	negs	r2, r2
 8006720:	61a2      	str	r2, [r4, #24]
 8006722:	6922      	ldr	r2, [r4, #16]
 8006724:	b942      	cbnz	r2, 8006738 <__swsetup_r+0xa4>
 8006726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800672a:	d1c5      	bne.n	80066b8 <__swsetup_r+0x24>
 800672c:	bd38      	pop	{r3, r4, r5, pc}
 800672e:	0799      	lsls	r1, r3, #30
 8006730:	bf58      	it	pl
 8006732:	6962      	ldrpl	r2, [r4, #20]
 8006734:	60a2      	str	r2, [r4, #8]
 8006736:	e7f4      	b.n	8006722 <__swsetup_r+0x8e>
 8006738:	2000      	movs	r0, #0
 800673a:	e7f7      	b.n	800672c <__swsetup_r+0x98>
 800673c:	2000001c 	.word	0x2000001c

08006740 <_sbrk_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d06      	ldr	r5, [pc, #24]	@ (800675c <_sbrk_r+0x1c>)
 8006744:	2300      	movs	r3, #0
 8006746:	4604      	mov	r4, r0
 8006748:	4608      	mov	r0, r1
 800674a:	602b      	str	r3, [r5, #0]
 800674c:	f7fa ff96 	bl	800167c <_sbrk>
 8006750:	1c43      	adds	r3, r0, #1
 8006752:	d102      	bne.n	800675a <_sbrk_r+0x1a>
 8006754:	682b      	ldr	r3, [r5, #0]
 8006756:	b103      	cbz	r3, 800675a <_sbrk_r+0x1a>
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	bd38      	pop	{r3, r4, r5, pc}
 800675c:	20002b5c 	.word	0x20002b5c

08006760 <__assert_func>:
 8006760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006762:	4614      	mov	r4, r2
 8006764:	461a      	mov	r2, r3
 8006766:	4b09      	ldr	r3, [pc, #36]	@ (800678c <__assert_func+0x2c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4605      	mov	r5, r0
 800676c:	68d8      	ldr	r0, [r3, #12]
 800676e:	b14c      	cbz	r4, 8006784 <__assert_func+0x24>
 8006770:	4b07      	ldr	r3, [pc, #28]	@ (8006790 <__assert_func+0x30>)
 8006772:	9100      	str	r1, [sp, #0]
 8006774:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006778:	4906      	ldr	r1, [pc, #24]	@ (8006794 <__assert_func+0x34>)
 800677a:	462b      	mov	r3, r5
 800677c:	f000 f842 	bl	8006804 <fiprintf>
 8006780:	f000 f8d6 	bl	8006930 <abort>
 8006784:	4b04      	ldr	r3, [pc, #16]	@ (8006798 <__assert_func+0x38>)
 8006786:	461c      	mov	r4, r3
 8006788:	e7f3      	b.n	8006772 <__assert_func+0x12>
 800678a:	bf00      	nop
 800678c:	2000001c 	.word	0x2000001c
 8006790:	08008059 	.word	0x08008059
 8006794:	08008066 	.word	0x08008066
 8006798:	08008094 	.word	0x08008094

0800679c <_calloc_r>:
 800679c:	b570      	push	{r4, r5, r6, lr}
 800679e:	fba1 5402 	umull	r5, r4, r1, r2
 80067a2:	b934      	cbnz	r4, 80067b2 <_calloc_r+0x16>
 80067a4:	4629      	mov	r1, r5
 80067a6:	f7ff f943 	bl	8005a30 <_malloc_r>
 80067aa:	4606      	mov	r6, r0
 80067ac:	b928      	cbnz	r0, 80067ba <_calloc_r+0x1e>
 80067ae:	4630      	mov	r0, r6
 80067b0:	bd70      	pop	{r4, r5, r6, pc}
 80067b2:	220c      	movs	r2, #12
 80067b4:	6002      	str	r2, [r0, #0]
 80067b6:	2600      	movs	r6, #0
 80067b8:	e7f9      	b.n	80067ae <_calloc_r+0x12>
 80067ba:	462a      	mov	r2, r5
 80067bc:	4621      	mov	r1, r4
 80067be:	f7fe f97e 	bl	8004abe <memset>
 80067c2:	e7f4      	b.n	80067ae <_calloc_r+0x12>

080067c4 <__ascii_mbtowc>:
 80067c4:	b082      	sub	sp, #8
 80067c6:	b901      	cbnz	r1, 80067ca <__ascii_mbtowc+0x6>
 80067c8:	a901      	add	r1, sp, #4
 80067ca:	b142      	cbz	r2, 80067de <__ascii_mbtowc+0x1a>
 80067cc:	b14b      	cbz	r3, 80067e2 <__ascii_mbtowc+0x1e>
 80067ce:	7813      	ldrb	r3, [r2, #0]
 80067d0:	600b      	str	r3, [r1, #0]
 80067d2:	7812      	ldrb	r2, [r2, #0]
 80067d4:	1e10      	subs	r0, r2, #0
 80067d6:	bf18      	it	ne
 80067d8:	2001      	movne	r0, #1
 80067da:	b002      	add	sp, #8
 80067dc:	4770      	bx	lr
 80067de:	4610      	mov	r0, r2
 80067e0:	e7fb      	b.n	80067da <__ascii_mbtowc+0x16>
 80067e2:	f06f 0001 	mvn.w	r0, #1
 80067e6:	e7f8      	b.n	80067da <__ascii_mbtowc+0x16>

080067e8 <__ascii_wctomb>:
 80067e8:	4603      	mov	r3, r0
 80067ea:	4608      	mov	r0, r1
 80067ec:	b141      	cbz	r1, 8006800 <__ascii_wctomb+0x18>
 80067ee:	2aff      	cmp	r2, #255	@ 0xff
 80067f0:	d904      	bls.n	80067fc <__ascii_wctomb+0x14>
 80067f2:	228a      	movs	r2, #138	@ 0x8a
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	f04f 30ff 	mov.w	r0, #4294967295
 80067fa:	4770      	bx	lr
 80067fc:	700a      	strb	r2, [r1, #0]
 80067fe:	2001      	movs	r0, #1
 8006800:	4770      	bx	lr
	...

08006804 <fiprintf>:
 8006804:	b40e      	push	{r1, r2, r3}
 8006806:	b503      	push	{r0, r1, lr}
 8006808:	4601      	mov	r1, r0
 800680a:	ab03      	add	r3, sp, #12
 800680c:	4805      	ldr	r0, [pc, #20]	@ (8006824 <fiprintf+0x20>)
 800680e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006812:	6800      	ldr	r0, [r0, #0]
 8006814:	9301      	str	r3, [sp, #4]
 8006816:	f7ff fd3b 	bl	8006290 <_vfiprintf_r>
 800681a:	b002      	add	sp, #8
 800681c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006820:	b003      	add	sp, #12
 8006822:	4770      	bx	lr
 8006824:	2000001c 	.word	0x2000001c

08006828 <__swhatbuf_r>:
 8006828:	b570      	push	{r4, r5, r6, lr}
 800682a:	460c      	mov	r4, r1
 800682c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006830:	2900      	cmp	r1, #0
 8006832:	b096      	sub	sp, #88	@ 0x58
 8006834:	4615      	mov	r5, r2
 8006836:	461e      	mov	r6, r3
 8006838:	da0d      	bge.n	8006856 <__swhatbuf_r+0x2e>
 800683a:	89a3      	ldrh	r3, [r4, #12]
 800683c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006840:	f04f 0100 	mov.w	r1, #0
 8006844:	bf14      	ite	ne
 8006846:	2340      	movne	r3, #64	@ 0x40
 8006848:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800684c:	2000      	movs	r0, #0
 800684e:	6031      	str	r1, [r6, #0]
 8006850:	602b      	str	r3, [r5, #0]
 8006852:	b016      	add	sp, #88	@ 0x58
 8006854:	bd70      	pop	{r4, r5, r6, pc}
 8006856:	466a      	mov	r2, sp
 8006858:	f000 f848 	bl	80068ec <_fstat_r>
 800685c:	2800      	cmp	r0, #0
 800685e:	dbec      	blt.n	800683a <__swhatbuf_r+0x12>
 8006860:	9901      	ldr	r1, [sp, #4]
 8006862:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006866:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800686a:	4259      	negs	r1, r3
 800686c:	4159      	adcs	r1, r3
 800686e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006872:	e7eb      	b.n	800684c <__swhatbuf_r+0x24>

08006874 <__smakebuf_r>:
 8006874:	898b      	ldrh	r3, [r1, #12]
 8006876:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006878:	079d      	lsls	r5, r3, #30
 800687a:	4606      	mov	r6, r0
 800687c:	460c      	mov	r4, r1
 800687e:	d507      	bpl.n	8006890 <__smakebuf_r+0x1c>
 8006880:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	6123      	str	r3, [r4, #16]
 8006888:	2301      	movs	r3, #1
 800688a:	6163      	str	r3, [r4, #20]
 800688c:	b003      	add	sp, #12
 800688e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006890:	ab01      	add	r3, sp, #4
 8006892:	466a      	mov	r2, sp
 8006894:	f7ff ffc8 	bl	8006828 <__swhatbuf_r>
 8006898:	9f00      	ldr	r7, [sp, #0]
 800689a:	4605      	mov	r5, r0
 800689c:	4639      	mov	r1, r7
 800689e:	4630      	mov	r0, r6
 80068a0:	f7ff f8c6 	bl	8005a30 <_malloc_r>
 80068a4:	b948      	cbnz	r0, 80068ba <__smakebuf_r+0x46>
 80068a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068aa:	059a      	lsls	r2, r3, #22
 80068ac:	d4ee      	bmi.n	800688c <__smakebuf_r+0x18>
 80068ae:	f023 0303 	bic.w	r3, r3, #3
 80068b2:	f043 0302 	orr.w	r3, r3, #2
 80068b6:	81a3      	strh	r3, [r4, #12]
 80068b8:	e7e2      	b.n	8006880 <__smakebuf_r+0xc>
 80068ba:	89a3      	ldrh	r3, [r4, #12]
 80068bc:	6020      	str	r0, [r4, #0]
 80068be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068c2:	81a3      	strh	r3, [r4, #12]
 80068c4:	9b01      	ldr	r3, [sp, #4]
 80068c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80068ca:	b15b      	cbz	r3, 80068e4 <__smakebuf_r+0x70>
 80068cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068d0:	4630      	mov	r0, r6
 80068d2:	f000 f81d 	bl	8006910 <_isatty_r>
 80068d6:	b128      	cbz	r0, 80068e4 <__smakebuf_r+0x70>
 80068d8:	89a3      	ldrh	r3, [r4, #12]
 80068da:	f023 0303 	bic.w	r3, r3, #3
 80068de:	f043 0301 	orr.w	r3, r3, #1
 80068e2:	81a3      	strh	r3, [r4, #12]
 80068e4:	89a3      	ldrh	r3, [r4, #12]
 80068e6:	431d      	orrs	r5, r3
 80068e8:	81a5      	strh	r5, [r4, #12]
 80068ea:	e7cf      	b.n	800688c <__smakebuf_r+0x18>

080068ec <_fstat_r>:
 80068ec:	b538      	push	{r3, r4, r5, lr}
 80068ee:	4d07      	ldr	r5, [pc, #28]	@ (800690c <_fstat_r+0x20>)
 80068f0:	2300      	movs	r3, #0
 80068f2:	4604      	mov	r4, r0
 80068f4:	4608      	mov	r0, r1
 80068f6:	4611      	mov	r1, r2
 80068f8:	602b      	str	r3, [r5, #0]
 80068fa:	f7fa feb5 	bl	8001668 <_fstat>
 80068fe:	1c43      	adds	r3, r0, #1
 8006900:	d102      	bne.n	8006908 <_fstat_r+0x1c>
 8006902:	682b      	ldr	r3, [r5, #0]
 8006904:	b103      	cbz	r3, 8006908 <_fstat_r+0x1c>
 8006906:	6023      	str	r3, [r4, #0]
 8006908:	bd38      	pop	{r3, r4, r5, pc}
 800690a:	bf00      	nop
 800690c:	20002b5c 	.word	0x20002b5c

08006910 <_isatty_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	4d06      	ldr	r5, [pc, #24]	@ (800692c <_isatty_r+0x1c>)
 8006914:	2300      	movs	r3, #0
 8006916:	4604      	mov	r4, r0
 8006918:	4608      	mov	r0, r1
 800691a:	602b      	str	r3, [r5, #0]
 800691c:	f7fa feaa 	bl	8001674 <_isatty>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	d102      	bne.n	800692a <_isatty_r+0x1a>
 8006924:	682b      	ldr	r3, [r5, #0]
 8006926:	b103      	cbz	r3, 800692a <_isatty_r+0x1a>
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	bd38      	pop	{r3, r4, r5, pc}
 800692c:	20002b5c 	.word	0x20002b5c

08006930 <abort>:
 8006930:	b508      	push	{r3, lr}
 8006932:	2006      	movs	r0, #6
 8006934:	f000 f82c 	bl	8006990 <raise>
 8006938:	2001      	movs	r0, #1
 800693a:	f7fa fe7d 	bl	8001638 <_exit>

0800693e <_raise_r>:
 800693e:	291f      	cmp	r1, #31
 8006940:	b538      	push	{r3, r4, r5, lr}
 8006942:	4605      	mov	r5, r0
 8006944:	460c      	mov	r4, r1
 8006946:	d904      	bls.n	8006952 <_raise_r+0x14>
 8006948:	2316      	movs	r3, #22
 800694a:	6003      	str	r3, [r0, #0]
 800694c:	f04f 30ff 	mov.w	r0, #4294967295
 8006950:	bd38      	pop	{r3, r4, r5, pc}
 8006952:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006954:	b112      	cbz	r2, 800695c <_raise_r+0x1e>
 8006956:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800695a:	b94b      	cbnz	r3, 8006970 <_raise_r+0x32>
 800695c:	4628      	mov	r0, r5
 800695e:	f000 f831 	bl	80069c4 <_getpid_r>
 8006962:	4622      	mov	r2, r4
 8006964:	4601      	mov	r1, r0
 8006966:	4628      	mov	r0, r5
 8006968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800696c:	f000 b818 	b.w	80069a0 <_kill_r>
 8006970:	2b01      	cmp	r3, #1
 8006972:	d00a      	beq.n	800698a <_raise_r+0x4c>
 8006974:	1c59      	adds	r1, r3, #1
 8006976:	d103      	bne.n	8006980 <_raise_r+0x42>
 8006978:	2316      	movs	r3, #22
 800697a:	6003      	str	r3, [r0, #0]
 800697c:	2001      	movs	r0, #1
 800697e:	e7e7      	b.n	8006950 <_raise_r+0x12>
 8006980:	2100      	movs	r1, #0
 8006982:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006986:	4620      	mov	r0, r4
 8006988:	4798      	blx	r3
 800698a:	2000      	movs	r0, #0
 800698c:	e7e0      	b.n	8006950 <_raise_r+0x12>
	...

08006990 <raise>:
 8006990:	4b02      	ldr	r3, [pc, #8]	@ (800699c <raise+0xc>)
 8006992:	4601      	mov	r1, r0
 8006994:	6818      	ldr	r0, [r3, #0]
 8006996:	f7ff bfd2 	b.w	800693e <_raise_r>
 800699a:	bf00      	nop
 800699c:	2000001c 	.word	0x2000001c

080069a0 <_kill_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4d07      	ldr	r5, [pc, #28]	@ (80069c0 <_kill_r+0x20>)
 80069a4:	2300      	movs	r3, #0
 80069a6:	4604      	mov	r4, r0
 80069a8:	4608      	mov	r0, r1
 80069aa:	4611      	mov	r1, r2
 80069ac:	602b      	str	r3, [r5, #0]
 80069ae:	f7fa fe3b 	bl	8001628 <_kill>
 80069b2:	1c43      	adds	r3, r0, #1
 80069b4:	d102      	bne.n	80069bc <_kill_r+0x1c>
 80069b6:	682b      	ldr	r3, [r5, #0]
 80069b8:	b103      	cbz	r3, 80069bc <_kill_r+0x1c>
 80069ba:	6023      	str	r3, [r4, #0]
 80069bc:	bd38      	pop	{r3, r4, r5, pc}
 80069be:	bf00      	nop
 80069c0:	20002b5c 	.word	0x20002b5c

080069c4 <_getpid_r>:
 80069c4:	f7fa be2e 	b.w	8001624 <_getpid>

080069c8 <atan2>:
 80069c8:	f000 b9ba 	b.w	8006d40 <__ieee754_atan2>

080069cc <sqrt>:
 80069cc:	b538      	push	{r3, r4, r5, lr}
 80069ce:	ed2d 8b02 	vpush	{d8}
 80069d2:	ec55 4b10 	vmov	r4, r5, d0
 80069d6:	f000 f8db 	bl	8006b90 <__ieee754_sqrt>
 80069da:	4622      	mov	r2, r4
 80069dc:	462b      	mov	r3, r5
 80069de:	4620      	mov	r0, r4
 80069e0:	4629      	mov	r1, r5
 80069e2:	eeb0 8a40 	vmov.f32	s16, s0
 80069e6:	eef0 8a60 	vmov.f32	s17, s1
 80069ea:	f7fa f8a7 	bl	8000b3c <__aeabi_dcmpun>
 80069ee:	b990      	cbnz	r0, 8006a16 <sqrt+0x4a>
 80069f0:	2200      	movs	r2, #0
 80069f2:	2300      	movs	r3, #0
 80069f4:	4620      	mov	r0, r4
 80069f6:	4629      	mov	r1, r5
 80069f8:	f7fa f878 	bl	8000aec <__aeabi_dcmplt>
 80069fc:	b158      	cbz	r0, 8006a16 <sqrt+0x4a>
 80069fe:	f7fe f90f 	bl	8004c20 <__errno>
 8006a02:	2321      	movs	r3, #33	@ 0x21
 8006a04:	6003      	str	r3, [r0, #0]
 8006a06:	2200      	movs	r2, #0
 8006a08:	2300      	movs	r3, #0
 8006a0a:	4610      	mov	r0, r2
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	f7f9 ff25 	bl	800085c <__aeabi_ddiv>
 8006a12:	ec41 0b18 	vmov	d8, r0, r1
 8006a16:	eeb0 0a48 	vmov.f32	s0, s16
 8006a1a:	eef0 0a68 	vmov.f32	s1, s17
 8006a1e:	ecbd 8b02 	vpop	{d8}
 8006a22:	bd38      	pop	{r3, r4, r5, pc}

08006a24 <cosf>:
 8006a24:	ee10 3a10 	vmov	r3, s0
 8006a28:	b507      	push	{r0, r1, r2, lr}
 8006a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa4 <cosf+0x80>)
 8006a2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d806      	bhi.n	8006a42 <cosf+0x1e>
 8006a34:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8006aa8 <cosf+0x84>
 8006a38:	b003      	add	sp, #12
 8006a3a:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a3e:	f000 bbe7 	b.w	8007210 <__kernel_cosf>
 8006a42:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006a46:	d304      	bcc.n	8006a52 <cosf+0x2e>
 8006a48:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006a4c:	b003      	add	sp, #12
 8006a4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a52:	4668      	mov	r0, sp
 8006a54:	f000 fd5c 	bl	8007510 <__ieee754_rem_pio2f>
 8006a58:	f000 0003 	and.w	r0, r0, #3
 8006a5c:	2801      	cmp	r0, #1
 8006a5e:	d009      	beq.n	8006a74 <cosf+0x50>
 8006a60:	2802      	cmp	r0, #2
 8006a62:	d010      	beq.n	8006a86 <cosf+0x62>
 8006a64:	b9b0      	cbnz	r0, 8006a94 <cosf+0x70>
 8006a66:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a6a:	ed9d 0a00 	vldr	s0, [sp]
 8006a6e:	f000 fbcf 	bl	8007210 <__kernel_cosf>
 8006a72:	e7eb      	b.n	8006a4c <cosf+0x28>
 8006a74:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a78:	ed9d 0a00 	vldr	s0, [sp]
 8006a7c:	f000 fc20 	bl	80072c0 <__kernel_sinf>
 8006a80:	eeb1 0a40 	vneg.f32	s0, s0
 8006a84:	e7e2      	b.n	8006a4c <cosf+0x28>
 8006a86:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a8a:	ed9d 0a00 	vldr	s0, [sp]
 8006a8e:	f000 fbbf 	bl	8007210 <__kernel_cosf>
 8006a92:	e7f5      	b.n	8006a80 <cosf+0x5c>
 8006a94:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a98:	ed9d 0a00 	vldr	s0, [sp]
 8006a9c:	2001      	movs	r0, #1
 8006a9e:	f000 fc0f 	bl	80072c0 <__kernel_sinf>
 8006aa2:	e7d3      	b.n	8006a4c <cosf+0x28>
 8006aa4:	3f490fd8 	.word	0x3f490fd8
 8006aa8:	00000000 	.word	0x00000000

08006aac <sinf>:
 8006aac:	ee10 3a10 	vmov	r3, s0
 8006ab0:	b507      	push	{r0, r1, r2, lr}
 8006ab2:	4a1f      	ldr	r2, [pc, #124]	@ (8006b30 <sinf+0x84>)
 8006ab4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d807      	bhi.n	8006acc <sinf+0x20>
 8006abc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8006b34 <sinf+0x88>
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	b003      	add	sp, #12
 8006ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ac8:	f000 bbfa 	b.w	80072c0 <__kernel_sinf>
 8006acc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006ad0:	d304      	bcc.n	8006adc <sinf+0x30>
 8006ad2:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006ad6:	b003      	add	sp, #12
 8006ad8:	f85d fb04 	ldr.w	pc, [sp], #4
 8006adc:	4668      	mov	r0, sp
 8006ade:	f000 fd17 	bl	8007510 <__ieee754_rem_pio2f>
 8006ae2:	f000 0003 	and.w	r0, r0, #3
 8006ae6:	2801      	cmp	r0, #1
 8006ae8:	d00a      	beq.n	8006b00 <sinf+0x54>
 8006aea:	2802      	cmp	r0, #2
 8006aec:	d00f      	beq.n	8006b0e <sinf+0x62>
 8006aee:	b9c0      	cbnz	r0, 8006b22 <sinf+0x76>
 8006af0:	eddd 0a01 	vldr	s1, [sp, #4]
 8006af4:	ed9d 0a00 	vldr	s0, [sp]
 8006af8:	2001      	movs	r0, #1
 8006afa:	f000 fbe1 	bl	80072c0 <__kernel_sinf>
 8006afe:	e7ea      	b.n	8006ad6 <sinf+0x2a>
 8006b00:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b04:	ed9d 0a00 	vldr	s0, [sp]
 8006b08:	f000 fb82 	bl	8007210 <__kernel_cosf>
 8006b0c:	e7e3      	b.n	8006ad6 <sinf+0x2a>
 8006b0e:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b12:	ed9d 0a00 	vldr	s0, [sp]
 8006b16:	2001      	movs	r0, #1
 8006b18:	f000 fbd2 	bl	80072c0 <__kernel_sinf>
 8006b1c:	eeb1 0a40 	vneg.f32	s0, s0
 8006b20:	e7d9      	b.n	8006ad6 <sinf+0x2a>
 8006b22:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b26:	ed9d 0a00 	vldr	s0, [sp]
 8006b2a:	f000 fb71 	bl	8007210 <__kernel_cosf>
 8006b2e:	e7f5      	b.n	8006b1c <sinf+0x70>
 8006b30:	3f490fd8 	.word	0x3f490fd8
 8006b34:	00000000 	.word	0x00000000

08006b38 <tanf>:
 8006b38:	ee10 3a10 	vmov	r3, s0
 8006b3c:	b507      	push	{r0, r1, r2, lr}
 8006b3e:	4a12      	ldr	r2, [pc, #72]	@ (8006b88 <tanf+0x50>)
 8006b40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d807      	bhi.n	8006b58 <tanf+0x20>
 8006b48:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8006b8c <tanf+0x54>
 8006b4c:	2001      	movs	r0, #1
 8006b4e:	b003      	add	sp, #12
 8006b50:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b54:	f000 bbfc 	b.w	8007350 <__kernel_tanf>
 8006b58:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006b5c:	d304      	bcc.n	8006b68 <tanf+0x30>
 8006b5e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006b62:	b003      	add	sp, #12
 8006b64:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b68:	4668      	mov	r0, sp
 8006b6a:	f000 fcd1 	bl	8007510 <__ieee754_rem_pio2f>
 8006b6e:	0040      	lsls	r0, r0, #1
 8006b70:	f000 0002 	and.w	r0, r0, #2
 8006b74:	eddd 0a01 	vldr	s1, [sp, #4]
 8006b78:	ed9d 0a00 	vldr	s0, [sp]
 8006b7c:	f1c0 0001 	rsb	r0, r0, #1
 8006b80:	f000 fbe6 	bl	8007350 <__kernel_tanf>
 8006b84:	e7ed      	b.n	8006b62 <tanf+0x2a>
 8006b86:	bf00      	nop
 8006b88:	3f490fda 	.word	0x3f490fda
 8006b8c:	00000000 	.word	0x00000000

08006b90 <__ieee754_sqrt>:
 8006b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b94:	4a66      	ldr	r2, [pc, #408]	@ (8006d30 <__ieee754_sqrt+0x1a0>)
 8006b96:	ec55 4b10 	vmov	r4, r5, d0
 8006b9a:	43aa      	bics	r2, r5
 8006b9c:	462b      	mov	r3, r5
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	d110      	bne.n	8006bc4 <__ieee754_sqrt+0x34>
 8006ba2:	4622      	mov	r2, r4
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	f7f9 fd2e 	bl	8000608 <__aeabi_dmul>
 8006bac:	4602      	mov	r2, r0
 8006bae:	460b      	mov	r3, r1
 8006bb0:	4620      	mov	r0, r4
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	f7f9 fb72 	bl	800029c <__adddf3>
 8006bb8:	4604      	mov	r4, r0
 8006bba:	460d      	mov	r5, r1
 8006bbc:	ec45 4b10 	vmov	d0, r4, r5
 8006bc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc4:	2d00      	cmp	r5, #0
 8006bc6:	dc0e      	bgt.n	8006be6 <__ieee754_sqrt+0x56>
 8006bc8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006bcc:	4322      	orrs	r2, r4
 8006bce:	d0f5      	beq.n	8006bbc <__ieee754_sqrt+0x2c>
 8006bd0:	b19d      	cbz	r5, 8006bfa <__ieee754_sqrt+0x6a>
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	f7f9 fb5e 	bl	8000298 <__aeabi_dsub>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	f7f9 fe3c 	bl	800085c <__aeabi_ddiv>
 8006be4:	e7e8      	b.n	8006bb8 <__ieee754_sqrt+0x28>
 8006be6:	152a      	asrs	r2, r5, #20
 8006be8:	d115      	bne.n	8006c16 <__ieee754_sqrt+0x86>
 8006bea:	2000      	movs	r0, #0
 8006bec:	e009      	b.n	8006c02 <__ieee754_sqrt+0x72>
 8006bee:	0acb      	lsrs	r3, r1, #11
 8006bf0:	3a15      	subs	r2, #21
 8006bf2:	0549      	lsls	r1, r1, #21
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d0fa      	beq.n	8006bee <__ieee754_sqrt+0x5e>
 8006bf8:	e7f7      	b.n	8006bea <__ieee754_sqrt+0x5a>
 8006bfa:	462a      	mov	r2, r5
 8006bfc:	e7fa      	b.n	8006bf4 <__ieee754_sqrt+0x64>
 8006bfe:	005b      	lsls	r3, r3, #1
 8006c00:	3001      	adds	r0, #1
 8006c02:	02dc      	lsls	r4, r3, #11
 8006c04:	d5fb      	bpl.n	8006bfe <__ieee754_sqrt+0x6e>
 8006c06:	1e44      	subs	r4, r0, #1
 8006c08:	1b12      	subs	r2, r2, r4
 8006c0a:	f1c0 0420 	rsb	r4, r0, #32
 8006c0e:	fa21 f404 	lsr.w	r4, r1, r4
 8006c12:	4323      	orrs	r3, r4
 8006c14:	4081      	lsls	r1, r0
 8006c16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c1a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8006c1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c22:	07d2      	lsls	r2, r2, #31
 8006c24:	bf5c      	itt	pl
 8006c26:	005b      	lslpl	r3, r3, #1
 8006c28:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006c30:	bf58      	it	pl
 8006c32:	0049      	lslpl	r1, r1, #1
 8006c34:	2600      	movs	r6, #0
 8006c36:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006c3a:	107f      	asrs	r7, r7, #1
 8006c3c:	0049      	lsls	r1, r1, #1
 8006c3e:	2016      	movs	r0, #22
 8006c40:	4632      	mov	r2, r6
 8006c42:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8006c46:	1915      	adds	r5, r2, r4
 8006c48:	429d      	cmp	r5, r3
 8006c4a:	bfde      	ittt	le
 8006c4c:	192a      	addle	r2, r5, r4
 8006c4e:	1b5b      	suble	r3, r3, r5
 8006c50:	1936      	addle	r6, r6, r4
 8006c52:	0fcd      	lsrs	r5, r1, #31
 8006c54:	3801      	subs	r0, #1
 8006c56:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006c5a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006c5e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006c62:	d1f0      	bne.n	8006c46 <__ieee754_sqrt+0xb6>
 8006c64:	4605      	mov	r5, r0
 8006c66:	2420      	movs	r4, #32
 8006c68:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	eb0c 0e00 	add.w	lr, ip, r0
 8006c72:	dc02      	bgt.n	8006c7a <__ieee754_sqrt+0xea>
 8006c74:	d113      	bne.n	8006c9e <__ieee754_sqrt+0x10e>
 8006c76:	458e      	cmp	lr, r1
 8006c78:	d811      	bhi.n	8006c9e <__ieee754_sqrt+0x10e>
 8006c7a:	f1be 0f00 	cmp.w	lr, #0
 8006c7e:	eb0e 000c 	add.w	r0, lr, ip
 8006c82:	da3f      	bge.n	8006d04 <__ieee754_sqrt+0x174>
 8006c84:	2800      	cmp	r0, #0
 8006c86:	db3d      	blt.n	8006d04 <__ieee754_sqrt+0x174>
 8006c88:	f102 0801 	add.w	r8, r2, #1
 8006c8c:	1a9b      	subs	r3, r3, r2
 8006c8e:	458e      	cmp	lr, r1
 8006c90:	bf88      	it	hi
 8006c92:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006c96:	eba1 010e 	sub.w	r1, r1, lr
 8006c9a:	4465      	add	r5, ip
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006ca2:	3c01      	subs	r4, #1
 8006ca4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006ca8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006cac:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006cb0:	d1dc      	bne.n	8006c6c <__ieee754_sqrt+0xdc>
 8006cb2:	4319      	orrs	r1, r3
 8006cb4:	d01b      	beq.n	8006cee <__ieee754_sqrt+0x15e>
 8006cb6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8006d34 <__ieee754_sqrt+0x1a4>
 8006cba:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8006d38 <__ieee754_sqrt+0x1a8>
 8006cbe:	e9da 0100 	ldrd	r0, r1, [sl]
 8006cc2:	e9db 2300 	ldrd	r2, r3, [fp]
 8006cc6:	f7f9 fae7 	bl	8000298 <__aeabi_dsub>
 8006cca:	e9da 8900 	ldrd	r8, r9, [sl]
 8006cce:	4602      	mov	r2, r0
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	4640      	mov	r0, r8
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	f7f9 ff13 	bl	8000b00 <__aeabi_dcmple>
 8006cda:	b140      	cbz	r0, 8006cee <__ieee754_sqrt+0x15e>
 8006cdc:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006ce0:	e9da 0100 	ldrd	r0, r1, [sl]
 8006ce4:	e9db 2300 	ldrd	r2, r3, [fp]
 8006ce8:	d10e      	bne.n	8006d08 <__ieee754_sqrt+0x178>
 8006cea:	3601      	adds	r6, #1
 8006cec:	4625      	mov	r5, r4
 8006cee:	1073      	asrs	r3, r6, #1
 8006cf0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cf4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006cf8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8006cfc:	086b      	lsrs	r3, r5, #1
 8006cfe:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8006d02:	e759      	b.n	8006bb8 <__ieee754_sqrt+0x28>
 8006d04:	4690      	mov	r8, r2
 8006d06:	e7c1      	b.n	8006c8c <__ieee754_sqrt+0xfc>
 8006d08:	f7f9 fac8 	bl	800029c <__adddf3>
 8006d0c:	e9da 8900 	ldrd	r8, r9, [sl]
 8006d10:	4602      	mov	r2, r0
 8006d12:	460b      	mov	r3, r1
 8006d14:	4640      	mov	r0, r8
 8006d16:	4649      	mov	r1, r9
 8006d18:	f7f9 fee8 	bl	8000aec <__aeabi_dcmplt>
 8006d1c:	b120      	cbz	r0, 8006d28 <__ieee754_sqrt+0x198>
 8006d1e:	1cab      	adds	r3, r5, #2
 8006d20:	bf08      	it	eq
 8006d22:	3601      	addeq	r6, #1
 8006d24:	3502      	adds	r5, #2
 8006d26:	e7e2      	b.n	8006cee <__ieee754_sqrt+0x15e>
 8006d28:	1c6b      	adds	r3, r5, #1
 8006d2a:	f023 0501 	bic.w	r5, r3, #1
 8006d2e:	e7de      	b.n	8006cee <__ieee754_sqrt+0x15e>
 8006d30:	7ff00000 	.word	0x7ff00000
 8006d34:	080082a8 	.word	0x080082a8
 8006d38:	080082a0 	.word	0x080082a0
 8006d3c:	00000000 	.word	0x00000000

08006d40 <__ieee754_atan2>:
 8006d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d44:	ec57 6b11 	vmov	r6, r7, d1
 8006d48:	4273      	negs	r3, r6
 8006d4a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8006ec8 <__ieee754_atan2+0x188>
 8006d4e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8006d52:	4333      	orrs	r3, r6
 8006d54:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8006d58:	4543      	cmp	r3, r8
 8006d5a:	ec51 0b10 	vmov	r0, r1, d0
 8006d5e:	4635      	mov	r5, r6
 8006d60:	d809      	bhi.n	8006d76 <__ieee754_atan2+0x36>
 8006d62:	4244      	negs	r4, r0
 8006d64:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006d68:	4304      	orrs	r4, r0
 8006d6a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8006d6e:	4544      	cmp	r4, r8
 8006d70:	468e      	mov	lr, r1
 8006d72:	4681      	mov	r9, r0
 8006d74:	d907      	bls.n	8006d86 <__ieee754_atan2+0x46>
 8006d76:	4632      	mov	r2, r6
 8006d78:	463b      	mov	r3, r7
 8006d7a:	f7f9 fa8f 	bl	800029c <__adddf3>
 8006d7e:	ec41 0b10 	vmov	d0, r0, r1
 8006d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d86:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8006d8a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8006d8e:	4334      	orrs	r4, r6
 8006d90:	d103      	bne.n	8006d9a <__ieee754_atan2+0x5a>
 8006d92:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d96:	f000 b89b 	b.w	8006ed0 <atan>
 8006d9a:	17bc      	asrs	r4, r7, #30
 8006d9c:	f004 0402 	and.w	r4, r4, #2
 8006da0:	ea53 0909 	orrs.w	r9, r3, r9
 8006da4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8006da8:	d107      	bne.n	8006dba <__ieee754_atan2+0x7a>
 8006daa:	2c02      	cmp	r4, #2
 8006dac:	d05f      	beq.n	8006e6e <__ieee754_atan2+0x12e>
 8006dae:	2c03      	cmp	r4, #3
 8006db0:	d1e5      	bne.n	8006d7e <__ieee754_atan2+0x3e>
 8006db2:	a143      	add	r1, pc, #268	@ (adr r1, 8006ec0 <__ieee754_atan2+0x180>)
 8006db4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006db8:	e7e1      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006dba:	4315      	orrs	r5, r2
 8006dbc:	d106      	bne.n	8006dcc <__ieee754_atan2+0x8c>
 8006dbe:	f1be 0f00 	cmp.w	lr, #0
 8006dc2:	db5f      	blt.n	8006e84 <__ieee754_atan2+0x144>
 8006dc4:	a136      	add	r1, pc, #216	@ (adr r1, 8006ea0 <__ieee754_atan2+0x160>)
 8006dc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dca:	e7d8      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006dcc:	4542      	cmp	r2, r8
 8006dce:	d10f      	bne.n	8006df0 <__ieee754_atan2+0xb0>
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	f104 34ff 	add.w	r4, r4, #4294967295
 8006dd6:	d107      	bne.n	8006de8 <__ieee754_atan2+0xa8>
 8006dd8:	2c02      	cmp	r4, #2
 8006dda:	d84c      	bhi.n	8006e76 <__ieee754_atan2+0x136>
 8006ddc:	4b36      	ldr	r3, [pc, #216]	@ (8006eb8 <__ieee754_atan2+0x178>)
 8006dde:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006de2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006de6:	e7ca      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006de8:	2c02      	cmp	r4, #2
 8006dea:	d848      	bhi.n	8006e7e <__ieee754_atan2+0x13e>
 8006dec:	4b33      	ldr	r3, [pc, #204]	@ (8006ebc <__ieee754_atan2+0x17c>)
 8006dee:	e7f6      	b.n	8006dde <__ieee754_atan2+0x9e>
 8006df0:	4543      	cmp	r3, r8
 8006df2:	d0e4      	beq.n	8006dbe <__ieee754_atan2+0x7e>
 8006df4:	1a9b      	subs	r3, r3, r2
 8006df6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8006dfa:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006dfe:	da1e      	bge.n	8006e3e <__ieee754_atan2+0xfe>
 8006e00:	2f00      	cmp	r7, #0
 8006e02:	da01      	bge.n	8006e08 <__ieee754_atan2+0xc8>
 8006e04:	323c      	adds	r2, #60	@ 0x3c
 8006e06:	db1e      	blt.n	8006e46 <__ieee754_atan2+0x106>
 8006e08:	4632      	mov	r2, r6
 8006e0a:	463b      	mov	r3, r7
 8006e0c:	f7f9 fd26 	bl	800085c <__aeabi_ddiv>
 8006e10:	ec41 0b10 	vmov	d0, r0, r1
 8006e14:	f000 f9f4 	bl	8007200 <fabs>
 8006e18:	f000 f85a 	bl	8006ed0 <atan>
 8006e1c:	ec51 0b10 	vmov	r0, r1, d0
 8006e20:	2c01      	cmp	r4, #1
 8006e22:	d013      	beq.n	8006e4c <__ieee754_atan2+0x10c>
 8006e24:	2c02      	cmp	r4, #2
 8006e26:	d015      	beq.n	8006e54 <__ieee754_atan2+0x114>
 8006e28:	2c00      	cmp	r4, #0
 8006e2a:	d0a8      	beq.n	8006d7e <__ieee754_atan2+0x3e>
 8006e2c:	a318      	add	r3, pc, #96	@ (adr r3, 8006e90 <__ieee754_atan2+0x150>)
 8006e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e32:	f7f9 fa31 	bl	8000298 <__aeabi_dsub>
 8006e36:	a318      	add	r3, pc, #96	@ (adr r3, 8006e98 <__ieee754_atan2+0x158>)
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	e014      	b.n	8006e68 <__ieee754_atan2+0x128>
 8006e3e:	a118      	add	r1, pc, #96	@ (adr r1, 8006ea0 <__ieee754_atan2+0x160>)
 8006e40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e44:	e7ec      	b.n	8006e20 <__ieee754_atan2+0xe0>
 8006e46:	2000      	movs	r0, #0
 8006e48:	2100      	movs	r1, #0
 8006e4a:	e7e9      	b.n	8006e20 <__ieee754_atan2+0xe0>
 8006e4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006e50:	4619      	mov	r1, r3
 8006e52:	e794      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006e54:	a30e      	add	r3, pc, #56	@ (adr r3, 8006e90 <__ieee754_atan2+0x150>)
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	f7f9 fa1d 	bl	8000298 <__aeabi_dsub>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	a10d      	add	r1, pc, #52	@ (adr r1, 8006e98 <__ieee754_atan2+0x158>)
 8006e64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e68:	f7f9 fa16 	bl	8000298 <__aeabi_dsub>
 8006e6c:	e787      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006e6e:	a10a      	add	r1, pc, #40	@ (adr r1, 8006e98 <__ieee754_atan2+0x158>)
 8006e70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e74:	e783      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006e76:	a10c      	add	r1, pc, #48	@ (adr r1, 8006ea8 <__ieee754_atan2+0x168>)
 8006e78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e7c:	e77f      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006e7e:	2000      	movs	r0, #0
 8006e80:	2100      	movs	r1, #0
 8006e82:	e77c      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006e84:	a10a      	add	r1, pc, #40	@ (adr r1, 8006eb0 <__ieee754_atan2+0x170>)
 8006e86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e8a:	e778      	b.n	8006d7e <__ieee754_atan2+0x3e>
 8006e8c:	f3af 8000 	nop.w
 8006e90:	33145c07 	.word	0x33145c07
 8006e94:	3ca1a626 	.word	0x3ca1a626
 8006e98:	54442d18 	.word	0x54442d18
 8006e9c:	400921fb 	.word	0x400921fb
 8006ea0:	54442d18 	.word	0x54442d18
 8006ea4:	3ff921fb 	.word	0x3ff921fb
 8006ea8:	54442d18 	.word	0x54442d18
 8006eac:	3fe921fb 	.word	0x3fe921fb
 8006eb0:	54442d18 	.word	0x54442d18
 8006eb4:	bff921fb 	.word	0xbff921fb
 8006eb8:	080082c8 	.word	0x080082c8
 8006ebc:	080082b0 	.word	0x080082b0
 8006ec0:	54442d18 	.word	0x54442d18
 8006ec4:	c00921fb 	.word	0xc00921fb
 8006ec8:	7ff00000 	.word	0x7ff00000
 8006ecc:	00000000 	.word	0x00000000

08006ed0 <atan>:
 8006ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	ec55 4b10 	vmov	r4, r5, d0
 8006ed8:	4bbf      	ldr	r3, [pc, #764]	@ (80071d8 <atan+0x308>)
 8006eda:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006ede:	429e      	cmp	r6, r3
 8006ee0:	46ab      	mov	fp, r5
 8006ee2:	d918      	bls.n	8006f16 <atan+0x46>
 8006ee4:	4bbd      	ldr	r3, [pc, #756]	@ (80071dc <atan+0x30c>)
 8006ee6:	429e      	cmp	r6, r3
 8006ee8:	d801      	bhi.n	8006eee <atan+0x1e>
 8006eea:	d109      	bne.n	8006f00 <atan+0x30>
 8006eec:	b144      	cbz	r4, 8006f00 <atan+0x30>
 8006eee:	4622      	mov	r2, r4
 8006ef0:	462b      	mov	r3, r5
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	4629      	mov	r1, r5
 8006ef6:	f7f9 f9d1 	bl	800029c <__adddf3>
 8006efa:	4604      	mov	r4, r0
 8006efc:	460d      	mov	r5, r1
 8006efe:	e006      	b.n	8006f0e <atan+0x3e>
 8006f00:	f1bb 0f00 	cmp.w	fp, #0
 8006f04:	f340 812b 	ble.w	800715e <atan+0x28e>
 8006f08:	a597      	add	r5, pc, #604	@ (adr r5, 8007168 <atan+0x298>)
 8006f0a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006f0e:	ec45 4b10 	vmov	d0, r4, r5
 8006f12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f16:	4bb2      	ldr	r3, [pc, #712]	@ (80071e0 <atan+0x310>)
 8006f18:	429e      	cmp	r6, r3
 8006f1a:	d813      	bhi.n	8006f44 <atan+0x74>
 8006f1c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006f20:	429e      	cmp	r6, r3
 8006f22:	d80c      	bhi.n	8006f3e <atan+0x6e>
 8006f24:	a392      	add	r3, pc, #584	@ (adr r3, 8007170 <atan+0x2a0>)
 8006f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	f7f9 f9b5 	bl	800029c <__adddf3>
 8006f32:	4bac      	ldr	r3, [pc, #688]	@ (80071e4 <atan+0x314>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	f7f9 fdf7 	bl	8000b28 <__aeabi_dcmpgt>
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d1e7      	bne.n	8006f0e <atan+0x3e>
 8006f3e:	f04f 3aff 	mov.w	sl, #4294967295
 8006f42:	e029      	b.n	8006f98 <atan+0xc8>
 8006f44:	f000 f95c 	bl	8007200 <fabs>
 8006f48:	4ba7      	ldr	r3, [pc, #668]	@ (80071e8 <atan+0x318>)
 8006f4a:	429e      	cmp	r6, r3
 8006f4c:	ec55 4b10 	vmov	r4, r5, d0
 8006f50:	f200 80bc 	bhi.w	80070cc <atan+0x1fc>
 8006f54:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006f58:	429e      	cmp	r6, r3
 8006f5a:	f200 809e 	bhi.w	800709a <atan+0x1ca>
 8006f5e:	4622      	mov	r2, r4
 8006f60:	462b      	mov	r3, r5
 8006f62:	4620      	mov	r0, r4
 8006f64:	4629      	mov	r1, r5
 8006f66:	f7f9 f999 	bl	800029c <__adddf3>
 8006f6a:	4b9e      	ldr	r3, [pc, #632]	@ (80071e4 <atan+0x314>)
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f7f9 f993 	bl	8000298 <__aeabi_dsub>
 8006f72:	2200      	movs	r2, #0
 8006f74:	4606      	mov	r6, r0
 8006f76:	460f      	mov	r7, r1
 8006f78:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	4629      	mov	r1, r5
 8006f80:	f7f9 f98c 	bl	800029c <__adddf3>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4630      	mov	r0, r6
 8006f8a:	4639      	mov	r1, r7
 8006f8c:	f7f9 fc66 	bl	800085c <__aeabi_ddiv>
 8006f90:	f04f 0a00 	mov.w	sl, #0
 8006f94:	4604      	mov	r4, r0
 8006f96:	460d      	mov	r5, r1
 8006f98:	4622      	mov	r2, r4
 8006f9a:	462b      	mov	r3, r5
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	f7f9 fb32 	bl	8000608 <__aeabi_dmul>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	4680      	mov	r8, r0
 8006faa:	4689      	mov	r9, r1
 8006fac:	f7f9 fb2c 	bl	8000608 <__aeabi_dmul>
 8006fb0:	a371      	add	r3, pc, #452	@ (adr r3, 8007178 <atan+0x2a8>)
 8006fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb6:	4606      	mov	r6, r0
 8006fb8:	460f      	mov	r7, r1
 8006fba:	f7f9 fb25 	bl	8000608 <__aeabi_dmul>
 8006fbe:	a370      	add	r3, pc, #448	@ (adr r3, 8007180 <atan+0x2b0>)
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	f7f9 f96a 	bl	800029c <__adddf3>
 8006fc8:	4632      	mov	r2, r6
 8006fca:	463b      	mov	r3, r7
 8006fcc:	f7f9 fb1c 	bl	8000608 <__aeabi_dmul>
 8006fd0:	a36d      	add	r3, pc, #436	@ (adr r3, 8007188 <atan+0x2b8>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	f7f9 f961 	bl	800029c <__adddf3>
 8006fda:	4632      	mov	r2, r6
 8006fdc:	463b      	mov	r3, r7
 8006fde:	f7f9 fb13 	bl	8000608 <__aeabi_dmul>
 8006fe2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007190 <atan+0x2c0>)
 8006fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe8:	f7f9 f958 	bl	800029c <__adddf3>
 8006fec:	4632      	mov	r2, r6
 8006fee:	463b      	mov	r3, r7
 8006ff0:	f7f9 fb0a 	bl	8000608 <__aeabi_dmul>
 8006ff4:	a368      	add	r3, pc, #416	@ (adr r3, 8007198 <atan+0x2c8>)
 8006ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffa:	f7f9 f94f 	bl	800029c <__adddf3>
 8006ffe:	4632      	mov	r2, r6
 8007000:	463b      	mov	r3, r7
 8007002:	f7f9 fb01 	bl	8000608 <__aeabi_dmul>
 8007006:	a366      	add	r3, pc, #408	@ (adr r3, 80071a0 <atan+0x2d0>)
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f7f9 f946 	bl	800029c <__adddf3>
 8007010:	4642      	mov	r2, r8
 8007012:	464b      	mov	r3, r9
 8007014:	f7f9 faf8 	bl	8000608 <__aeabi_dmul>
 8007018:	a363      	add	r3, pc, #396	@ (adr r3, 80071a8 <atan+0x2d8>)
 800701a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701e:	4680      	mov	r8, r0
 8007020:	4689      	mov	r9, r1
 8007022:	4630      	mov	r0, r6
 8007024:	4639      	mov	r1, r7
 8007026:	f7f9 faef 	bl	8000608 <__aeabi_dmul>
 800702a:	a361      	add	r3, pc, #388	@ (adr r3, 80071b0 <atan+0x2e0>)
 800702c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007030:	f7f9 f932 	bl	8000298 <__aeabi_dsub>
 8007034:	4632      	mov	r2, r6
 8007036:	463b      	mov	r3, r7
 8007038:	f7f9 fae6 	bl	8000608 <__aeabi_dmul>
 800703c:	a35e      	add	r3, pc, #376	@ (adr r3, 80071b8 <atan+0x2e8>)
 800703e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007042:	f7f9 f929 	bl	8000298 <__aeabi_dsub>
 8007046:	4632      	mov	r2, r6
 8007048:	463b      	mov	r3, r7
 800704a:	f7f9 fadd 	bl	8000608 <__aeabi_dmul>
 800704e:	a35c      	add	r3, pc, #368	@ (adr r3, 80071c0 <atan+0x2f0>)
 8007050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007054:	f7f9 f920 	bl	8000298 <__aeabi_dsub>
 8007058:	4632      	mov	r2, r6
 800705a:	463b      	mov	r3, r7
 800705c:	f7f9 fad4 	bl	8000608 <__aeabi_dmul>
 8007060:	a359      	add	r3, pc, #356	@ (adr r3, 80071c8 <atan+0x2f8>)
 8007062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007066:	f7f9 f917 	bl	8000298 <__aeabi_dsub>
 800706a:	4632      	mov	r2, r6
 800706c:	463b      	mov	r3, r7
 800706e:	f7f9 facb 	bl	8000608 <__aeabi_dmul>
 8007072:	4602      	mov	r2, r0
 8007074:	460b      	mov	r3, r1
 8007076:	4640      	mov	r0, r8
 8007078:	4649      	mov	r1, r9
 800707a:	f7f9 f90f 	bl	800029c <__adddf3>
 800707e:	4622      	mov	r2, r4
 8007080:	462b      	mov	r3, r5
 8007082:	f7f9 fac1 	bl	8000608 <__aeabi_dmul>
 8007086:	f1ba 3fff 	cmp.w	sl, #4294967295
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	d148      	bne.n	8007122 <atan+0x252>
 8007090:	4620      	mov	r0, r4
 8007092:	4629      	mov	r1, r5
 8007094:	f7f9 f900 	bl	8000298 <__aeabi_dsub>
 8007098:	e72f      	b.n	8006efa <atan+0x2a>
 800709a:	4b52      	ldr	r3, [pc, #328]	@ (80071e4 <atan+0x314>)
 800709c:	2200      	movs	r2, #0
 800709e:	4620      	mov	r0, r4
 80070a0:	4629      	mov	r1, r5
 80070a2:	f7f9 f8f9 	bl	8000298 <__aeabi_dsub>
 80070a6:	4b4f      	ldr	r3, [pc, #316]	@ (80071e4 <atan+0x314>)
 80070a8:	4606      	mov	r6, r0
 80070aa:	460f      	mov	r7, r1
 80070ac:	2200      	movs	r2, #0
 80070ae:	4620      	mov	r0, r4
 80070b0:	4629      	mov	r1, r5
 80070b2:	f7f9 f8f3 	bl	800029c <__adddf3>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	4630      	mov	r0, r6
 80070bc:	4639      	mov	r1, r7
 80070be:	f7f9 fbcd 	bl	800085c <__aeabi_ddiv>
 80070c2:	f04f 0a01 	mov.w	sl, #1
 80070c6:	4604      	mov	r4, r0
 80070c8:	460d      	mov	r5, r1
 80070ca:	e765      	b.n	8006f98 <atan+0xc8>
 80070cc:	4b47      	ldr	r3, [pc, #284]	@ (80071ec <atan+0x31c>)
 80070ce:	429e      	cmp	r6, r3
 80070d0:	d21c      	bcs.n	800710c <atan+0x23c>
 80070d2:	4b47      	ldr	r3, [pc, #284]	@ (80071f0 <atan+0x320>)
 80070d4:	2200      	movs	r2, #0
 80070d6:	4620      	mov	r0, r4
 80070d8:	4629      	mov	r1, r5
 80070da:	f7f9 f8dd 	bl	8000298 <__aeabi_dsub>
 80070de:	4b44      	ldr	r3, [pc, #272]	@ (80071f0 <atan+0x320>)
 80070e0:	4606      	mov	r6, r0
 80070e2:	460f      	mov	r7, r1
 80070e4:	2200      	movs	r2, #0
 80070e6:	4620      	mov	r0, r4
 80070e8:	4629      	mov	r1, r5
 80070ea:	f7f9 fa8d 	bl	8000608 <__aeabi_dmul>
 80070ee:	4b3d      	ldr	r3, [pc, #244]	@ (80071e4 <atan+0x314>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	f7f9 f8d3 	bl	800029c <__adddf3>
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	4630      	mov	r0, r6
 80070fc:	4639      	mov	r1, r7
 80070fe:	f7f9 fbad 	bl	800085c <__aeabi_ddiv>
 8007102:	f04f 0a02 	mov.w	sl, #2
 8007106:	4604      	mov	r4, r0
 8007108:	460d      	mov	r5, r1
 800710a:	e745      	b.n	8006f98 <atan+0xc8>
 800710c:	4622      	mov	r2, r4
 800710e:	462b      	mov	r3, r5
 8007110:	4938      	ldr	r1, [pc, #224]	@ (80071f4 <atan+0x324>)
 8007112:	2000      	movs	r0, #0
 8007114:	f7f9 fba2 	bl	800085c <__aeabi_ddiv>
 8007118:	f04f 0a03 	mov.w	sl, #3
 800711c:	4604      	mov	r4, r0
 800711e:	460d      	mov	r5, r1
 8007120:	e73a      	b.n	8006f98 <atan+0xc8>
 8007122:	4b35      	ldr	r3, [pc, #212]	@ (80071f8 <atan+0x328>)
 8007124:	4e35      	ldr	r6, [pc, #212]	@ (80071fc <atan+0x32c>)
 8007126:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	f7f9 f8b3 	bl	8000298 <__aeabi_dsub>
 8007132:	4622      	mov	r2, r4
 8007134:	462b      	mov	r3, r5
 8007136:	f7f9 f8af 	bl	8000298 <__aeabi_dsub>
 800713a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800713e:	4602      	mov	r2, r0
 8007140:	460b      	mov	r3, r1
 8007142:	e9d6 0100 	ldrd	r0, r1, [r6]
 8007146:	f7f9 f8a7 	bl	8000298 <__aeabi_dsub>
 800714a:	f1bb 0f00 	cmp.w	fp, #0
 800714e:	4604      	mov	r4, r0
 8007150:	460d      	mov	r5, r1
 8007152:	f6bf aedc 	bge.w	8006f0e <atan+0x3e>
 8007156:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800715a:	461d      	mov	r5, r3
 800715c:	e6d7      	b.n	8006f0e <atan+0x3e>
 800715e:	a51c      	add	r5, pc, #112	@ (adr r5, 80071d0 <atan+0x300>)
 8007160:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007164:	e6d3      	b.n	8006f0e <atan+0x3e>
 8007166:	bf00      	nop
 8007168:	54442d18 	.word	0x54442d18
 800716c:	3ff921fb 	.word	0x3ff921fb
 8007170:	8800759c 	.word	0x8800759c
 8007174:	7e37e43c 	.word	0x7e37e43c
 8007178:	e322da11 	.word	0xe322da11
 800717c:	3f90ad3a 	.word	0x3f90ad3a
 8007180:	24760deb 	.word	0x24760deb
 8007184:	3fa97b4b 	.word	0x3fa97b4b
 8007188:	a0d03d51 	.word	0xa0d03d51
 800718c:	3fb10d66 	.word	0x3fb10d66
 8007190:	c54c206e 	.word	0xc54c206e
 8007194:	3fb745cd 	.word	0x3fb745cd
 8007198:	920083ff 	.word	0x920083ff
 800719c:	3fc24924 	.word	0x3fc24924
 80071a0:	5555550d 	.word	0x5555550d
 80071a4:	3fd55555 	.word	0x3fd55555
 80071a8:	2c6a6c2f 	.word	0x2c6a6c2f
 80071ac:	bfa2b444 	.word	0xbfa2b444
 80071b0:	52defd9a 	.word	0x52defd9a
 80071b4:	3fadde2d 	.word	0x3fadde2d
 80071b8:	af749a6d 	.word	0xaf749a6d
 80071bc:	3fb3b0f2 	.word	0x3fb3b0f2
 80071c0:	fe231671 	.word	0xfe231671
 80071c4:	3fbc71c6 	.word	0x3fbc71c6
 80071c8:	9998ebc4 	.word	0x9998ebc4
 80071cc:	3fc99999 	.word	0x3fc99999
 80071d0:	54442d18 	.word	0x54442d18
 80071d4:	bff921fb 	.word	0xbff921fb
 80071d8:	440fffff 	.word	0x440fffff
 80071dc:	7ff00000 	.word	0x7ff00000
 80071e0:	3fdbffff 	.word	0x3fdbffff
 80071e4:	3ff00000 	.word	0x3ff00000
 80071e8:	3ff2ffff 	.word	0x3ff2ffff
 80071ec:	40038000 	.word	0x40038000
 80071f0:	3ff80000 	.word	0x3ff80000
 80071f4:	bff00000 	.word	0xbff00000
 80071f8:	080082e0 	.word	0x080082e0
 80071fc:	08008300 	.word	0x08008300

08007200 <fabs>:
 8007200:	ec51 0b10 	vmov	r0, r1, d0
 8007204:	4602      	mov	r2, r0
 8007206:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800720a:	ec43 2b10 	vmov	d0, r2, r3
 800720e:	4770      	bx	lr

08007210 <__kernel_cosf>:
 8007210:	ee10 3a10 	vmov	r3, s0
 8007214:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007218:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800721c:	eef0 6a40 	vmov.f32	s13, s0
 8007220:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007224:	d204      	bcs.n	8007230 <__kernel_cosf+0x20>
 8007226:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800722a:	ee17 2a90 	vmov	r2, s15
 800722e:	b342      	cbz	r2, 8007282 <__kernel_cosf+0x72>
 8007230:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8007234:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80072a0 <__kernel_cosf+0x90>
 8007238:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80072a4 <__kernel_cosf+0x94>
 800723c:	4a1a      	ldr	r2, [pc, #104]	@ (80072a8 <__kernel_cosf+0x98>)
 800723e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007242:	4293      	cmp	r3, r2
 8007244:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80072ac <__kernel_cosf+0x9c>
 8007248:	eee6 7a07 	vfma.f32	s15, s12, s14
 800724c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80072b0 <__kernel_cosf+0xa0>
 8007250:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007254:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80072b4 <__kernel_cosf+0xa4>
 8007258:	eee6 7a07 	vfma.f32	s15, s12, s14
 800725c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80072b8 <__kernel_cosf+0xa8>
 8007260:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007264:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8007268:	ee26 6a07 	vmul.f32	s12, s12, s14
 800726c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007270:	eee7 0a06 	vfma.f32	s1, s14, s12
 8007274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007278:	d804      	bhi.n	8007284 <__kernel_cosf+0x74>
 800727a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800727e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007282:	4770      	bx	lr
 8007284:	4a0d      	ldr	r2, [pc, #52]	@ (80072bc <__kernel_cosf+0xac>)
 8007286:	4293      	cmp	r3, r2
 8007288:	bf9a      	itte	ls
 800728a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800728e:	ee07 3a10 	vmovls	s14, r3
 8007292:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8007296:	ee30 0a47 	vsub.f32	s0, s0, s14
 800729a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800729e:	e7ec      	b.n	800727a <__kernel_cosf+0x6a>
 80072a0:	ad47d74e 	.word	0xad47d74e
 80072a4:	310f74f6 	.word	0x310f74f6
 80072a8:	3e999999 	.word	0x3e999999
 80072ac:	b493f27c 	.word	0xb493f27c
 80072b0:	37d00d01 	.word	0x37d00d01
 80072b4:	bab60b61 	.word	0xbab60b61
 80072b8:	3d2aaaab 	.word	0x3d2aaaab
 80072bc:	3f480000 	.word	0x3f480000

080072c0 <__kernel_sinf>:
 80072c0:	ee10 3a10 	vmov	r3, s0
 80072c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072c8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80072cc:	d204      	bcs.n	80072d8 <__kernel_sinf+0x18>
 80072ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80072d2:	ee17 3a90 	vmov	r3, s15
 80072d6:	b35b      	cbz	r3, 8007330 <__kernel_sinf+0x70>
 80072d8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80072dc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8007334 <__kernel_sinf+0x74>
 80072e0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8007338 <__kernel_sinf+0x78>
 80072e4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80072e8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800733c <__kernel_sinf+0x7c>
 80072ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 80072f0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8007340 <__kernel_sinf+0x80>
 80072f4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80072f8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8007344 <__kernel_sinf+0x84>
 80072fc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007300:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007304:	b930      	cbnz	r0, 8007314 <__kernel_sinf+0x54>
 8007306:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8007348 <__kernel_sinf+0x88>
 800730a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800730e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007312:	4770      	bx	lr
 8007314:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007318:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800731c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007320:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007324:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800734c <__kernel_sinf+0x8c>
 8007328:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800732c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	2f2ec9d3 	.word	0x2f2ec9d3
 8007338:	b2d72f34 	.word	0xb2d72f34
 800733c:	3638ef1b 	.word	0x3638ef1b
 8007340:	b9500d01 	.word	0xb9500d01
 8007344:	3c088889 	.word	0x3c088889
 8007348:	be2aaaab 	.word	0xbe2aaaab
 800734c:	3e2aaaab 	.word	0x3e2aaaab

08007350 <__kernel_tanf>:
 8007350:	b508      	push	{r3, lr}
 8007352:	ee10 3a10 	vmov	r3, s0
 8007356:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800735a:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 800735e:	eef0 7a40 	vmov.f32	s15, s0
 8007362:	d217      	bcs.n	8007394 <__kernel_tanf+0x44>
 8007364:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8007368:	ee17 1a10 	vmov	r1, s14
 800736c:	bb41      	cbnz	r1, 80073c0 <__kernel_tanf+0x70>
 800736e:	1c43      	adds	r3, r0, #1
 8007370:	4313      	orrs	r3, r2
 8007372:	d108      	bne.n	8007386 <__kernel_tanf+0x36>
 8007374:	f000 f9fc 	bl	8007770 <fabsf>
 8007378:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800737c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007380:	eeb0 0a67 	vmov.f32	s0, s15
 8007384:	bd08      	pop	{r3, pc}
 8007386:	2801      	cmp	r0, #1
 8007388:	d0fa      	beq.n	8007380 <__kernel_tanf+0x30>
 800738a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800738e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007392:	e7f5      	b.n	8007380 <__kernel_tanf+0x30>
 8007394:	494c      	ldr	r1, [pc, #304]	@ (80074c8 <__kernel_tanf+0x178>)
 8007396:	428a      	cmp	r2, r1
 8007398:	d312      	bcc.n	80073c0 <__kernel_tanf+0x70>
 800739a:	2b00      	cmp	r3, #0
 800739c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80074cc <__kernel_tanf+0x17c>
 80073a0:	bfb8      	it	lt
 80073a2:	eef1 7a40 	vneglt.f32	s15, s0
 80073a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80073aa:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80074d0 <__kernel_tanf+0x180>
 80073ae:	bfb8      	it	lt
 80073b0:	eef1 0a60 	vneglt.f32	s1, s1
 80073b4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80073b8:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80074d4 <__kernel_tanf+0x184>
 80073bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80073c0:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80073c4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80074d8 <__kernel_tanf+0x188>
 80073c8:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 80074dc <__kernel_tanf+0x18c>
 80073cc:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 80074e0 <__kernel_tanf+0x190>
 80073d0:	493d      	ldr	r1, [pc, #244]	@ (80074c8 <__kernel_tanf+0x178>)
 80073d2:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80073d6:	428a      	cmp	r2, r1
 80073d8:	eea7 6a25 	vfma.f32	s12, s14, s11
 80073dc:	eddf 5a41 	vldr	s11, [pc, #260]	@ 80074e4 <__kernel_tanf+0x194>
 80073e0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80073e4:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80074e8 <__kernel_tanf+0x198>
 80073e8:	eea5 6a87 	vfma.f32	s12, s11, s14
 80073ec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80074ec <__kernel_tanf+0x19c>
 80073f0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80073f4:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80074f0 <__kernel_tanf+0x1a0>
 80073f8:	eea5 6a87 	vfma.f32	s12, s11, s14
 80073fc:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80074f4 <__kernel_tanf+0x1a4>
 8007400:	eee7 5a05 	vfma.f32	s11, s14, s10
 8007404:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80074f8 <__kernel_tanf+0x1a8>
 8007408:	eea5 5a87 	vfma.f32	s10, s11, s14
 800740c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80074fc <__kernel_tanf+0x1ac>
 8007410:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007414:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8007500 <__kernel_tanf+0x1b0>
 8007418:	eea5 5a87 	vfma.f32	s10, s11, s14
 800741c:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8007504 <__kernel_tanf+0x1b4>
 8007420:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007424:	eeb0 7a46 	vmov.f32	s14, s12
 8007428:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800742c:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8007430:	eeb0 6a60 	vmov.f32	s12, s1
 8007434:	eea7 6a05 	vfma.f32	s12, s14, s10
 8007438:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8007508 <__kernel_tanf+0x1b8>
 800743c:	eee6 0a26 	vfma.f32	s1, s12, s13
 8007440:	eee5 0a07 	vfma.f32	s1, s10, s14
 8007444:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8007448:	d31d      	bcc.n	8007486 <__kernel_tanf+0x136>
 800744a:	ee07 0a10 	vmov	s14, r0
 800744e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007452:	ee26 5a06 	vmul.f32	s10, s12, s12
 8007456:	ee36 6a07 	vadd.f32	s12, s12, s14
 800745a:	179b      	asrs	r3, r3, #30
 800745c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	f1c3 0301 	rsb	r3, r3, #1
 8007468:	ee06 3a90 	vmov	s13, r3
 800746c:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8007470:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007474:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007478:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800747c:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8007480:	ee66 7a87 	vmul.f32	s15, s13, s14
 8007484:	e77c      	b.n	8007380 <__kernel_tanf+0x30>
 8007486:	2801      	cmp	r0, #1
 8007488:	d01b      	beq.n	80074c2 <__kernel_tanf+0x172>
 800748a:	4b20      	ldr	r3, [pc, #128]	@ (800750c <__kernel_tanf+0x1bc>)
 800748c:	ee16 2a10 	vmov	r2, s12
 8007490:	401a      	ands	r2, r3
 8007492:	ee05 2a90 	vmov	s11, r2
 8007496:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800749a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800749e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80074a2:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80074a6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80074aa:	ee16 2a90 	vmov	r2, s13
 80074ae:	4013      	ands	r3, r2
 80074b0:	ee07 3a90 	vmov	s15, r3
 80074b4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80074b8:	eea0 7aa7 	vfma.f32	s14, s1, s15
 80074bc:	eee7 7a26 	vfma.f32	s15, s14, s13
 80074c0:	e75e      	b.n	8007380 <__kernel_tanf+0x30>
 80074c2:	eef0 7a46 	vmov.f32	s15, s12
 80074c6:	e75b      	b.n	8007380 <__kernel_tanf+0x30>
 80074c8:	3f2ca140 	.word	0x3f2ca140
 80074cc:	3f490fda 	.word	0x3f490fda
 80074d0:	33222168 	.word	0x33222168
 80074d4:	00000000 	.word	0x00000000
 80074d8:	b79bae5f 	.word	0xb79bae5f
 80074dc:	38a3f445 	.word	0x38a3f445
 80074e0:	37d95384 	.word	0x37d95384
 80074e4:	3a1a26c8 	.word	0x3a1a26c8
 80074e8:	3b6b6916 	.word	0x3b6b6916
 80074ec:	3cb327a4 	.word	0x3cb327a4
 80074f0:	3e088889 	.word	0x3e088889
 80074f4:	3895c07a 	.word	0x3895c07a
 80074f8:	398137b9 	.word	0x398137b9
 80074fc:	3abede48 	.word	0x3abede48
 8007500:	3c11371f 	.word	0x3c11371f
 8007504:	3d5d0dd1 	.word	0x3d5d0dd1
 8007508:	3eaaaaab 	.word	0x3eaaaaab
 800750c:	fffff000 	.word	0xfffff000

08007510 <__ieee754_rem_pio2f>:
 8007510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007512:	ee10 6a10 	vmov	r6, s0
 8007516:	4b88      	ldr	r3, [pc, #544]	@ (8007738 <__ieee754_rem_pio2f+0x228>)
 8007518:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800751c:	429d      	cmp	r5, r3
 800751e:	b087      	sub	sp, #28
 8007520:	4604      	mov	r4, r0
 8007522:	d805      	bhi.n	8007530 <__ieee754_rem_pio2f+0x20>
 8007524:	2300      	movs	r3, #0
 8007526:	ed80 0a00 	vstr	s0, [r0]
 800752a:	6043      	str	r3, [r0, #4]
 800752c:	2000      	movs	r0, #0
 800752e:	e022      	b.n	8007576 <__ieee754_rem_pio2f+0x66>
 8007530:	4b82      	ldr	r3, [pc, #520]	@ (800773c <__ieee754_rem_pio2f+0x22c>)
 8007532:	429d      	cmp	r5, r3
 8007534:	d83a      	bhi.n	80075ac <__ieee754_rem_pio2f+0x9c>
 8007536:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800753a:	2e00      	cmp	r6, #0
 800753c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8007740 <__ieee754_rem_pio2f+0x230>
 8007540:	4a80      	ldr	r2, [pc, #512]	@ (8007744 <__ieee754_rem_pio2f+0x234>)
 8007542:	f023 030f 	bic.w	r3, r3, #15
 8007546:	dd18      	ble.n	800757a <__ieee754_rem_pio2f+0x6a>
 8007548:	4293      	cmp	r3, r2
 800754a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800754e:	bf09      	itett	eq
 8007550:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8007748 <__ieee754_rem_pio2f+0x238>
 8007554:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800774c <__ieee754_rem_pio2f+0x23c>
 8007558:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8007750 <__ieee754_rem_pio2f+0x240>
 800755c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007560:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8007564:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007568:	ed80 7a00 	vstr	s14, [r0]
 800756c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007570:	edc0 7a01 	vstr	s15, [r0, #4]
 8007574:	2001      	movs	r0, #1
 8007576:	b007      	add	sp, #28
 8007578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800757a:	4293      	cmp	r3, r2
 800757c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8007580:	bf09      	itett	eq
 8007582:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8007748 <__ieee754_rem_pio2f+0x238>
 8007586:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800774c <__ieee754_rem_pio2f+0x23c>
 800758a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8007750 <__ieee754_rem_pio2f+0x240>
 800758e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8007592:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800759a:	ed80 7a00 	vstr	s14, [r0]
 800759e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80075a6:	f04f 30ff 	mov.w	r0, #4294967295
 80075aa:	e7e4      	b.n	8007576 <__ieee754_rem_pio2f+0x66>
 80075ac:	4b69      	ldr	r3, [pc, #420]	@ (8007754 <__ieee754_rem_pio2f+0x244>)
 80075ae:	429d      	cmp	r5, r3
 80075b0:	d873      	bhi.n	800769a <__ieee754_rem_pio2f+0x18a>
 80075b2:	f000 f8dd 	bl	8007770 <fabsf>
 80075b6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8007758 <__ieee754_rem_pio2f+0x248>
 80075ba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80075be:	eee0 7a07 	vfma.f32	s15, s0, s14
 80075c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80075c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80075ca:	ee17 0a90 	vmov	r0, s15
 80075ce:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007740 <__ieee754_rem_pio2f+0x230>
 80075d2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80075d6:	281f      	cmp	r0, #31
 80075d8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800774c <__ieee754_rem_pio2f+0x23c>
 80075dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075e0:	eeb1 6a47 	vneg.f32	s12, s14
 80075e4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80075e8:	ee16 1a90 	vmov	r1, s13
 80075ec:	dc09      	bgt.n	8007602 <__ieee754_rem_pio2f+0xf2>
 80075ee:	4a5b      	ldr	r2, [pc, #364]	@ (800775c <__ieee754_rem_pio2f+0x24c>)
 80075f0:	1e47      	subs	r7, r0, #1
 80075f2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80075f6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80075fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80075fe:	4293      	cmp	r3, r2
 8007600:	d107      	bne.n	8007612 <__ieee754_rem_pio2f+0x102>
 8007602:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8007606:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800760a:	2a08      	cmp	r2, #8
 800760c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8007610:	dc14      	bgt.n	800763c <__ieee754_rem_pio2f+0x12c>
 8007612:	6021      	str	r1, [r4, #0]
 8007614:	ed94 7a00 	vldr	s14, [r4]
 8007618:	ee30 0a47 	vsub.f32	s0, s0, s14
 800761c:	2e00      	cmp	r6, #0
 800761e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007622:	ed84 0a01 	vstr	s0, [r4, #4]
 8007626:	daa6      	bge.n	8007576 <__ieee754_rem_pio2f+0x66>
 8007628:	eeb1 7a47 	vneg.f32	s14, s14
 800762c:	eeb1 0a40 	vneg.f32	s0, s0
 8007630:	ed84 7a00 	vstr	s14, [r4]
 8007634:	ed84 0a01 	vstr	s0, [r4, #4]
 8007638:	4240      	negs	r0, r0
 800763a:	e79c      	b.n	8007576 <__ieee754_rem_pio2f+0x66>
 800763c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8007748 <__ieee754_rem_pio2f+0x238>
 8007640:	eef0 6a40 	vmov.f32	s13, s0
 8007644:	eee6 6a25 	vfma.f32	s13, s12, s11
 8007648:	ee70 7a66 	vsub.f32	s15, s0, s13
 800764c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007650:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007750 <__ieee754_rem_pio2f+0x240>
 8007654:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8007658:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800765c:	ee15 2a90 	vmov	r2, s11
 8007660:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007664:	1a5b      	subs	r3, r3, r1
 8007666:	2b19      	cmp	r3, #25
 8007668:	dc04      	bgt.n	8007674 <__ieee754_rem_pio2f+0x164>
 800766a:	edc4 5a00 	vstr	s11, [r4]
 800766e:	eeb0 0a66 	vmov.f32	s0, s13
 8007672:	e7cf      	b.n	8007614 <__ieee754_rem_pio2f+0x104>
 8007674:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8007760 <__ieee754_rem_pio2f+0x250>
 8007678:	eeb0 0a66 	vmov.f32	s0, s13
 800767c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8007680:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007684:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8007764 <__ieee754_rem_pio2f+0x254>
 8007688:	eee6 7a25 	vfma.f32	s15, s12, s11
 800768c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8007690:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007694:	ed84 7a00 	vstr	s14, [r4]
 8007698:	e7bc      	b.n	8007614 <__ieee754_rem_pio2f+0x104>
 800769a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800769e:	d306      	bcc.n	80076ae <__ieee754_rem_pio2f+0x19e>
 80076a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80076a4:	edc0 7a01 	vstr	s15, [r0, #4]
 80076a8:	edc0 7a00 	vstr	s15, [r0]
 80076ac:	e73e      	b.n	800752c <__ieee754_rem_pio2f+0x1c>
 80076ae:	15ea      	asrs	r2, r5, #23
 80076b0:	3a86      	subs	r2, #134	@ 0x86
 80076b2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80076b6:	ee07 3a90 	vmov	s15, r3
 80076ba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80076be:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8007768 <__ieee754_rem_pio2f+0x258>
 80076c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80076c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80076ca:	ed8d 7a03 	vstr	s14, [sp, #12]
 80076ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80076d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80076d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80076da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80076de:	ed8d 7a04 	vstr	s14, [sp, #16]
 80076e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80076e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80076ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ee:	edcd 7a05 	vstr	s15, [sp, #20]
 80076f2:	d11e      	bne.n	8007732 <__ieee754_rem_pio2f+0x222>
 80076f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80076f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076fc:	bf0c      	ite	eq
 80076fe:	2301      	moveq	r3, #1
 8007700:	2302      	movne	r3, #2
 8007702:	491a      	ldr	r1, [pc, #104]	@ (800776c <__ieee754_rem_pio2f+0x25c>)
 8007704:	9101      	str	r1, [sp, #4]
 8007706:	2102      	movs	r1, #2
 8007708:	9100      	str	r1, [sp, #0]
 800770a:	a803      	add	r0, sp, #12
 800770c:	4621      	mov	r1, r4
 800770e:	f000 f837 	bl	8007780 <__kernel_rem_pio2f>
 8007712:	2e00      	cmp	r6, #0
 8007714:	f6bf af2f 	bge.w	8007576 <__ieee754_rem_pio2f+0x66>
 8007718:	edd4 7a00 	vldr	s15, [r4]
 800771c:	eef1 7a67 	vneg.f32	s15, s15
 8007720:	edc4 7a00 	vstr	s15, [r4]
 8007724:	edd4 7a01 	vldr	s15, [r4, #4]
 8007728:	eef1 7a67 	vneg.f32	s15, s15
 800772c:	edc4 7a01 	vstr	s15, [r4, #4]
 8007730:	e782      	b.n	8007638 <__ieee754_rem_pio2f+0x128>
 8007732:	2303      	movs	r3, #3
 8007734:	e7e5      	b.n	8007702 <__ieee754_rem_pio2f+0x1f2>
 8007736:	bf00      	nop
 8007738:	3f490fd8 	.word	0x3f490fd8
 800773c:	4016cbe3 	.word	0x4016cbe3
 8007740:	3fc90f80 	.word	0x3fc90f80
 8007744:	3fc90fd0 	.word	0x3fc90fd0
 8007748:	37354400 	.word	0x37354400
 800774c:	37354443 	.word	0x37354443
 8007750:	2e85a308 	.word	0x2e85a308
 8007754:	43490f80 	.word	0x43490f80
 8007758:	3f22f984 	.word	0x3f22f984
 800775c:	08008320 	.word	0x08008320
 8007760:	2e85a300 	.word	0x2e85a300
 8007764:	248d3132 	.word	0x248d3132
 8007768:	43800000 	.word	0x43800000
 800776c:	080083a0 	.word	0x080083a0

08007770 <fabsf>:
 8007770:	ee10 3a10 	vmov	r3, s0
 8007774:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007778:	ee00 3a10 	vmov	s0, r3
 800777c:	4770      	bx	lr
	...

08007780 <__kernel_rem_pio2f>:
 8007780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007784:	ed2d 8b04 	vpush	{d8-d9}
 8007788:	b0d9      	sub	sp, #356	@ 0x164
 800778a:	4690      	mov	r8, r2
 800778c:	9001      	str	r0, [sp, #4]
 800778e:	4ab6      	ldr	r2, [pc, #728]	@ (8007a68 <__kernel_rem_pio2f+0x2e8>)
 8007790:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8007792:	f118 0f04 	cmn.w	r8, #4
 8007796:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800779a:	460f      	mov	r7, r1
 800779c:	f103 3bff 	add.w	fp, r3, #4294967295
 80077a0:	db26      	blt.n	80077f0 <__kernel_rem_pio2f+0x70>
 80077a2:	f1b8 0203 	subs.w	r2, r8, #3
 80077a6:	bf48      	it	mi
 80077a8:	f108 0204 	addmi.w	r2, r8, #4
 80077ac:	10d2      	asrs	r2, r2, #3
 80077ae:	1c55      	adds	r5, r2, #1
 80077b0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80077b2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 80077b6:	00e8      	lsls	r0, r5, #3
 80077b8:	eba2 060b 	sub.w	r6, r2, fp
 80077bc:	9002      	str	r0, [sp, #8]
 80077be:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80077c2:	eb0a 0c0b 	add.w	ip, sl, fp
 80077c6:	ac1c      	add	r4, sp, #112	@ 0x70
 80077c8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80077cc:	2000      	movs	r0, #0
 80077ce:	4560      	cmp	r0, ip
 80077d0:	dd10      	ble.n	80077f4 <__kernel_rem_pio2f+0x74>
 80077d2:	a91c      	add	r1, sp, #112	@ 0x70
 80077d4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80077d8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80077dc:	2600      	movs	r6, #0
 80077de:	4556      	cmp	r6, sl
 80077e0:	dc24      	bgt.n	800782c <__kernel_rem_pio2f+0xac>
 80077e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80077e6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 80077ea:	4684      	mov	ip, r0
 80077ec:	2400      	movs	r4, #0
 80077ee:	e016      	b.n	800781e <__kernel_rem_pio2f+0x9e>
 80077f0:	2200      	movs	r2, #0
 80077f2:	e7dc      	b.n	80077ae <__kernel_rem_pio2f+0x2e>
 80077f4:	42c6      	cmn	r6, r0
 80077f6:	bf5d      	ittte	pl
 80077f8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80077fc:	ee07 1a90 	vmovpl	s15, r1
 8007800:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007804:	eef0 7a47 	vmovmi.f32	s15, s14
 8007808:	ece4 7a01 	vstmia	r4!, {s15}
 800780c:	3001      	adds	r0, #1
 800780e:	e7de      	b.n	80077ce <__kernel_rem_pio2f+0x4e>
 8007810:	ecfe 6a01 	vldmia	lr!, {s13}
 8007814:	ed3c 7a01 	vldmdb	ip!, {s14}
 8007818:	eee6 7a87 	vfma.f32	s15, s13, s14
 800781c:	3401      	adds	r4, #1
 800781e:	455c      	cmp	r4, fp
 8007820:	ddf6      	ble.n	8007810 <__kernel_rem_pio2f+0x90>
 8007822:	ece9 7a01 	vstmia	r9!, {s15}
 8007826:	3601      	adds	r6, #1
 8007828:	3004      	adds	r0, #4
 800782a:	e7d8      	b.n	80077de <__kernel_rem_pio2f+0x5e>
 800782c:	a908      	add	r1, sp, #32
 800782e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007832:	9104      	str	r1, [sp, #16]
 8007834:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8007836:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8007a74 <__kernel_rem_pio2f+0x2f4>
 800783a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8007a70 <__kernel_rem_pio2f+0x2f0>
 800783e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007842:	9203      	str	r2, [sp, #12]
 8007844:	4654      	mov	r4, sl
 8007846:	00a2      	lsls	r2, r4, #2
 8007848:	9205      	str	r2, [sp, #20]
 800784a:	aa58      	add	r2, sp, #352	@ 0x160
 800784c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007850:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8007854:	a944      	add	r1, sp, #272	@ 0x110
 8007856:	aa08      	add	r2, sp, #32
 8007858:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800785c:	4694      	mov	ip, r2
 800785e:	4626      	mov	r6, r4
 8007860:	2e00      	cmp	r6, #0
 8007862:	dc4c      	bgt.n	80078fe <__kernel_rem_pio2f+0x17e>
 8007864:	4628      	mov	r0, r5
 8007866:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800786a:	f000 f9f1 	bl	8007c50 <scalbnf>
 800786e:	eeb0 8a40 	vmov.f32	s16, s0
 8007872:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8007876:	ee28 0a00 	vmul.f32	s0, s16, s0
 800787a:	f000 fa4f 	bl	8007d1c <floorf>
 800787e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8007882:	eea0 8a67 	vfms.f32	s16, s0, s15
 8007886:	2d00      	cmp	r5, #0
 8007888:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800788c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8007890:	ee17 9a90 	vmov	r9, s15
 8007894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007898:	ee38 8a67 	vsub.f32	s16, s16, s15
 800789c:	dd41      	ble.n	8007922 <__kernel_rem_pio2f+0x1a2>
 800789e:	f104 3cff 	add.w	ip, r4, #4294967295
 80078a2:	a908      	add	r1, sp, #32
 80078a4:	f1c5 0e08 	rsb	lr, r5, #8
 80078a8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80078ac:	fa46 f00e 	asr.w	r0, r6, lr
 80078b0:	4481      	add	r9, r0
 80078b2:	fa00 f00e 	lsl.w	r0, r0, lr
 80078b6:	1a36      	subs	r6, r6, r0
 80078b8:	f1c5 0007 	rsb	r0, r5, #7
 80078bc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80078c0:	4106      	asrs	r6, r0
 80078c2:	2e00      	cmp	r6, #0
 80078c4:	dd3c      	ble.n	8007940 <__kernel_rem_pio2f+0x1c0>
 80078c6:	f04f 0e00 	mov.w	lr, #0
 80078ca:	f109 0901 	add.w	r9, r9, #1
 80078ce:	4670      	mov	r0, lr
 80078d0:	4574      	cmp	r4, lr
 80078d2:	dc68      	bgt.n	80079a6 <__kernel_rem_pio2f+0x226>
 80078d4:	2d00      	cmp	r5, #0
 80078d6:	dd03      	ble.n	80078e0 <__kernel_rem_pio2f+0x160>
 80078d8:	2d01      	cmp	r5, #1
 80078da:	d074      	beq.n	80079c6 <__kernel_rem_pio2f+0x246>
 80078dc:	2d02      	cmp	r5, #2
 80078de:	d07d      	beq.n	80079dc <__kernel_rem_pio2f+0x25c>
 80078e0:	2e02      	cmp	r6, #2
 80078e2:	d12d      	bne.n	8007940 <__kernel_rem_pio2f+0x1c0>
 80078e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80078e8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80078ec:	b340      	cbz	r0, 8007940 <__kernel_rem_pio2f+0x1c0>
 80078ee:	4628      	mov	r0, r5
 80078f0:	9306      	str	r3, [sp, #24]
 80078f2:	f000 f9ad 	bl	8007c50 <scalbnf>
 80078f6:	9b06      	ldr	r3, [sp, #24]
 80078f8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80078fc:	e020      	b.n	8007940 <__kernel_rem_pio2f+0x1c0>
 80078fe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007902:	3e01      	subs	r6, #1
 8007904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800790c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007910:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007914:	ecac 0a01 	vstmia	ip!, {s0}
 8007918:	ed30 0a01 	vldmdb	r0!, {s0}
 800791c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007920:	e79e      	b.n	8007860 <__kernel_rem_pio2f+0xe0>
 8007922:	d105      	bne.n	8007930 <__kernel_rem_pio2f+0x1b0>
 8007924:	1e60      	subs	r0, r4, #1
 8007926:	a908      	add	r1, sp, #32
 8007928:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800792c:	11f6      	asrs	r6, r6, #7
 800792e:	e7c8      	b.n	80078c2 <__kernel_rem_pio2f+0x142>
 8007930:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007934:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800793c:	da31      	bge.n	80079a2 <__kernel_rem_pio2f+0x222>
 800793e:	2600      	movs	r6, #0
 8007940:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007948:	f040 8098 	bne.w	8007a7c <__kernel_rem_pio2f+0x2fc>
 800794c:	1e60      	subs	r0, r4, #1
 800794e:	2200      	movs	r2, #0
 8007950:	4550      	cmp	r0, sl
 8007952:	da4b      	bge.n	80079ec <__kernel_rem_pio2f+0x26c>
 8007954:	2a00      	cmp	r2, #0
 8007956:	d065      	beq.n	8007a24 <__kernel_rem_pio2f+0x2a4>
 8007958:	3c01      	subs	r4, #1
 800795a:	ab08      	add	r3, sp, #32
 800795c:	3d08      	subs	r5, #8
 800795e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0f8      	beq.n	8007958 <__kernel_rem_pio2f+0x1d8>
 8007966:	4628      	mov	r0, r5
 8007968:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800796c:	f000 f970 	bl	8007c50 <scalbnf>
 8007970:	1c63      	adds	r3, r4, #1
 8007972:	aa44      	add	r2, sp, #272	@ 0x110
 8007974:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007a74 <__kernel_rem_pio2f+0x2f4>
 8007978:	0099      	lsls	r1, r3, #2
 800797a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800797e:	4623      	mov	r3, r4
 8007980:	2b00      	cmp	r3, #0
 8007982:	f280 80a9 	bge.w	8007ad8 <__kernel_rem_pio2f+0x358>
 8007986:	4623      	mov	r3, r4
 8007988:	2b00      	cmp	r3, #0
 800798a:	f2c0 80c7 	blt.w	8007b1c <__kernel_rem_pio2f+0x39c>
 800798e:	aa44      	add	r2, sp, #272	@ 0x110
 8007990:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8007994:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8007a6c <__kernel_rem_pio2f+0x2ec>
 8007998:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 800799c:	2000      	movs	r0, #0
 800799e:	1ae2      	subs	r2, r4, r3
 80079a0:	e0b1      	b.n	8007b06 <__kernel_rem_pio2f+0x386>
 80079a2:	2602      	movs	r6, #2
 80079a4:	e78f      	b.n	80078c6 <__kernel_rem_pio2f+0x146>
 80079a6:	f852 1b04 	ldr.w	r1, [r2], #4
 80079aa:	b948      	cbnz	r0, 80079c0 <__kernel_rem_pio2f+0x240>
 80079ac:	b121      	cbz	r1, 80079b8 <__kernel_rem_pio2f+0x238>
 80079ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80079b2:	f842 1c04 	str.w	r1, [r2, #-4]
 80079b6:	2101      	movs	r1, #1
 80079b8:	f10e 0e01 	add.w	lr, lr, #1
 80079bc:	4608      	mov	r0, r1
 80079be:	e787      	b.n	80078d0 <__kernel_rem_pio2f+0x150>
 80079c0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80079c4:	e7f5      	b.n	80079b2 <__kernel_rem_pio2f+0x232>
 80079c6:	f104 3cff 	add.w	ip, r4, #4294967295
 80079ca:	aa08      	add	r2, sp, #32
 80079cc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80079d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80079d4:	a908      	add	r1, sp, #32
 80079d6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80079da:	e781      	b.n	80078e0 <__kernel_rem_pio2f+0x160>
 80079dc:	f104 3cff 	add.w	ip, r4, #4294967295
 80079e0:	aa08      	add	r2, sp, #32
 80079e2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80079e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80079ea:	e7f3      	b.n	80079d4 <__kernel_rem_pio2f+0x254>
 80079ec:	a908      	add	r1, sp, #32
 80079ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80079f2:	3801      	subs	r0, #1
 80079f4:	430a      	orrs	r2, r1
 80079f6:	e7ab      	b.n	8007950 <__kernel_rem_pio2f+0x1d0>
 80079f8:	3201      	adds	r2, #1
 80079fa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80079fe:	2e00      	cmp	r6, #0
 8007a00:	d0fa      	beq.n	80079f8 <__kernel_rem_pio2f+0x278>
 8007a02:	9905      	ldr	r1, [sp, #20]
 8007a04:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8007a08:	eb0d 0001 	add.w	r0, sp, r1
 8007a0c:	18e6      	adds	r6, r4, r3
 8007a0e:	a91c      	add	r1, sp, #112	@ 0x70
 8007a10:	f104 0c01 	add.w	ip, r4, #1
 8007a14:	384c      	subs	r0, #76	@ 0x4c
 8007a16:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8007a1a:	4422      	add	r2, r4
 8007a1c:	4562      	cmp	r2, ip
 8007a1e:	da04      	bge.n	8007a2a <__kernel_rem_pio2f+0x2aa>
 8007a20:	4614      	mov	r4, r2
 8007a22:	e710      	b.n	8007846 <__kernel_rem_pio2f+0xc6>
 8007a24:	9804      	ldr	r0, [sp, #16]
 8007a26:	2201      	movs	r2, #1
 8007a28:	e7e7      	b.n	80079fa <__kernel_rem_pio2f+0x27a>
 8007a2a:	9903      	ldr	r1, [sp, #12]
 8007a2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007a30:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8007a34:	9105      	str	r1, [sp, #20]
 8007a36:	ee07 1a90 	vmov	s15, r1
 8007a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a3e:	2400      	movs	r4, #0
 8007a40:	ece6 7a01 	vstmia	r6!, {s15}
 8007a44:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 8007a48:	46b1      	mov	r9, r6
 8007a4a:	455c      	cmp	r4, fp
 8007a4c:	dd04      	ble.n	8007a58 <__kernel_rem_pio2f+0x2d8>
 8007a4e:	ece0 7a01 	vstmia	r0!, {s15}
 8007a52:	f10c 0c01 	add.w	ip, ip, #1
 8007a56:	e7e1      	b.n	8007a1c <__kernel_rem_pio2f+0x29c>
 8007a58:	ecfe 6a01 	vldmia	lr!, {s13}
 8007a5c:	ed39 7a01 	vldmdb	r9!, {s14}
 8007a60:	3401      	adds	r4, #1
 8007a62:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007a66:	e7f0      	b.n	8007a4a <__kernel_rem_pio2f+0x2ca>
 8007a68:	080086e4 	.word	0x080086e4
 8007a6c:	080086b8 	.word	0x080086b8
 8007a70:	43800000 	.word	0x43800000
 8007a74:	3b800000 	.word	0x3b800000
 8007a78:	00000000 	.word	0x00000000
 8007a7c:	9b02      	ldr	r3, [sp, #8]
 8007a7e:	eeb0 0a48 	vmov.f32	s0, s16
 8007a82:	eba3 0008 	sub.w	r0, r3, r8
 8007a86:	f000 f8e3 	bl	8007c50 <scalbnf>
 8007a8a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8007a70 <__kernel_rem_pio2f+0x2f0>
 8007a8e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a96:	db19      	blt.n	8007acc <__kernel_rem_pio2f+0x34c>
 8007a98:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8007a74 <__kernel_rem_pio2f+0x2f4>
 8007a9c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007aa0:	aa08      	add	r2, sp, #32
 8007aa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007aa6:	3508      	adds	r5, #8
 8007aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ab4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007ab8:	ee10 3a10 	vmov	r3, s0
 8007abc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8007ac0:	ee17 3a90 	vmov	r3, s15
 8007ac4:	3401      	adds	r4, #1
 8007ac6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8007aca:	e74c      	b.n	8007966 <__kernel_rem_pio2f+0x1e6>
 8007acc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007ad0:	aa08      	add	r2, sp, #32
 8007ad2:	ee10 3a10 	vmov	r3, s0
 8007ad6:	e7f6      	b.n	8007ac6 <__kernel_rem_pio2f+0x346>
 8007ad8:	a808      	add	r0, sp, #32
 8007ada:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8007ade:	9001      	str	r0, [sp, #4]
 8007ae0:	ee07 0a90 	vmov	s15, r0
 8007ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007aee:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007af2:	ed62 7a01 	vstmdb	r2!, {s15}
 8007af6:	e743      	b.n	8007980 <__kernel_rem_pio2f+0x200>
 8007af8:	ecfc 6a01 	vldmia	ip!, {s13}
 8007afc:	ecb5 7a01 	vldmia	r5!, {s14}
 8007b00:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007b04:	3001      	adds	r0, #1
 8007b06:	4550      	cmp	r0, sl
 8007b08:	dc01      	bgt.n	8007b0e <__kernel_rem_pio2f+0x38e>
 8007b0a:	4290      	cmp	r0, r2
 8007b0c:	ddf4      	ble.n	8007af8 <__kernel_rem_pio2f+0x378>
 8007b0e:	a858      	add	r0, sp, #352	@ 0x160
 8007b10:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007b14:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	e735      	b.n	8007988 <__kernel_rem_pio2f+0x208>
 8007b1c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	dc09      	bgt.n	8007b36 <__kernel_rem_pio2f+0x3b6>
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	dc27      	bgt.n	8007b76 <__kernel_rem_pio2f+0x3f6>
 8007b26:	d040      	beq.n	8007baa <__kernel_rem_pio2f+0x42a>
 8007b28:	f009 0007 	and.w	r0, r9, #7
 8007b2c:	b059      	add	sp, #356	@ 0x164
 8007b2e:	ecbd 8b04 	vpop	{d8-d9}
 8007b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b36:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007b38:	2b03      	cmp	r3, #3
 8007b3a:	d1f5      	bne.n	8007b28 <__kernel_rem_pio2f+0x3a8>
 8007b3c:	aa30      	add	r2, sp, #192	@ 0xc0
 8007b3e:	1f0b      	subs	r3, r1, #4
 8007b40:	4413      	add	r3, r2
 8007b42:	461a      	mov	r2, r3
 8007b44:	4620      	mov	r0, r4
 8007b46:	2800      	cmp	r0, #0
 8007b48:	dc50      	bgt.n	8007bec <__kernel_rem_pio2f+0x46c>
 8007b4a:	4622      	mov	r2, r4
 8007b4c:	2a01      	cmp	r2, #1
 8007b4e:	dc5d      	bgt.n	8007c0c <__kernel_rem_pio2f+0x48c>
 8007b50:	ab30      	add	r3, sp, #192	@ 0xc0
 8007b52:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 8007b56:	440b      	add	r3, r1
 8007b58:	2c01      	cmp	r4, #1
 8007b5a:	dc67      	bgt.n	8007c2c <__kernel_rem_pio2f+0x4ac>
 8007b5c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8007b60:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8007b64:	2e00      	cmp	r6, #0
 8007b66:	d167      	bne.n	8007c38 <__kernel_rem_pio2f+0x4b8>
 8007b68:	edc7 6a00 	vstr	s13, [r7]
 8007b6c:	ed87 7a01 	vstr	s14, [r7, #4]
 8007b70:	edc7 7a02 	vstr	s15, [r7, #8]
 8007b74:	e7d8      	b.n	8007b28 <__kernel_rem_pio2f+0x3a8>
 8007b76:	ab30      	add	r3, sp, #192	@ 0xc0
 8007b78:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 8007b7c:	440b      	add	r3, r1
 8007b7e:	4622      	mov	r2, r4
 8007b80:	2a00      	cmp	r2, #0
 8007b82:	da24      	bge.n	8007bce <__kernel_rem_pio2f+0x44e>
 8007b84:	b34e      	cbz	r6, 8007bda <__kernel_rem_pio2f+0x45a>
 8007b86:	eef1 7a47 	vneg.f32	s15, s14
 8007b8a:	edc7 7a00 	vstr	s15, [r7]
 8007b8e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8007b92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007b96:	aa31      	add	r2, sp, #196	@ 0xc4
 8007b98:	2301      	movs	r3, #1
 8007b9a:	429c      	cmp	r4, r3
 8007b9c:	da20      	bge.n	8007be0 <__kernel_rem_pio2f+0x460>
 8007b9e:	b10e      	cbz	r6, 8007ba4 <__kernel_rem_pio2f+0x424>
 8007ba0:	eef1 7a67 	vneg.f32	s15, s15
 8007ba4:	edc7 7a01 	vstr	s15, [r7, #4]
 8007ba8:	e7be      	b.n	8007b28 <__kernel_rem_pio2f+0x3a8>
 8007baa:	ab30      	add	r3, sp, #192	@ 0xc0
 8007bac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8007a78 <__kernel_rem_pio2f+0x2f8>
 8007bb0:	440b      	add	r3, r1
 8007bb2:	2c00      	cmp	r4, #0
 8007bb4:	da05      	bge.n	8007bc2 <__kernel_rem_pio2f+0x442>
 8007bb6:	b10e      	cbz	r6, 8007bbc <__kernel_rem_pio2f+0x43c>
 8007bb8:	eef1 7a67 	vneg.f32	s15, s15
 8007bbc:	edc7 7a00 	vstr	s15, [r7]
 8007bc0:	e7b2      	b.n	8007b28 <__kernel_rem_pio2f+0x3a8>
 8007bc2:	ed33 7a01 	vldmdb	r3!, {s14}
 8007bc6:	3c01      	subs	r4, #1
 8007bc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007bcc:	e7f1      	b.n	8007bb2 <__kernel_rem_pio2f+0x432>
 8007bce:	ed73 7a01 	vldmdb	r3!, {s15}
 8007bd2:	3a01      	subs	r2, #1
 8007bd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007bd8:	e7d2      	b.n	8007b80 <__kernel_rem_pio2f+0x400>
 8007bda:	eef0 7a47 	vmov.f32	s15, s14
 8007bde:	e7d4      	b.n	8007b8a <__kernel_rem_pio2f+0x40a>
 8007be0:	ecb2 7a01 	vldmia	r2!, {s14}
 8007be4:	3301      	adds	r3, #1
 8007be6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007bea:	e7d6      	b.n	8007b9a <__kernel_rem_pio2f+0x41a>
 8007bec:	ed72 7a01 	vldmdb	r2!, {s15}
 8007bf0:	edd2 6a01 	vldr	s13, [r2, #4]
 8007bf4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007bf8:	3801      	subs	r0, #1
 8007bfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bfe:	ed82 7a00 	vstr	s14, [r2]
 8007c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c06:	edc2 7a01 	vstr	s15, [r2, #4]
 8007c0a:	e79c      	b.n	8007b46 <__kernel_rem_pio2f+0x3c6>
 8007c0c:	ed73 7a01 	vldmdb	r3!, {s15}
 8007c10:	edd3 6a01 	vldr	s13, [r3, #4]
 8007c14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007c18:	3a01      	subs	r2, #1
 8007c1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c1e:	ed83 7a00 	vstr	s14, [r3]
 8007c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c26:	edc3 7a01 	vstr	s15, [r3, #4]
 8007c2a:	e78f      	b.n	8007b4c <__kernel_rem_pio2f+0x3cc>
 8007c2c:	ed33 7a01 	vldmdb	r3!, {s14}
 8007c30:	3c01      	subs	r4, #1
 8007c32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007c36:	e78f      	b.n	8007b58 <__kernel_rem_pio2f+0x3d8>
 8007c38:	eef1 6a66 	vneg.f32	s13, s13
 8007c3c:	eeb1 7a47 	vneg.f32	s14, s14
 8007c40:	edc7 6a00 	vstr	s13, [r7]
 8007c44:	ed87 7a01 	vstr	s14, [r7, #4]
 8007c48:	eef1 7a67 	vneg.f32	s15, s15
 8007c4c:	e790      	b.n	8007b70 <__kernel_rem_pio2f+0x3f0>
 8007c4e:	bf00      	nop

08007c50 <scalbnf>:
 8007c50:	ee10 3a10 	vmov	r3, s0
 8007c54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007c58:	d02b      	beq.n	8007cb2 <scalbnf+0x62>
 8007c5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007c5e:	d302      	bcc.n	8007c66 <scalbnf+0x16>
 8007c60:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007c64:	4770      	bx	lr
 8007c66:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007c6a:	d123      	bne.n	8007cb4 <scalbnf+0x64>
 8007c6c:	4b24      	ldr	r3, [pc, #144]	@ (8007d00 <scalbnf+0xb0>)
 8007c6e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007d04 <scalbnf+0xb4>
 8007c72:	4298      	cmp	r0, r3
 8007c74:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007c78:	db17      	blt.n	8007caa <scalbnf+0x5a>
 8007c7a:	ee10 3a10 	vmov	r3, s0
 8007c7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007c82:	3a19      	subs	r2, #25
 8007c84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007c88:	4288      	cmp	r0, r1
 8007c8a:	dd15      	ble.n	8007cb8 <scalbnf+0x68>
 8007c8c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007d08 <scalbnf+0xb8>
 8007c90:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007d0c <scalbnf+0xbc>
 8007c94:	ee10 3a10 	vmov	r3, s0
 8007c98:	eeb0 7a67 	vmov.f32	s14, s15
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	bfb8      	it	lt
 8007ca0:	eef0 7a66 	vmovlt.f32	s15, s13
 8007ca4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007ca8:	4770      	bx	lr
 8007caa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007d10 <scalbnf+0xc0>
 8007cae:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007cb2:	4770      	bx	lr
 8007cb4:	0dd2      	lsrs	r2, r2, #23
 8007cb6:	e7e5      	b.n	8007c84 <scalbnf+0x34>
 8007cb8:	4410      	add	r0, r2
 8007cba:	28fe      	cmp	r0, #254	@ 0xfe
 8007cbc:	dce6      	bgt.n	8007c8c <scalbnf+0x3c>
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	dd06      	ble.n	8007cd0 <scalbnf+0x80>
 8007cc2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007cc6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007cca:	ee00 3a10 	vmov	s0, r3
 8007cce:	4770      	bx	lr
 8007cd0:	f110 0f16 	cmn.w	r0, #22
 8007cd4:	da09      	bge.n	8007cea <scalbnf+0x9a>
 8007cd6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007d10 <scalbnf+0xc0>
 8007cda:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007d14 <scalbnf+0xc4>
 8007cde:	ee10 3a10 	vmov	r3, s0
 8007ce2:	eeb0 7a67 	vmov.f32	s14, s15
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	e7d9      	b.n	8007c9e <scalbnf+0x4e>
 8007cea:	3019      	adds	r0, #25
 8007cec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007cf0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007cf4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007d18 <scalbnf+0xc8>
 8007cf8:	ee07 3a90 	vmov	s15, r3
 8007cfc:	e7d7      	b.n	8007cae <scalbnf+0x5e>
 8007cfe:	bf00      	nop
 8007d00:	ffff3cb0 	.word	0xffff3cb0
 8007d04:	4c000000 	.word	0x4c000000
 8007d08:	7149f2ca 	.word	0x7149f2ca
 8007d0c:	f149f2ca 	.word	0xf149f2ca
 8007d10:	0da24260 	.word	0x0da24260
 8007d14:	8da24260 	.word	0x8da24260
 8007d18:	33000000 	.word	0x33000000

08007d1c <floorf>:
 8007d1c:	ee10 3a10 	vmov	r3, s0
 8007d20:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007d24:	3a7f      	subs	r2, #127	@ 0x7f
 8007d26:	2a16      	cmp	r2, #22
 8007d28:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007d2c:	dc2b      	bgt.n	8007d86 <floorf+0x6a>
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	da12      	bge.n	8007d58 <floorf+0x3c>
 8007d32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007d98 <floorf+0x7c>
 8007d36:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007d3a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d42:	dd06      	ble.n	8007d52 <floorf+0x36>
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	da24      	bge.n	8007d92 <floorf+0x76>
 8007d48:	2900      	cmp	r1, #0
 8007d4a:	4b14      	ldr	r3, [pc, #80]	@ (8007d9c <floorf+0x80>)
 8007d4c:	bf08      	it	eq
 8007d4e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007d52:	ee00 3a10 	vmov	s0, r3
 8007d56:	4770      	bx	lr
 8007d58:	4911      	ldr	r1, [pc, #68]	@ (8007da0 <floorf+0x84>)
 8007d5a:	4111      	asrs	r1, r2
 8007d5c:	420b      	tst	r3, r1
 8007d5e:	d0fa      	beq.n	8007d56 <floorf+0x3a>
 8007d60:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8007d98 <floorf+0x7c>
 8007d64:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007d68:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d70:	ddef      	ble.n	8007d52 <floorf+0x36>
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	bfbe      	ittt	lt
 8007d76:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8007d7a:	fa40 f202 	asrlt.w	r2, r0, r2
 8007d7e:	189b      	addlt	r3, r3, r2
 8007d80:	ea23 0301 	bic.w	r3, r3, r1
 8007d84:	e7e5      	b.n	8007d52 <floorf+0x36>
 8007d86:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007d8a:	d3e4      	bcc.n	8007d56 <floorf+0x3a>
 8007d8c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007d90:	4770      	bx	lr
 8007d92:	2300      	movs	r3, #0
 8007d94:	e7dd      	b.n	8007d52 <floorf+0x36>
 8007d96:	bf00      	nop
 8007d98:	7149f2ca 	.word	0x7149f2ca
 8007d9c:	bf800000 	.word	0xbf800000
 8007da0:	007fffff 	.word	0x007fffff

08007da4 <_init>:
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da6:	bf00      	nop
 8007da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007daa:	bc08      	pop	{r3}
 8007dac:	469e      	mov	lr, r3
 8007dae:	4770      	bx	lr

08007db0 <_fini>:
 8007db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db2:	bf00      	nop
 8007db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007db6:	bc08      	pop	{r3}
 8007db8:	469e      	mov	lr, r3
 8007dba:	4770      	bx	lr
