changelog-type: markdown
hash: 4a3562822d88a6f0656e15dd24960ac49e5c0fd29f60019ecbac7beb2a4155ef
test-bench-deps: {}
synopsis: CAES Language for Synchronous Hardware - SystemVerilog backend
changelog: ! "# Changelog for the [`clash-systemverilog`](http://hackage.haskell.org/package/clash-systemverilog)
  package\n\n## 0.5.4\n* New features:\n  * Generate smarter labels for `register`
  and `blockRam` blackboxes to make finding longest paths easier\n\n## 0.5.3 *May
  5th 2015*\n* Fixes bugs:\n  * Incorrect implementation of rotateL and rotateR blackbox
  for BitVector\n\n## 0.5.2 *May 1st 2015*\n* New features:\n  * Support wrapper generation\n\n##
  0.5.1 *April 20th 2015*\n* Update to clash-prelude 0.7.2\n\n## 0.5 *March 11th 2015*\n*
  Initial release\n"
basic-deps:
  clash-prelude: ! '>=0.7.2'
  clash-lib: ! '>=0.5.4'
  base: ! '>=4.6.0.1 && <5'
  unordered-containers: ! '>=0.2.3.3'
  text: ! '>=0.11.3.1'
  lens: ! '>=3.9.2'
  wl-pprint-text: ! '>=1.1.0.0'
  fgl: ! '>=5.4.2.4'
  mtl: ! '>=2.1.2'
all-versions:
- '0.5'
- '0.5.1'
- '0.5.2'
- '0.5.3'
- '0.5.4'
latest: '0.5.4'
description-type: markdown
description: ! "# Support\nFor updates and questions join the mailing list clash-language+subscribe@googlegroups.com
  or read the [forum](https://groups.google.com/d/forum/clash-language)\n\n# `clash-systemverilog`\n
  \ * See the LICENSE file for license and copyright details\n"
