// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lshr_ln7,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_4_address1,
        C_4_ce1,
        C_4_we1,
        C_4_d1,
        C_8_address0,
        C_8_ce0,
        C_8_we0,
        C_8_d0,
        C_8_address1,
        C_8_ce1,
        C_8_we1,
        C_8_d1,
        C_12_address0,
        C_12_ce0,
        C_12_we0,
        C_12_d0,
        C_12_address1,
        C_12_ce1,
        C_12_we1,
        C_12_d1,
        C_16_address0,
        C_16_ce0,
        C_16_we0,
        C_16_d0,
        C_16_address1,
        C_16_ce1,
        C_16_we1,
        C_16_d1,
        C_20_address0,
        C_20_ce0,
        C_20_we0,
        C_20_d0,
        C_20_address1,
        C_20_ce1,
        C_20_we1,
        C_20_d1,
        C_24_address0,
        C_24_ce0,
        C_24_we0,
        C_24_d0,
        C_24_address1,
        C_24_ce1,
        C_24_we1,
        C_24_d1,
        C_28_address0,
        C_28_ce0,
        C_28_we0,
        C_28_d0,
        C_28_address1,
        C_28_ce1,
        C_28_we1,
        C_28_d1,
        C_32_address0,
        C_32_ce0,
        C_32_we0,
        C_32_d0,
        C_32_address1,
        C_32_ce1,
        C_32_we1,
        C_32_d1,
        C_36_address0,
        C_36_ce0,
        C_36_we0,
        C_36_d0,
        C_36_address1,
        C_36_ce1,
        C_36_we1,
        C_36_d1,
        C_40_address0,
        C_40_ce0,
        C_40_we0,
        C_40_d0,
        C_40_address1,
        C_40_ce1,
        C_40_we1,
        C_40_d1,
        C_44_address0,
        C_44_ce0,
        C_44_we0,
        C_44_d0,
        C_44_address1,
        C_44_ce1,
        C_44_we1,
        C_44_d1,
        C_48_address0,
        C_48_ce0,
        C_48_we0,
        C_48_d0,
        C_48_address1,
        C_48_ce1,
        C_48_we1,
        C_48_d1,
        C_52_address0,
        C_52_ce0,
        C_52_we0,
        C_52_d0,
        C_52_address1,
        C_52_ce1,
        C_52_we1,
        C_52_d1,
        C_56_address0,
        C_56_ce0,
        C_56_we0,
        C_56_d0,
        C_56_address1,
        C_56_ce1,
        C_56_we1,
        C_56_d1,
        C_60_address0,
        C_60_ce0,
        C_60_we0,
        C_60_d0,
        C_60_address1,
        C_60_ce1,
        C_60_we1,
        C_60_d1,
        C_64_address0,
        C_64_ce0,
        C_64_we0,
        C_64_d0,
        C_64_address1,
        C_64_ce1,
        C_64_we1,
        C_64_d1,
        tmp_3_address0,
        tmp_3_ce0,
        tmp_3_q0,
        tmp_3_address1,
        tmp_3_ce1,
        tmp_3_q1,
        tmp_7_address0,
        tmp_7_ce0,
        tmp_7_q0,
        tmp_7_address1,
        tmp_7_ce1,
        tmp_7_q1,
        tmp_11_address0,
        tmp_11_ce0,
        tmp_11_q0,
        tmp_11_address1,
        tmp_11_ce1,
        tmp_11_q1,
        tmp_15_address0,
        tmp_15_ce0,
        tmp_15_q0,
        tmp_15_address1,
        tmp_15_ce1,
        tmp_15_q1,
        tmp_19_address0,
        tmp_19_ce0,
        tmp_19_q0,
        tmp_19_address1,
        tmp_19_ce1,
        tmp_19_q1,
        tmp_23_address0,
        tmp_23_ce0,
        tmp_23_q0,
        tmp_23_address1,
        tmp_23_ce1,
        tmp_23_q1,
        tmp_27_address0,
        tmp_27_ce0,
        tmp_27_q0,
        tmp_27_address1,
        tmp_27_ce1,
        tmp_27_q1,
        tmp_31_address0,
        tmp_31_ce0,
        tmp_31_q0,
        tmp_31_address1,
        tmp_31_ce1,
        tmp_31_q1,
        tmp_35_address0,
        tmp_35_ce0,
        tmp_35_q0,
        tmp_35_address1,
        tmp_35_ce1,
        tmp_35_q1,
        tmp_39_address0,
        tmp_39_ce0,
        tmp_39_q0,
        tmp_39_address1,
        tmp_39_ce1,
        tmp_39_q1,
        tmp_43_address0,
        tmp_43_ce0,
        tmp_43_q0,
        tmp_43_address1,
        tmp_43_ce1,
        tmp_43_q1,
        tmp_47_address0,
        tmp_47_ce0,
        tmp_47_q0,
        tmp_47_address1,
        tmp_47_ce1,
        tmp_47_q1,
        tmp_51_address0,
        tmp_51_ce0,
        tmp_51_q0,
        tmp_51_address1,
        tmp_51_ce1,
        tmp_51_q1,
        tmp_55_address0,
        tmp_55_ce0,
        tmp_55_q0,
        tmp_55_address1,
        tmp_55_ce1,
        tmp_55_q1,
        tmp_59_address0,
        tmp_59_ce0,
        tmp_59_q0,
        tmp_59_address1,
        tmp_59_ce1,
        tmp_59_q1,
        tmp_63_address0,
        tmp_63_ce0,
        tmp_63_q0,
        tmp_63_address1,
        tmp_63_ce1,
        tmp_63_q1,
        empty,
        conv7_i_3
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] lshr_ln7;
output  [7:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [23:0] C_4_d0;
output  [7:0] C_4_address1;
output   C_4_ce1;
output   C_4_we1;
output  [23:0] C_4_d1;
output  [7:0] C_8_address0;
output   C_8_ce0;
output   C_8_we0;
output  [23:0] C_8_d0;
output  [7:0] C_8_address1;
output   C_8_ce1;
output   C_8_we1;
output  [23:0] C_8_d1;
output  [7:0] C_12_address0;
output   C_12_ce0;
output   C_12_we0;
output  [23:0] C_12_d0;
output  [7:0] C_12_address1;
output   C_12_ce1;
output   C_12_we1;
output  [23:0] C_12_d1;
output  [7:0] C_16_address0;
output   C_16_ce0;
output   C_16_we0;
output  [23:0] C_16_d0;
output  [7:0] C_16_address1;
output   C_16_ce1;
output   C_16_we1;
output  [23:0] C_16_d1;
output  [7:0] C_20_address0;
output   C_20_ce0;
output   C_20_we0;
output  [23:0] C_20_d0;
output  [7:0] C_20_address1;
output   C_20_ce1;
output   C_20_we1;
output  [23:0] C_20_d1;
output  [7:0] C_24_address0;
output   C_24_ce0;
output   C_24_we0;
output  [23:0] C_24_d0;
output  [7:0] C_24_address1;
output   C_24_ce1;
output   C_24_we1;
output  [23:0] C_24_d1;
output  [7:0] C_28_address0;
output   C_28_ce0;
output   C_28_we0;
output  [23:0] C_28_d0;
output  [7:0] C_28_address1;
output   C_28_ce1;
output   C_28_we1;
output  [23:0] C_28_d1;
output  [7:0] C_32_address0;
output   C_32_ce0;
output   C_32_we0;
output  [23:0] C_32_d0;
output  [7:0] C_32_address1;
output   C_32_ce1;
output   C_32_we1;
output  [23:0] C_32_d1;
output  [7:0] C_36_address0;
output   C_36_ce0;
output   C_36_we0;
output  [23:0] C_36_d0;
output  [7:0] C_36_address1;
output   C_36_ce1;
output   C_36_we1;
output  [23:0] C_36_d1;
output  [7:0] C_40_address0;
output   C_40_ce0;
output   C_40_we0;
output  [23:0] C_40_d0;
output  [7:0] C_40_address1;
output   C_40_ce1;
output   C_40_we1;
output  [23:0] C_40_d1;
output  [7:0] C_44_address0;
output   C_44_ce0;
output   C_44_we0;
output  [23:0] C_44_d0;
output  [7:0] C_44_address1;
output   C_44_ce1;
output   C_44_we1;
output  [23:0] C_44_d1;
output  [7:0] C_48_address0;
output   C_48_ce0;
output   C_48_we0;
output  [23:0] C_48_d0;
output  [7:0] C_48_address1;
output   C_48_ce1;
output   C_48_we1;
output  [23:0] C_48_d1;
output  [7:0] C_52_address0;
output   C_52_ce0;
output   C_52_we0;
output  [23:0] C_52_d0;
output  [7:0] C_52_address1;
output   C_52_ce1;
output   C_52_we1;
output  [23:0] C_52_d1;
output  [7:0] C_56_address0;
output   C_56_ce0;
output   C_56_we0;
output  [23:0] C_56_d0;
output  [7:0] C_56_address1;
output   C_56_ce1;
output   C_56_we1;
output  [23:0] C_56_d1;
output  [7:0] C_60_address0;
output   C_60_ce0;
output   C_60_we0;
output  [23:0] C_60_d0;
output  [7:0] C_60_address1;
output   C_60_ce1;
output   C_60_we1;
output  [23:0] C_60_d1;
output  [7:0] C_64_address0;
output   C_64_ce0;
output   C_64_we0;
output  [23:0] C_64_d0;
output  [7:0] C_64_address1;
output   C_64_ce1;
output   C_64_we1;
output  [23:0] C_64_d1;
output  [7:0] tmp_3_address0;
output   tmp_3_ce0;
input  [23:0] tmp_3_q0;
output  [7:0] tmp_3_address1;
output   tmp_3_ce1;
input  [23:0] tmp_3_q1;
output  [7:0] tmp_7_address0;
output   tmp_7_ce0;
input  [23:0] tmp_7_q0;
output  [7:0] tmp_7_address1;
output   tmp_7_ce1;
input  [23:0] tmp_7_q1;
output  [7:0] tmp_11_address0;
output   tmp_11_ce0;
input  [23:0] tmp_11_q0;
output  [7:0] tmp_11_address1;
output   tmp_11_ce1;
input  [23:0] tmp_11_q1;
output  [7:0] tmp_15_address0;
output   tmp_15_ce0;
input  [23:0] tmp_15_q0;
output  [7:0] tmp_15_address1;
output   tmp_15_ce1;
input  [23:0] tmp_15_q1;
output  [7:0] tmp_19_address0;
output   tmp_19_ce0;
input  [23:0] tmp_19_q0;
output  [7:0] tmp_19_address1;
output   tmp_19_ce1;
input  [23:0] tmp_19_q1;
output  [7:0] tmp_23_address0;
output   tmp_23_ce0;
input  [23:0] tmp_23_q0;
output  [7:0] tmp_23_address1;
output   tmp_23_ce1;
input  [23:0] tmp_23_q1;
output  [7:0] tmp_27_address0;
output   tmp_27_ce0;
input  [23:0] tmp_27_q0;
output  [7:0] tmp_27_address1;
output   tmp_27_ce1;
input  [23:0] tmp_27_q1;
output  [7:0] tmp_31_address0;
output   tmp_31_ce0;
input  [23:0] tmp_31_q0;
output  [7:0] tmp_31_address1;
output   tmp_31_ce1;
input  [23:0] tmp_31_q1;
output  [7:0] tmp_35_address0;
output   tmp_35_ce0;
input  [23:0] tmp_35_q0;
output  [7:0] tmp_35_address1;
output   tmp_35_ce1;
input  [23:0] tmp_35_q1;
output  [7:0] tmp_39_address0;
output   tmp_39_ce0;
input  [23:0] tmp_39_q0;
output  [7:0] tmp_39_address1;
output   tmp_39_ce1;
input  [23:0] tmp_39_q1;
output  [7:0] tmp_43_address0;
output   tmp_43_ce0;
input  [23:0] tmp_43_q0;
output  [7:0] tmp_43_address1;
output   tmp_43_ce1;
input  [23:0] tmp_43_q1;
output  [7:0] tmp_47_address0;
output   tmp_47_ce0;
input  [23:0] tmp_47_q0;
output  [7:0] tmp_47_address1;
output   tmp_47_ce1;
input  [23:0] tmp_47_q1;
output  [7:0] tmp_51_address0;
output   tmp_51_ce0;
input  [23:0] tmp_51_q0;
output  [7:0] tmp_51_address1;
output   tmp_51_ce1;
input  [23:0] tmp_51_q1;
output  [7:0] tmp_55_address0;
output   tmp_55_ce0;
input  [23:0] tmp_55_q0;
output  [7:0] tmp_55_address1;
output   tmp_55_ce1;
input  [23:0] tmp_55_q1;
output  [7:0] tmp_59_address0;
output   tmp_59_ce0;
input  [23:0] tmp_59_q0;
output  [7:0] tmp_59_address1;
output   tmp_59_ce1;
input  [23:0] tmp_59_q1;
output  [7:0] tmp_63_address0;
output   tmp_63_ce0;
input  [23:0] tmp_63_q0;
output  [7:0] tmp_63_address1;
output   tmp_63_ce1;
input  [23:0] tmp_63_q1;
input  [3:0] empty;
input  [16:0] conv7_i_3;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] tmp_1_reg_5707;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] tmp_reg_5661;
wire    ap_block_pp0_stage0_11001;
wire  signed [40:0] conv7_i_3_cast_fu_1508_p1;
reg  signed [40:0] conv7_i_3_cast_reg_5687;
wire   [0:0] tmp_1_fu_1520_p3;
wire   [63:0] zext_ln155_fu_1546_p1;
reg   [63:0] zext_ln155_reg_5711;
wire   [63:0] zext_ln155_2_fu_1586_p1;
reg   [63:0] zext_ln155_2_reg_5811;
reg   [3:0] tmp_16_reg_5911;
reg   [0:0] tmp_17_reg_5917;
wire   [0:0] tmp_2_fu_1681_p3;
reg   [0:0] tmp_2_reg_5922;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] add_ln155_fu_1719_p2;
reg   [23:0] add_ln155_reg_5927;
wire   [0:0] and_ln155_fu_1739_p2;
reg   [0:0] and_ln155_reg_5932;
wire   [0:0] icmp_ln155_1_fu_1779_p2;
reg   [0:0] icmp_ln155_1_reg_5937;
wire   [0:0] and_ln155_3_fu_1837_p2;
reg   [0:0] and_ln155_3_reg_5942;
wire   [0:0] and_ln155_4_fu_1843_p2;
reg   [0:0] and_ln155_4_reg_5948;
wire   [63:0] zext_ln155_3_fu_1858_p1;
reg   [63:0] zext_ln155_3_reg_5953;
wire   [63:0] zext_ln155_4_fu_1886_p1;
reg   [63:0] zext_ln155_4_reg_6053;
wire   [0:0] tmp_22_fu_1942_p3;
reg   [0:0] tmp_22_reg_6153;
wire   [23:0] add_ln155_1_fu_1980_p2;
reg   [23:0] add_ln155_1_reg_6158;
wire   [0:0] and_ln155_6_fu_2000_p2;
reg   [0:0] and_ln155_6_reg_6163;
wire   [0:0] icmp_ln155_4_fu_2040_p2;
reg   [0:0] icmp_ln155_4_reg_6168;
wire   [0:0] and_ln155_9_fu_2098_p2;
reg   [0:0] and_ln155_9_reg_6173;
wire   [0:0] and_ln155_10_fu_2104_p2;
reg   [0:0] and_ln155_10_reg_6179;
wire   [0:0] tmp_33_fu_2146_p3;
reg   [0:0] tmp_33_reg_6184;
wire   [23:0] add_ln155_2_fu_2184_p2;
reg   [23:0] add_ln155_2_reg_6189;
wire   [0:0] and_ln155_12_fu_2204_p2;
reg   [0:0] and_ln155_12_reg_6194;
wire   [0:0] icmp_ln155_7_fu_2244_p2;
reg   [0:0] icmp_ln155_7_reg_6199;
wire   [0:0] and_ln155_15_fu_2302_p2;
reg   [0:0] and_ln155_15_reg_6204;
wire   [0:0] and_ln155_16_fu_2308_p2;
reg   [0:0] and_ln155_16_reg_6210;
wire   [0:0] tmp_44_fu_2350_p3;
reg   [0:0] tmp_44_reg_6215;
wire   [23:0] add_ln155_3_fu_2388_p2;
reg   [23:0] add_ln155_3_reg_6220;
wire   [0:0] and_ln155_18_fu_2408_p2;
reg   [0:0] and_ln155_18_reg_6225;
wire   [0:0] icmp_ln155_10_fu_2448_p2;
reg   [0:0] icmp_ln155_10_reg_6230;
wire   [0:0] and_ln155_21_fu_2506_p2;
reg   [0:0] and_ln155_21_reg_6235;
wire   [0:0] and_ln155_22_fu_2512_p2;
reg   [0:0] and_ln155_22_reg_6241;
wire   [0:0] tmp_54_fu_2554_p3;
reg   [0:0] tmp_54_reg_6246;
wire   [23:0] add_ln155_4_fu_2592_p2;
reg   [23:0] add_ln155_4_reg_6251;
wire   [0:0] and_ln155_24_fu_2612_p2;
reg   [0:0] and_ln155_24_reg_6256;
wire   [0:0] icmp_ln155_13_fu_2652_p2;
reg   [0:0] icmp_ln155_13_reg_6261;
wire   [0:0] and_ln155_27_fu_2710_p2;
reg   [0:0] and_ln155_27_reg_6266;
wire   [0:0] and_ln155_28_fu_2716_p2;
reg   [0:0] and_ln155_28_reg_6272;
wire   [0:0] tmp_65_fu_2758_p3;
reg   [0:0] tmp_65_reg_6277;
wire   [23:0] add_ln155_5_fu_2796_p2;
reg   [23:0] add_ln155_5_reg_6282;
wire   [0:0] and_ln155_30_fu_2816_p2;
reg   [0:0] and_ln155_30_reg_6287;
wire   [0:0] icmp_ln155_16_fu_2856_p2;
reg   [0:0] icmp_ln155_16_reg_6292;
wire   [0:0] and_ln155_33_fu_2914_p2;
reg   [0:0] and_ln155_33_reg_6297;
wire   [0:0] and_ln155_34_fu_2920_p2;
reg   [0:0] and_ln155_34_reg_6303;
wire   [0:0] tmp_73_fu_2962_p3;
reg   [0:0] tmp_73_reg_6308;
wire   [23:0] add_ln155_6_fu_3000_p2;
reg   [23:0] add_ln155_6_reg_6313;
wire   [0:0] and_ln155_36_fu_3020_p2;
reg   [0:0] and_ln155_36_reg_6318;
wire   [0:0] icmp_ln155_19_fu_3060_p2;
reg   [0:0] icmp_ln155_19_reg_6323;
wire   [0:0] and_ln155_39_fu_3118_p2;
reg   [0:0] and_ln155_39_reg_6328;
wire   [0:0] and_ln155_40_fu_3124_p2;
reg   [0:0] and_ln155_40_reg_6334;
wire   [0:0] tmp_81_fu_3166_p3;
reg   [0:0] tmp_81_reg_6339;
wire   [23:0] add_ln155_7_fu_3204_p2;
reg   [23:0] add_ln155_7_reg_6344;
wire   [0:0] and_ln155_42_fu_3224_p2;
reg   [0:0] and_ln155_42_reg_6349;
wire   [0:0] icmp_ln155_22_fu_3264_p2;
reg   [0:0] icmp_ln155_22_reg_6354;
wire   [0:0] and_ln155_45_fu_3322_p2;
reg   [0:0] and_ln155_45_reg_6359;
wire   [0:0] and_ln155_46_fu_3328_p2;
reg   [0:0] and_ln155_46_reg_6365;
wire   [0:0] tmp_89_fu_3714_p3;
reg   [0:0] tmp_89_reg_6370;
wire   [23:0] add_ln155_8_fu_3752_p2;
reg   [23:0] add_ln155_8_reg_6375;
wire   [0:0] and_ln155_48_fu_3772_p2;
reg   [0:0] and_ln155_48_reg_6380;
wire   [0:0] icmp_ln155_25_fu_3812_p2;
reg   [0:0] icmp_ln155_25_reg_6385;
wire   [0:0] and_ln155_51_fu_3870_p2;
reg   [0:0] and_ln155_51_reg_6390;
wire   [0:0] and_ln155_52_fu_3876_p2;
reg   [0:0] and_ln155_52_reg_6396;
wire   [0:0] tmp_97_fu_3918_p3;
reg   [0:0] tmp_97_reg_6401;
wire   [23:0] add_ln155_9_fu_3956_p2;
reg   [23:0] add_ln155_9_reg_6406;
wire   [0:0] and_ln155_54_fu_3976_p2;
reg   [0:0] and_ln155_54_reg_6411;
wire   [0:0] icmp_ln155_28_fu_4016_p2;
reg   [0:0] icmp_ln155_28_reg_6416;
wire   [0:0] and_ln155_57_fu_4074_p2;
reg   [0:0] and_ln155_57_reg_6421;
wire   [0:0] and_ln155_58_fu_4080_p2;
reg   [0:0] and_ln155_58_reg_6427;
wire   [0:0] tmp_105_fu_4122_p3;
reg   [0:0] tmp_105_reg_6432;
wire   [23:0] add_ln155_10_fu_4160_p2;
reg   [23:0] add_ln155_10_reg_6437;
wire   [0:0] and_ln155_60_fu_4180_p2;
reg   [0:0] and_ln155_60_reg_6442;
wire   [0:0] icmp_ln155_31_fu_4220_p2;
reg   [0:0] icmp_ln155_31_reg_6447;
wire   [0:0] and_ln155_63_fu_4278_p2;
reg   [0:0] and_ln155_63_reg_6452;
wire   [0:0] and_ln155_64_fu_4284_p2;
reg   [0:0] and_ln155_64_reg_6458;
wire   [0:0] tmp_113_fu_4326_p3;
reg   [0:0] tmp_113_reg_6463;
wire   [23:0] add_ln155_11_fu_4364_p2;
reg   [23:0] add_ln155_11_reg_6468;
wire   [0:0] and_ln155_66_fu_4384_p2;
reg   [0:0] and_ln155_66_reg_6473;
wire   [0:0] icmp_ln155_34_fu_4424_p2;
reg   [0:0] icmp_ln155_34_reg_6478;
wire   [0:0] and_ln155_69_fu_4482_p2;
reg   [0:0] and_ln155_69_reg_6483;
wire   [0:0] and_ln155_70_fu_4488_p2;
reg   [0:0] and_ln155_70_reg_6489;
wire   [0:0] tmp_121_fu_4530_p3;
reg   [0:0] tmp_121_reg_6494;
wire   [23:0] add_ln155_12_fu_4568_p2;
reg   [23:0] add_ln155_12_reg_6499;
wire   [0:0] and_ln155_72_fu_4588_p2;
reg   [0:0] and_ln155_72_reg_6504;
wire   [0:0] icmp_ln155_37_fu_4628_p2;
reg   [0:0] icmp_ln155_37_reg_6509;
wire   [0:0] and_ln155_75_fu_4686_p2;
reg   [0:0] and_ln155_75_reg_6514;
wire   [0:0] and_ln155_76_fu_4692_p2;
reg   [0:0] and_ln155_76_reg_6520;
wire   [0:0] tmp_129_fu_4734_p3;
reg   [0:0] tmp_129_reg_6525;
wire   [23:0] add_ln155_13_fu_4772_p2;
reg   [23:0] add_ln155_13_reg_6530;
wire   [0:0] and_ln155_78_fu_4792_p2;
reg   [0:0] and_ln155_78_reg_6535;
wire   [0:0] icmp_ln155_40_fu_4832_p2;
reg   [0:0] icmp_ln155_40_reg_6540;
wire   [0:0] and_ln155_81_fu_4890_p2;
reg   [0:0] and_ln155_81_reg_6545;
wire   [0:0] and_ln155_82_fu_4896_p2;
reg   [0:0] and_ln155_82_reg_6551;
wire   [0:0] tmp_137_fu_4938_p3;
reg   [0:0] tmp_137_reg_6556;
wire   [23:0] add_ln155_14_fu_4976_p2;
reg   [23:0] add_ln155_14_reg_6561;
wire   [0:0] and_ln155_84_fu_4996_p2;
reg   [0:0] and_ln155_84_reg_6566;
wire   [0:0] icmp_ln155_43_fu_5036_p2;
reg   [0:0] icmp_ln155_43_reg_6571;
wire   [0:0] and_ln155_87_fu_5094_p2;
reg   [0:0] and_ln155_87_reg_6576;
wire   [0:0] and_ln155_88_fu_5100_p2;
reg   [0:0] and_ln155_88_reg_6582;
wire   [0:0] tmp_145_fu_5142_p3;
reg   [0:0] tmp_145_reg_6587;
wire   [23:0] add_ln155_15_fu_5180_p2;
reg   [23:0] add_ln155_15_reg_6592;
wire   [0:0] and_ln155_90_fu_5200_p2;
reg   [0:0] and_ln155_90_reg_6597;
wire   [0:0] icmp_ln155_46_fu_5240_p2;
reg   [0:0] icmp_ln155_46_reg_6602;
wire   [0:0] and_ln155_93_fu_5298_p2;
reg   [0:0] and_ln155_93_reg_6607;
wire   [0:0] and_ln155_94_fu_5304_p2;
reg   [0:0] and_ln155_94_reg_6613;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
reg   [8:0] i_fu_174;
wire   [8:0] add_ln152_fu_1634_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_i_1;
reg    tmp_3_ce1_local;
reg   [7:0] tmp_3_address1_local;
reg    tmp_3_ce0_local;
reg   [7:0] tmp_3_address0_local;
reg    tmp_7_ce1_local;
reg   [7:0] tmp_7_address1_local;
reg    tmp_7_ce0_local;
reg   [7:0] tmp_7_address0_local;
reg    tmp_11_ce1_local;
reg   [7:0] tmp_11_address1_local;
reg    tmp_11_ce0_local;
reg   [7:0] tmp_11_address0_local;
reg    tmp_15_ce1_local;
reg   [7:0] tmp_15_address1_local;
reg    tmp_15_ce0_local;
reg   [7:0] tmp_15_address0_local;
reg    tmp_19_ce1_local;
reg   [7:0] tmp_19_address1_local;
reg    tmp_19_ce0_local;
reg   [7:0] tmp_19_address0_local;
reg    tmp_23_ce1_local;
reg   [7:0] tmp_23_address1_local;
reg    tmp_23_ce0_local;
reg   [7:0] tmp_23_address0_local;
reg    tmp_27_ce1_local;
reg   [7:0] tmp_27_address1_local;
reg    tmp_27_ce0_local;
reg   [7:0] tmp_27_address0_local;
reg    tmp_31_ce1_local;
reg   [7:0] tmp_31_address1_local;
reg    tmp_31_ce0_local;
reg   [7:0] tmp_31_address0_local;
reg    tmp_35_ce1_local;
reg   [7:0] tmp_35_address1_local;
reg    tmp_35_ce0_local;
reg   [7:0] tmp_35_address0_local;
reg    tmp_39_ce1_local;
reg   [7:0] tmp_39_address1_local;
reg    tmp_39_ce0_local;
reg   [7:0] tmp_39_address0_local;
reg    tmp_43_ce1_local;
reg   [7:0] tmp_43_address1_local;
reg    tmp_43_ce0_local;
reg   [7:0] tmp_43_address0_local;
reg    tmp_47_ce1_local;
reg   [7:0] tmp_47_address1_local;
reg    tmp_47_ce0_local;
reg   [7:0] tmp_47_address0_local;
reg    tmp_51_ce1_local;
reg   [7:0] tmp_51_address1_local;
reg    tmp_51_ce0_local;
reg   [7:0] tmp_51_address0_local;
reg    tmp_55_ce1_local;
reg   [7:0] tmp_55_address1_local;
reg    tmp_55_ce0_local;
reg   [7:0] tmp_55_address0_local;
reg    tmp_59_ce1_local;
reg   [7:0] tmp_59_address1_local;
reg    tmp_59_ce0_local;
reg   [7:0] tmp_59_address0_local;
reg    tmp_63_ce1_local;
reg   [7:0] tmp_63_address1_local;
reg    tmp_63_ce0_local;
reg   [7:0] tmp_63_address0_local;
reg    C_12_we1_local;
reg   [23:0] C_12_d1_local;
wire   [23:0] select_ln155_3_fu_3366_p3;
reg    C_12_ce1_local;
reg   [7:0] C_12_address1_local;
reg    C_12_we0_local;
reg   [23:0] C_12_d0_local;
wire   [23:0] select_ln155_19_fu_3538_p3;
reg    C_12_ce0_local;
reg   [7:0] C_12_address0_local;
wire   [23:0] select_ln155_35_fu_5342_p3;
wire   [23:0] select_ln155_51_fu_5514_p3;
reg    C_28_we1_local;
reg   [23:0] C_28_d1_local;
wire   [23:0] select_ln155_7_fu_3409_p3;
reg    C_28_ce1_local;
reg   [7:0] C_28_address1_local;
reg    C_28_we0_local;
reg   [23:0] C_28_d0_local;
wire   [23:0] select_ln155_23_fu_3581_p3;
reg    C_28_ce0_local;
reg   [7:0] C_28_address0_local;
wire   [23:0] select_ln155_39_fu_5385_p3;
wire   [23:0] select_ln155_55_fu_5557_p3;
reg    C_44_we1_local;
reg   [23:0] C_44_d1_local;
wire   [23:0] select_ln155_11_fu_3452_p3;
reg    C_44_ce1_local;
reg   [7:0] C_44_address1_local;
reg    C_44_we0_local;
reg   [23:0] C_44_d0_local;
wire   [23:0] select_ln155_27_fu_3624_p3;
reg    C_44_ce0_local;
reg   [7:0] C_44_address0_local;
wire   [23:0] select_ln155_43_fu_5428_p3;
wire   [23:0] select_ln155_59_fu_5600_p3;
reg    C_60_we1_local;
reg   [23:0] C_60_d1_local;
wire   [23:0] select_ln155_15_fu_3495_p3;
reg    C_60_ce1_local;
reg   [7:0] C_60_address1_local;
reg    C_60_we0_local;
reg   [23:0] C_60_d0_local;
wire   [23:0] select_ln155_31_fu_3667_p3;
reg    C_60_ce0_local;
reg   [7:0] C_60_address0_local;
wire   [23:0] select_ln155_47_fu_5471_p3;
wire   [23:0] select_ln155_63_fu_5643_p3;
reg    C_8_we1_local;
reg   [23:0] C_8_d1_local;
reg    C_8_ce1_local;
reg   [7:0] C_8_address1_local;
reg    C_8_we0_local;
reg   [23:0] C_8_d0_local;
reg    C_8_ce0_local;
reg   [7:0] C_8_address0_local;
reg    C_24_we1_local;
reg   [23:0] C_24_d1_local;
reg    C_24_ce1_local;
reg   [7:0] C_24_address1_local;
reg    C_24_we0_local;
reg   [23:0] C_24_d0_local;
reg    C_24_ce0_local;
reg   [7:0] C_24_address0_local;
reg    C_40_we1_local;
reg   [23:0] C_40_d1_local;
reg    C_40_ce1_local;
reg   [7:0] C_40_address1_local;
reg    C_40_we0_local;
reg   [23:0] C_40_d0_local;
reg    C_40_ce0_local;
reg   [7:0] C_40_address0_local;
reg    C_56_we1_local;
reg   [23:0] C_56_d1_local;
reg    C_56_ce1_local;
reg   [7:0] C_56_address1_local;
reg    C_56_we0_local;
reg   [23:0] C_56_d0_local;
reg    C_56_ce0_local;
reg   [7:0] C_56_address0_local;
reg    C_4_we1_local;
reg   [23:0] C_4_d1_local;
reg    C_4_ce1_local;
reg   [7:0] C_4_address1_local;
reg    C_4_we0_local;
reg   [23:0] C_4_d0_local;
reg    C_4_ce0_local;
reg   [7:0] C_4_address0_local;
reg    C_20_we1_local;
reg   [23:0] C_20_d1_local;
reg    C_20_ce1_local;
reg   [7:0] C_20_address1_local;
reg    C_20_we0_local;
reg   [23:0] C_20_d0_local;
reg    C_20_ce0_local;
reg   [7:0] C_20_address0_local;
reg    C_36_we1_local;
reg   [23:0] C_36_d1_local;
reg    C_36_ce1_local;
reg   [7:0] C_36_address1_local;
reg    C_36_we0_local;
reg   [23:0] C_36_d0_local;
reg    C_36_ce0_local;
reg   [7:0] C_36_address0_local;
reg    C_52_we1_local;
reg   [23:0] C_52_d1_local;
reg    C_52_ce1_local;
reg   [7:0] C_52_address1_local;
reg    C_52_we0_local;
reg   [23:0] C_52_d0_local;
reg    C_52_ce0_local;
reg   [7:0] C_52_address0_local;
reg    C_16_we1_local;
reg   [23:0] C_16_d1_local;
reg    C_16_ce1_local;
reg   [7:0] C_16_address1_local;
reg    C_16_we0_local;
reg   [23:0] C_16_d0_local;
reg    C_16_ce0_local;
reg   [7:0] C_16_address0_local;
reg    C_32_we1_local;
reg   [23:0] C_32_d1_local;
reg    C_32_ce1_local;
reg   [7:0] C_32_address1_local;
reg    C_32_we0_local;
reg   [23:0] C_32_d0_local;
reg    C_32_ce0_local;
reg   [7:0] C_32_address0_local;
reg    C_48_we1_local;
reg   [23:0] C_48_d1_local;
reg    C_48_ce1_local;
reg   [7:0] C_48_address1_local;
reg    C_48_we0_local;
reg   [23:0] C_48_d0_local;
reg    C_48_ce0_local;
reg   [7:0] C_48_address0_local;
reg    C_64_we1_local;
reg   [23:0] C_64_d1_local;
reg    C_64_ce1_local;
reg   [7:0] C_64_address1_local;
reg    C_64_we0_local;
reg   [23:0] C_64_d0_local;
reg    C_64_ce0_local;
reg   [7:0] C_64_address0_local;
wire   [5:0] lshr_ln152_3_fu_1528_p4;
wire   [7:0] tmp_s_fu_1538_p3;
wire   [4:0] tmp_13_fu_1566_p4;
wire   [7:0] tmp_14_fu_1576_p4;
wire   [23:0] tmp_8_fu_1645_p9;
wire  signed [23:0] tmp_8_fu_1645_p11;
wire  signed [16:0] mul_ln155_fu_1672_p1;
wire  signed [40:0] mul_ln155_fu_1672_p2;
wire  signed [47:0] sext_ln155_1_fu_1677_p1;
wire   [0:0] tmp_4_fu_1699_p3;
wire   [23:0] trunc_ln155_s_fu_1689_p4;
wire   [23:0] zext_ln155_1_fu_1715_p1;
wire   [0:0] tmp_6_fu_1725_p3;
wire   [0:0] tmp_5_fu_1707_p3;
wire   [0:0] xor_ln155_fu_1733_p2;
wire   [1:0] tmp_10_fu_1753_p4;
wire   [2:0] tmp_12_fu_1769_p4;
wire   [0:0] icmp_ln155_2_fu_1785_p2;
wire   [0:0] tmp_9_fu_1745_p3;
wire   [0:0] icmp_ln155_fu_1763_p2;
wire   [0:0] xor_ln155_1_fu_1799_p2;
wire   [0:0] and_ln155_1_fu_1805_p2;
wire   [0:0] select_ln155_fu_1791_p3;
wire   [0:0] xor_ln155_2_fu_1819_p2;
wire   [0:0] or_ln155_fu_1825_p2;
wire   [0:0] xor_ln155_3_fu_1831_p2;
wire   [0:0] select_ln155_1_fu_1811_p3;
wire   [7:0] tmp_18_fu_1849_p5;
wire   [7:0] tmp_20_fu_1878_p4;
wire   [23:0] tmp_21_fu_1906_p9;
wire  signed [23:0] tmp_21_fu_1906_p11;
wire  signed [16:0] mul_ln155_1_fu_1933_p1;
wire  signed [40:0] mul_ln155_1_fu_1933_p2;
wire  signed [47:0] sext_ln155_3_fu_1938_p1;
wire   [0:0] tmp_24_fu_1960_p3;
wire   [23:0] trunc_ln155_1_fu_1950_p4;
wire   [23:0] zext_ln155_5_fu_1976_p1;
wire   [0:0] tmp_26_fu_1986_p3;
wire   [0:0] tmp_25_fu_1968_p3;
wire   [0:0] xor_ln155_5_fu_1994_p2;
wire   [1:0] tmp_29_fu_2014_p4;
wire   [2:0] tmp_30_fu_2030_p4;
wire   [0:0] icmp_ln155_5_fu_2046_p2;
wire   [0:0] tmp_28_fu_2006_p3;
wire   [0:0] icmp_ln155_3_fu_2024_p2;
wire   [0:0] xor_ln155_6_fu_2060_p2;
wire   [0:0] and_ln155_7_fu_2066_p2;
wire   [0:0] select_ln155_4_fu_2052_p3;
wire   [0:0] xor_ln155_7_fu_2080_p2;
wire   [0:0] or_ln155_3_fu_2086_p2;
wire   [0:0] xor_ln155_8_fu_2092_p2;
wire   [0:0] select_ln155_5_fu_2072_p3;
wire   [23:0] tmp_32_fu_2110_p9;
wire  signed [23:0] tmp_32_fu_2110_p11;
wire  signed [16:0] mul_ln155_2_fu_2137_p1;
wire  signed [40:0] mul_ln155_2_fu_2137_p2;
wire  signed [47:0] sext_ln155_5_fu_2142_p1;
wire   [0:0] tmp_34_fu_2164_p3;
wire   [23:0] trunc_ln155_2_fu_2154_p4;
wire   [23:0] zext_ln155_6_fu_2180_p1;
wire   [0:0] tmp_37_fu_2190_p3;
wire   [0:0] tmp_36_fu_2172_p3;
wire   [0:0] xor_ln155_10_fu_2198_p2;
wire   [1:0] tmp_40_fu_2218_p4;
wire   [2:0] tmp_41_fu_2234_p4;
wire   [0:0] icmp_ln155_8_fu_2250_p2;
wire   [0:0] tmp_38_fu_2210_p3;
wire   [0:0] icmp_ln155_6_fu_2228_p2;
wire   [0:0] xor_ln155_11_fu_2264_p2;
wire   [0:0] and_ln155_13_fu_2270_p2;
wire   [0:0] select_ln155_8_fu_2256_p3;
wire   [0:0] xor_ln155_12_fu_2284_p2;
wire   [0:0] or_ln155_6_fu_2290_p2;
wire   [0:0] xor_ln155_13_fu_2296_p2;
wire   [0:0] select_ln155_9_fu_2276_p3;
wire   [23:0] tmp_42_fu_2314_p9;
wire  signed [23:0] tmp_42_fu_2314_p11;
wire  signed [16:0] mul_ln155_3_fu_2341_p1;
wire  signed [40:0] mul_ln155_3_fu_2341_p2;
wire  signed [47:0] sext_ln155_7_fu_2346_p1;
wire   [0:0] tmp_45_fu_2368_p3;
wire   [23:0] trunc_ln155_3_fu_2358_p4;
wire   [23:0] zext_ln155_7_fu_2384_p1;
wire   [0:0] tmp_48_fu_2394_p3;
wire   [0:0] tmp_46_fu_2376_p3;
wire   [0:0] xor_ln155_15_fu_2402_p2;
wire   [1:0] tmp_50_fu_2422_p4;
wire   [2:0] tmp_52_fu_2438_p4;
wire   [0:0] icmp_ln155_11_fu_2454_p2;
wire   [0:0] tmp_49_fu_2414_p3;
wire   [0:0] icmp_ln155_9_fu_2432_p2;
wire   [0:0] xor_ln155_16_fu_2468_p2;
wire   [0:0] and_ln155_19_fu_2474_p2;
wire   [0:0] select_ln155_12_fu_2460_p3;
wire   [0:0] xor_ln155_17_fu_2488_p2;
wire   [0:0] or_ln155_9_fu_2494_p2;
wire   [0:0] xor_ln155_18_fu_2500_p2;
wire   [0:0] select_ln155_13_fu_2480_p3;
wire   [23:0] tmp_53_fu_2518_p9;
wire  signed [23:0] tmp_53_fu_2518_p11;
wire  signed [16:0] mul_ln155_4_fu_2545_p1;
wire  signed [40:0] mul_ln155_4_fu_2545_p2;
wire  signed [47:0] sext_ln155_9_fu_2550_p1;
wire   [0:0] tmp_56_fu_2572_p3;
wire   [23:0] trunc_ln155_4_fu_2562_p4;
wire   [23:0] zext_ln155_8_fu_2588_p1;
wire   [0:0] tmp_58_fu_2598_p3;
wire   [0:0] tmp_57_fu_2580_p3;
wire   [0:0] xor_ln155_20_fu_2606_p2;
wire   [1:0] tmp_61_fu_2626_p4;
wire   [2:0] tmp_62_fu_2642_p4;
wire   [0:0] icmp_ln155_14_fu_2658_p2;
wire   [0:0] tmp_60_fu_2618_p3;
wire   [0:0] icmp_ln155_12_fu_2636_p2;
wire   [0:0] xor_ln155_21_fu_2672_p2;
wire   [0:0] and_ln155_25_fu_2678_p2;
wire   [0:0] select_ln155_16_fu_2664_p3;
wire   [0:0] xor_ln155_22_fu_2692_p2;
wire   [0:0] or_ln155_12_fu_2698_p2;
wire   [0:0] xor_ln155_23_fu_2704_p2;
wire   [0:0] select_ln155_17_fu_2684_p3;
wire   [23:0] tmp_64_fu_2722_p9;
wire  signed [23:0] tmp_64_fu_2722_p11;
wire  signed [16:0] mul_ln155_5_fu_2749_p1;
wire  signed [40:0] mul_ln155_5_fu_2749_p2;
wire  signed [47:0] sext_ln155_11_fu_2754_p1;
wire   [0:0] tmp_66_fu_2776_p3;
wire   [23:0] trunc_ln155_5_fu_2766_p4;
wire   [23:0] zext_ln155_9_fu_2792_p1;
wire   [0:0] tmp_68_fu_2802_p3;
wire   [0:0] tmp_67_fu_2784_p3;
wire   [0:0] xor_ln155_25_fu_2810_p2;
wire   [1:0] tmp_70_fu_2830_p4;
wire   [2:0] tmp_71_fu_2846_p4;
wire   [0:0] icmp_ln155_17_fu_2862_p2;
wire   [0:0] tmp_69_fu_2822_p3;
wire   [0:0] icmp_ln155_15_fu_2840_p2;
wire   [0:0] xor_ln155_26_fu_2876_p2;
wire   [0:0] and_ln155_31_fu_2882_p2;
wire   [0:0] select_ln155_20_fu_2868_p3;
wire   [0:0] xor_ln155_27_fu_2896_p2;
wire   [0:0] or_ln155_15_fu_2902_p2;
wire   [0:0] xor_ln155_28_fu_2908_p2;
wire   [0:0] select_ln155_21_fu_2888_p3;
wire   [23:0] tmp_72_fu_2926_p9;
wire  signed [23:0] tmp_72_fu_2926_p11;
wire  signed [16:0] mul_ln155_6_fu_2953_p1;
wire  signed [40:0] mul_ln155_6_fu_2953_p2;
wire  signed [47:0] sext_ln155_13_fu_2958_p1;
wire   [0:0] tmp_74_fu_2980_p3;
wire   [23:0] trunc_ln155_6_fu_2970_p4;
wire   [23:0] zext_ln155_10_fu_2996_p1;
wire   [0:0] tmp_76_fu_3006_p3;
wire   [0:0] tmp_75_fu_2988_p3;
wire   [0:0] xor_ln155_30_fu_3014_p2;
wire   [1:0] tmp_78_fu_3034_p4;
wire   [2:0] tmp_79_fu_3050_p4;
wire   [0:0] icmp_ln155_20_fu_3066_p2;
wire   [0:0] tmp_77_fu_3026_p3;
wire   [0:0] icmp_ln155_18_fu_3044_p2;
wire   [0:0] xor_ln155_31_fu_3080_p2;
wire   [0:0] and_ln155_37_fu_3086_p2;
wire   [0:0] select_ln155_24_fu_3072_p3;
wire   [0:0] xor_ln155_32_fu_3100_p2;
wire   [0:0] or_ln155_18_fu_3106_p2;
wire   [0:0] xor_ln155_33_fu_3112_p2;
wire   [0:0] select_ln155_25_fu_3092_p3;
wire   [23:0] tmp_80_fu_3130_p9;
wire  signed [23:0] tmp_80_fu_3130_p11;
wire  signed [16:0] mul_ln155_7_fu_3157_p1;
wire  signed [40:0] mul_ln155_7_fu_3157_p2;
wire  signed [47:0] sext_ln155_15_fu_3162_p1;
wire   [0:0] tmp_82_fu_3184_p3;
wire   [23:0] trunc_ln155_7_fu_3174_p4;
wire   [23:0] zext_ln155_11_fu_3200_p1;
wire   [0:0] tmp_84_fu_3210_p3;
wire   [0:0] tmp_83_fu_3192_p3;
wire   [0:0] xor_ln155_35_fu_3218_p2;
wire   [1:0] tmp_86_fu_3238_p4;
wire   [2:0] tmp_87_fu_3254_p4;
wire   [0:0] icmp_ln155_23_fu_3270_p2;
wire   [0:0] tmp_85_fu_3230_p3;
wire   [0:0] icmp_ln155_21_fu_3248_p2;
wire   [0:0] xor_ln155_36_fu_3284_p2;
wire   [0:0] and_ln155_43_fu_3290_p2;
wire   [0:0] select_ln155_28_fu_3276_p3;
wire   [0:0] xor_ln155_37_fu_3304_p2;
wire   [0:0] or_ln155_21_fu_3310_p2;
wire   [0:0] xor_ln155_38_fu_3316_p2;
wire   [0:0] select_ln155_29_fu_3296_p3;
wire   [0:0] and_ln155_2_fu_3334_p2;
wire   [0:0] or_ln155_1_fu_3338_p2;
wire   [0:0] xor_ln155_4_fu_3343_p2;
wire   [0:0] and_ln155_5_fu_3349_p2;
wire   [0:0] or_ln155_2_fu_3361_p2;
wire   [23:0] select_ln155_2_fu_3354_p3;
wire   [0:0] and_ln155_8_fu_3377_p2;
wire   [0:0] or_ln155_4_fu_3381_p2;
wire   [0:0] xor_ln155_9_fu_3386_p2;
wire   [0:0] and_ln155_11_fu_3392_p2;
wire   [0:0] or_ln155_5_fu_3404_p2;
wire   [23:0] select_ln155_6_fu_3397_p3;
wire   [0:0] and_ln155_14_fu_3420_p2;
wire   [0:0] or_ln155_7_fu_3424_p2;
wire   [0:0] xor_ln155_14_fu_3429_p2;
wire   [0:0] and_ln155_17_fu_3435_p2;
wire   [0:0] or_ln155_8_fu_3447_p2;
wire   [23:0] select_ln155_10_fu_3440_p3;
wire   [0:0] and_ln155_20_fu_3463_p2;
wire   [0:0] or_ln155_10_fu_3467_p2;
wire   [0:0] xor_ln155_19_fu_3472_p2;
wire   [0:0] and_ln155_23_fu_3478_p2;
wire   [0:0] or_ln155_11_fu_3490_p2;
wire   [23:0] select_ln155_14_fu_3483_p3;
wire   [0:0] and_ln155_26_fu_3506_p2;
wire   [0:0] or_ln155_13_fu_3510_p2;
wire   [0:0] xor_ln155_24_fu_3515_p2;
wire   [0:0] and_ln155_29_fu_3521_p2;
wire   [0:0] or_ln155_14_fu_3533_p2;
wire   [23:0] select_ln155_18_fu_3526_p3;
wire   [0:0] and_ln155_32_fu_3549_p2;
wire   [0:0] or_ln155_16_fu_3553_p2;
wire   [0:0] xor_ln155_29_fu_3558_p2;
wire   [0:0] and_ln155_35_fu_3564_p2;
wire   [0:0] or_ln155_17_fu_3576_p2;
wire   [23:0] select_ln155_22_fu_3569_p3;
wire   [0:0] and_ln155_38_fu_3592_p2;
wire   [0:0] or_ln155_19_fu_3596_p2;
wire   [0:0] xor_ln155_34_fu_3601_p2;
wire   [0:0] and_ln155_41_fu_3607_p2;
wire   [0:0] or_ln155_20_fu_3619_p2;
wire   [23:0] select_ln155_26_fu_3612_p3;
wire   [0:0] and_ln155_44_fu_3635_p2;
wire   [0:0] or_ln155_22_fu_3639_p2;
wire   [0:0] xor_ln155_39_fu_3644_p2;
wire   [0:0] and_ln155_47_fu_3650_p2;
wire   [0:0] or_ln155_23_fu_3662_p2;
wire   [23:0] select_ln155_30_fu_3655_p3;
wire   [23:0] tmp_88_fu_3678_p9;
wire  signed [23:0] tmp_88_fu_3678_p11;
wire  signed [16:0] mul_ln155_8_fu_3705_p1;
wire  signed [40:0] mul_ln155_8_fu_3705_p2;
wire  signed [47:0] sext_ln155_17_fu_3710_p1;
wire   [0:0] tmp_90_fu_3732_p3;
wire   [23:0] trunc_ln155_8_fu_3722_p4;
wire   [23:0] zext_ln155_12_fu_3748_p1;
wire   [0:0] tmp_92_fu_3758_p3;
wire   [0:0] tmp_91_fu_3740_p3;
wire   [0:0] xor_ln155_40_fu_3766_p2;
wire   [1:0] tmp_94_fu_3786_p4;
wire   [2:0] tmp_95_fu_3802_p4;
wire   [0:0] icmp_ln155_26_fu_3818_p2;
wire   [0:0] tmp_93_fu_3778_p3;
wire   [0:0] icmp_ln155_24_fu_3796_p2;
wire   [0:0] xor_ln155_41_fu_3832_p2;
wire   [0:0] and_ln155_49_fu_3838_p2;
wire   [0:0] select_ln155_32_fu_3824_p3;
wire   [0:0] xor_ln155_42_fu_3852_p2;
wire   [0:0] or_ln155_24_fu_3858_p2;
wire   [0:0] xor_ln155_43_fu_3864_p2;
wire   [0:0] select_ln155_33_fu_3844_p3;
wire   [23:0] tmp_96_fu_3882_p9;
wire  signed [23:0] tmp_96_fu_3882_p11;
wire  signed [16:0] mul_ln155_9_fu_3909_p1;
wire  signed [40:0] mul_ln155_9_fu_3909_p2;
wire  signed [47:0] sext_ln155_19_fu_3914_p1;
wire   [0:0] tmp_98_fu_3936_p3;
wire   [23:0] trunc_ln155_9_fu_3926_p4;
wire   [23:0] zext_ln155_13_fu_3952_p1;
wire   [0:0] tmp_100_fu_3962_p3;
wire   [0:0] tmp_99_fu_3944_p3;
wire   [0:0] xor_ln155_45_fu_3970_p2;
wire   [1:0] tmp_102_fu_3990_p4;
wire   [2:0] tmp_103_fu_4006_p4;
wire   [0:0] icmp_ln155_29_fu_4022_p2;
wire   [0:0] tmp_101_fu_3982_p3;
wire   [0:0] icmp_ln155_27_fu_4000_p2;
wire   [0:0] xor_ln155_46_fu_4036_p2;
wire   [0:0] and_ln155_55_fu_4042_p2;
wire   [0:0] select_ln155_36_fu_4028_p3;
wire   [0:0] xor_ln155_47_fu_4056_p2;
wire   [0:0] or_ln155_27_fu_4062_p2;
wire   [0:0] xor_ln155_48_fu_4068_p2;
wire   [0:0] select_ln155_37_fu_4048_p3;
wire   [23:0] tmp_104_fu_4086_p9;
wire  signed [23:0] tmp_104_fu_4086_p11;
wire  signed [16:0] mul_ln155_10_fu_4113_p1;
wire  signed [40:0] mul_ln155_10_fu_4113_p2;
wire  signed [47:0] sext_ln155_21_fu_4118_p1;
wire   [0:0] tmp_106_fu_4140_p3;
wire   [23:0] trunc_ln155_10_fu_4130_p4;
wire   [23:0] zext_ln155_14_fu_4156_p1;
wire   [0:0] tmp_108_fu_4166_p3;
wire   [0:0] tmp_107_fu_4148_p3;
wire   [0:0] xor_ln155_50_fu_4174_p2;
wire   [1:0] tmp_110_fu_4194_p4;
wire   [2:0] tmp_111_fu_4210_p4;
wire   [0:0] icmp_ln155_32_fu_4226_p2;
wire   [0:0] tmp_109_fu_4186_p3;
wire   [0:0] icmp_ln155_30_fu_4204_p2;
wire   [0:0] xor_ln155_51_fu_4240_p2;
wire   [0:0] and_ln155_61_fu_4246_p2;
wire   [0:0] select_ln155_40_fu_4232_p3;
wire   [0:0] xor_ln155_52_fu_4260_p2;
wire   [0:0] or_ln155_30_fu_4266_p2;
wire   [0:0] xor_ln155_53_fu_4272_p2;
wire   [0:0] select_ln155_41_fu_4252_p3;
wire   [23:0] tmp_112_fu_4290_p9;
wire  signed [23:0] tmp_112_fu_4290_p11;
wire  signed [16:0] mul_ln155_11_fu_4317_p1;
wire  signed [40:0] mul_ln155_11_fu_4317_p2;
wire  signed [47:0] sext_ln155_23_fu_4322_p1;
wire   [0:0] tmp_114_fu_4344_p3;
wire   [23:0] trunc_ln155_11_fu_4334_p4;
wire   [23:0] zext_ln155_15_fu_4360_p1;
wire   [0:0] tmp_116_fu_4370_p3;
wire   [0:0] tmp_115_fu_4352_p3;
wire   [0:0] xor_ln155_55_fu_4378_p2;
wire   [1:0] tmp_118_fu_4398_p4;
wire   [2:0] tmp_119_fu_4414_p4;
wire   [0:0] icmp_ln155_35_fu_4430_p2;
wire   [0:0] tmp_117_fu_4390_p3;
wire   [0:0] icmp_ln155_33_fu_4408_p2;
wire   [0:0] xor_ln155_56_fu_4444_p2;
wire   [0:0] and_ln155_67_fu_4450_p2;
wire   [0:0] select_ln155_44_fu_4436_p3;
wire   [0:0] xor_ln155_57_fu_4464_p2;
wire   [0:0] or_ln155_33_fu_4470_p2;
wire   [0:0] xor_ln155_58_fu_4476_p2;
wire   [0:0] select_ln155_45_fu_4456_p3;
wire   [23:0] tmp_120_fu_4494_p9;
wire  signed [23:0] tmp_120_fu_4494_p11;
wire  signed [16:0] mul_ln155_12_fu_4521_p1;
wire  signed [40:0] mul_ln155_12_fu_4521_p2;
wire  signed [47:0] sext_ln155_25_fu_4526_p1;
wire   [0:0] tmp_122_fu_4548_p3;
wire   [23:0] trunc_ln155_12_fu_4538_p4;
wire   [23:0] zext_ln155_16_fu_4564_p1;
wire   [0:0] tmp_124_fu_4574_p3;
wire   [0:0] tmp_123_fu_4556_p3;
wire   [0:0] xor_ln155_60_fu_4582_p2;
wire   [1:0] tmp_126_fu_4602_p4;
wire   [2:0] tmp_127_fu_4618_p4;
wire   [0:0] icmp_ln155_38_fu_4634_p2;
wire   [0:0] tmp_125_fu_4594_p3;
wire   [0:0] icmp_ln155_36_fu_4612_p2;
wire   [0:0] xor_ln155_61_fu_4648_p2;
wire   [0:0] and_ln155_73_fu_4654_p2;
wire   [0:0] select_ln155_48_fu_4640_p3;
wire   [0:0] xor_ln155_62_fu_4668_p2;
wire   [0:0] or_ln155_36_fu_4674_p2;
wire   [0:0] xor_ln155_63_fu_4680_p2;
wire   [0:0] select_ln155_49_fu_4660_p3;
wire   [23:0] tmp_128_fu_4698_p9;
wire  signed [23:0] tmp_128_fu_4698_p11;
wire  signed [16:0] mul_ln155_13_fu_4725_p1;
wire  signed [40:0] mul_ln155_13_fu_4725_p2;
wire  signed [47:0] sext_ln155_27_fu_4730_p1;
wire   [0:0] tmp_130_fu_4752_p3;
wire   [23:0] trunc_ln155_13_fu_4742_p4;
wire   [23:0] zext_ln155_17_fu_4768_p1;
wire   [0:0] tmp_132_fu_4778_p3;
wire   [0:0] tmp_131_fu_4760_p3;
wire   [0:0] xor_ln155_65_fu_4786_p2;
wire   [1:0] tmp_134_fu_4806_p4;
wire   [2:0] tmp_135_fu_4822_p4;
wire   [0:0] icmp_ln155_41_fu_4838_p2;
wire   [0:0] tmp_133_fu_4798_p3;
wire   [0:0] icmp_ln155_39_fu_4816_p2;
wire   [0:0] xor_ln155_66_fu_4852_p2;
wire   [0:0] and_ln155_79_fu_4858_p2;
wire   [0:0] select_ln155_52_fu_4844_p3;
wire   [0:0] xor_ln155_67_fu_4872_p2;
wire   [0:0] or_ln155_39_fu_4878_p2;
wire   [0:0] xor_ln155_68_fu_4884_p2;
wire   [0:0] select_ln155_53_fu_4864_p3;
wire   [23:0] tmp_136_fu_4902_p9;
wire  signed [23:0] tmp_136_fu_4902_p11;
wire  signed [16:0] mul_ln155_14_fu_4929_p1;
wire  signed [40:0] mul_ln155_14_fu_4929_p2;
wire  signed [47:0] sext_ln155_29_fu_4934_p1;
wire   [0:0] tmp_138_fu_4956_p3;
wire   [23:0] trunc_ln155_14_fu_4946_p4;
wire   [23:0] zext_ln155_18_fu_4972_p1;
wire   [0:0] tmp_140_fu_4982_p3;
wire   [0:0] tmp_139_fu_4964_p3;
wire   [0:0] xor_ln155_70_fu_4990_p2;
wire   [1:0] tmp_142_fu_5010_p4;
wire   [2:0] tmp_143_fu_5026_p4;
wire   [0:0] icmp_ln155_44_fu_5042_p2;
wire   [0:0] tmp_141_fu_5002_p3;
wire   [0:0] icmp_ln155_42_fu_5020_p2;
wire   [0:0] xor_ln155_71_fu_5056_p2;
wire   [0:0] and_ln155_85_fu_5062_p2;
wire   [0:0] select_ln155_56_fu_5048_p3;
wire   [0:0] xor_ln155_72_fu_5076_p2;
wire   [0:0] or_ln155_42_fu_5082_p2;
wire   [0:0] xor_ln155_73_fu_5088_p2;
wire   [0:0] select_ln155_57_fu_5068_p3;
wire   [23:0] tmp_144_fu_5106_p9;
wire  signed [23:0] tmp_144_fu_5106_p11;
wire  signed [16:0] mul_ln155_15_fu_5133_p1;
wire  signed [40:0] mul_ln155_15_fu_5133_p2;
wire  signed [47:0] sext_ln155_31_fu_5138_p1;
wire   [0:0] tmp_146_fu_5160_p3;
wire   [23:0] trunc_ln155_15_fu_5150_p4;
wire   [23:0] zext_ln155_19_fu_5176_p1;
wire   [0:0] tmp_148_fu_5186_p3;
wire   [0:0] tmp_147_fu_5168_p3;
wire   [0:0] xor_ln155_75_fu_5194_p2;
wire   [1:0] tmp_150_fu_5214_p4;
wire   [2:0] tmp_151_fu_5230_p4;
wire   [0:0] icmp_ln155_47_fu_5246_p2;
wire   [0:0] tmp_149_fu_5206_p3;
wire   [0:0] icmp_ln155_45_fu_5224_p2;
wire   [0:0] xor_ln155_76_fu_5260_p2;
wire   [0:0] and_ln155_91_fu_5266_p2;
wire   [0:0] select_ln155_60_fu_5252_p3;
wire   [0:0] xor_ln155_77_fu_5280_p2;
wire   [0:0] or_ln155_45_fu_5286_p2;
wire   [0:0] xor_ln155_78_fu_5292_p2;
wire   [0:0] select_ln155_61_fu_5272_p3;
wire   [0:0] and_ln155_50_fu_5310_p2;
wire   [0:0] or_ln155_25_fu_5314_p2;
wire   [0:0] xor_ln155_44_fu_5319_p2;
wire   [0:0] and_ln155_53_fu_5325_p2;
wire   [0:0] or_ln155_26_fu_5337_p2;
wire   [23:0] select_ln155_34_fu_5330_p3;
wire   [0:0] and_ln155_56_fu_5353_p2;
wire   [0:0] or_ln155_28_fu_5357_p2;
wire   [0:0] xor_ln155_49_fu_5362_p2;
wire   [0:0] and_ln155_59_fu_5368_p2;
wire   [0:0] or_ln155_29_fu_5380_p2;
wire   [23:0] select_ln155_38_fu_5373_p3;
wire   [0:0] and_ln155_62_fu_5396_p2;
wire   [0:0] or_ln155_31_fu_5400_p2;
wire   [0:0] xor_ln155_54_fu_5405_p2;
wire   [0:0] and_ln155_65_fu_5411_p2;
wire   [0:0] or_ln155_32_fu_5423_p2;
wire   [23:0] select_ln155_42_fu_5416_p3;
wire   [0:0] and_ln155_68_fu_5439_p2;
wire   [0:0] or_ln155_34_fu_5443_p2;
wire   [0:0] xor_ln155_59_fu_5448_p2;
wire   [0:0] and_ln155_71_fu_5454_p2;
wire   [0:0] or_ln155_35_fu_5466_p2;
wire   [23:0] select_ln155_46_fu_5459_p3;
wire   [0:0] and_ln155_74_fu_5482_p2;
wire   [0:0] or_ln155_37_fu_5486_p2;
wire   [0:0] xor_ln155_64_fu_5491_p2;
wire   [0:0] and_ln155_77_fu_5497_p2;
wire   [0:0] or_ln155_38_fu_5509_p2;
wire   [23:0] select_ln155_50_fu_5502_p3;
wire   [0:0] and_ln155_80_fu_5525_p2;
wire   [0:0] or_ln155_40_fu_5529_p2;
wire   [0:0] xor_ln155_69_fu_5534_p2;
wire   [0:0] and_ln155_83_fu_5540_p2;
wire   [0:0] or_ln155_41_fu_5552_p2;
wire   [23:0] select_ln155_54_fu_5545_p3;
wire   [0:0] and_ln155_86_fu_5568_p2;
wire   [0:0] or_ln155_43_fu_5572_p2;
wire   [0:0] xor_ln155_74_fu_5577_p2;
wire   [0:0] and_ln155_89_fu_5583_p2;
wire   [0:0] or_ln155_44_fu_5595_p2;
wire   [23:0] select_ln155_58_fu_5588_p3;
wire   [0:0] and_ln155_92_fu_5611_p2;
wire   [0:0] or_ln155_46_fu_5615_p2;
wire   [0:0] xor_ln155_79_fu_5620_p2;
wire   [0:0] and_ln155_95_fu_5626_p2;
wire   [0:0] or_ln155_47_fu_5638_p2;
wire   [23:0] select_ln155_62_fu_5631_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_8_fu_1645_p1;
wire   [3:0] tmp_8_fu_1645_p3;
wire  signed [3:0] tmp_8_fu_1645_p5;
wire  signed [3:0] tmp_8_fu_1645_p7;
wire   [3:0] tmp_21_fu_1906_p1;
wire   [3:0] tmp_21_fu_1906_p3;
wire  signed [3:0] tmp_21_fu_1906_p5;
wire  signed [3:0] tmp_21_fu_1906_p7;
wire   [3:0] tmp_32_fu_2110_p1;
wire   [3:0] tmp_32_fu_2110_p3;
wire  signed [3:0] tmp_32_fu_2110_p5;
wire  signed [3:0] tmp_32_fu_2110_p7;
wire   [3:0] tmp_42_fu_2314_p1;
wire   [3:0] tmp_42_fu_2314_p3;
wire  signed [3:0] tmp_42_fu_2314_p5;
wire  signed [3:0] tmp_42_fu_2314_p7;
wire   [3:0] tmp_53_fu_2518_p1;
wire   [3:0] tmp_53_fu_2518_p3;
wire  signed [3:0] tmp_53_fu_2518_p5;
wire  signed [3:0] tmp_53_fu_2518_p7;
wire   [3:0] tmp_64_fu_2722_p1;
wire   [3:0] tmp_64_fu_2722_p3;
wire  signed [3:0] tmp_64_fu_2722_p5;
wire  signed [3:0] tmp_64_fu_2722_p7;
wire   [3:0] tmp_72_fu_2926_p1;
wire   [3:0] tmp_72_fu_2926_p3;
wire  signed [3:0] tmp_72_fu_2926_p5;
wire  signed [3:0] tmp_72_fu_2926_p7;
wire   [3:0] tmp_80_fu_3130_p1;
wire   [3:0] tmp_80_fu_3130_p3;
wire  signed [3:0] tmp_80_fu_3130_p5;
wire  signed [3:0] tmp_80_fu_3130_p7;
wire   [3:0] tmp_88_fu_3678_p1;
wire   [3:0] tmp_88_fu_3678_p3;
wire  signed [3:0] tmp_88_fu_3678_p5;
wire  signed [3:0] tmp_88_fu_3678_p7;
wire   [3:0] tmp_96_fu_3882_p1;
wire   [3:0] tmp_96_fu_3882_p3;
wire  signed [3:0] tmp_96_fu_3882_p5;
wire  signed [3:0] tmp_96_fu_3882_p7;
wire   [3:0] tmp_104_fu_4086_p1;
wire   [3:0] tmp_104_fu_4086_p3;
wire  signed [3:0] tmp_104_fu_4086_p5;
wire  signed [3:0] tmp_104_fu_4086_p7;
wire   [3:0] tmp_112_fu_4290_p1;
wire   [3:0] tmp_112_fu_4290_p3;
wire  signed [3:0] tmp_112_fu_4290_p5;
wire  signed [3:0] tmp_112_fu_4290_p7;
wire   [3:0] tmp_120_fu_4494_p1;
wire   [3:0] tmp_120_fu_4494_p3;
wire  signed [3:0] tmp_120_fu_4494_p5;
wire  signed [3:0] tmp_120_fu_4494_p7;
wire   [3:0] tmp_128_fu_4698_p1;
wire   [3:0] tmp_128_fu_4698_p3;
wire  signed [3:0] tmp_128_fu_4698_p5;
wire  signed [3:0] tmp_128_fu_4698_p7;
wire   [3:0] tmp_136_fu_4902_p1;
wire   [3:0] tmp_136_fu_4902_p3;
wire  signed [3:0] tmp_136_fu_4902_p5;
wire  signed [3:0] tmp_136_fu_4902_p7;
wire   [3:0] tmp_144_fu_5106_p1;
wire   [3:0] tmp_144_fu_5106_p3;
wire  signed [3:0] tmp_144_fu_5106_p5;
wire  signed [3:0] tmp_144_fu_5106_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_174 = 9'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U785(
    .din0(tmp_3_q1),
    .din1(tmp_7_q1),
    .din2(tmp_11_q1),
    .din3(tmp_15_q1),
    .def(tmp_8_fu_1645_p9),
    .sel(empty),
    .dout(tmp_8_fu_1645_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U786(
    .din0(tmp_8_fu_1645_p11),
    .din1(mul_ln155_fu_1672_p1),
    .dout(mul_ln155_fu_1672_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U787(
    .din0(tmp_19_q1),
    .din1(tmp_23_q1),
    .din2(tmp_27_q1),
    .din3(tmp_31_q1),
    .def(tmp_21_fu_1906_p9),
    .sel(empty),
    .dout(tmp_21_fu_1906_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U788(
    .din0(tmp_21_fu_1906_p11),
    .din1(mul_ln155_1_fu_1933_p1),
    .dout(mul_ln155_1_fu_1933_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U789(
    .din0(tmp_35_q1),
    .din1(tmp_39_q1),
    .din2(tmp_43_q1),
    .din3(tmp_47_q1),
    .def(tmp_32_fu_2110_p9),
    .sel(empty),
    .dout(tmp_32_fu_2110_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U790(
    .din0(tmp_32_fu_2110_p11),
    .din1(mul_ln155_2_fu_2137_p1),
    .dout(mul_ln155_2_fu_2137_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U791(
    .din0(tmp_51_q1),
    .din1(tmp_55_q1),
    .din2(tmp_59_q1),
    .din3(tmp_63_q1),
    .def(tmp_42_fu_2314_p9),
    .sel(empty),
    .dout(tmp_42_fu_2314_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U792(
    .din0(tmp_42_fu_2314_p11),
    .din1(mul_ln155_3_fu_2341_p1),
    .dout(mul_ln155_3_fu_2341_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U793(
    .din0(tmp_3_q0),
    .din1(tmp_7_q0),
    .din2(tmp_11_q0),
    .din3(tmp_15_q0),
    .def(tmp_53_fu_2518_p9),
    .sel(empty),
    .dout(tmp_53_fu_2518_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U794(
    .din0(tmp_53_fu_2518_p11),
    .din1(mul_ln155_4_fu_2545_p1),
    .dout(mul_ln155_4_fu_2545_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U795(
    .din0(tmp_19_q0),
    .din1(tmp_23_q0),
    .din2(tmp_27_q0),
    .din3(tmp_31_q0),
    .def(tmp_64_fu_2722_p9),
    .sel(empty),
    .dout(tmp_64_fu_2722_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U796(
    .din0(tmp_64_fu_2722_p11),
    .din1(mul_ln155_5_fu_2749_p1),
    .dout(mul_ln155_5_fu_2749_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U797(
    .din0(tmp_35_q0),
    .din1(tmp_39_q0),
    .din2(tmp_43_q0),
    .din3(tmp_47_q0),
    .def(tmp_72_fu_2926_p9),
    .sel(empty),
    .dout(tmp_72_fu_2926_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U798(
    .din0(tmp_72_fu_2926_p11),
    .din1(mul_ln155_6_fu_2953_p1),
    .dout(mul_ln155_6_fu_2953_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U799(
    .din0(tmp_51_q0),
    .din1(tmp_55_q0),
    .din2(tmp_59_q0),
    .din3(tmp_63_q0),
    .def(tmp_80_fu_3130_p9),
    .sel(empty),
    .dout(tmp_80_fu_3130_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U800(
    .din0(tmp_80_fu_3130_p11),
    .din1(mul_ln155_7_fu_3157_p1),
    .dout(mul_ln155_7_fu_3157_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U801(
    .din0(tmp_3_q1),
    .din1(tmp_7_q1),
    .din2(tmp_11_q1),
    .din3(tmp_15_q1),
    .def(tmp_88_fu_3678_p9),
    .sel(empty),
    .dout(tmp_88_fu_3678_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U802(
    .din0(tmp_88_fu_3678_p11),
    .din1(mul_ln155_8_fu_3705_p1),
    .dout(mul_ln155_8_fu_3705_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U803(
    .din0(tmp_19_q1),
    .din1(tmp_23_q1),
    .din2(tmp_27_q1),
    .din3(tmp_31_q1),
    .def(tmp_96_fu_3882_p9),
    .sel(empty),
    .dout(tmp_96_fu_3882_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U804(
    .din0(tmp_96_fu_3882_p11),
    .din1(mul_ln155_9_fu_3909_p1),
    .dout(mul_ln155_9_fu_3909_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U805(
    .din0(tmp_35_q1),
    .din1(tmp_39_q1),
    .din2(tmp_43_q1),
    .din3(tmp_47_q1),
    .def(tmp_104_fu_4086_p9),
    .sel(empty),
    .dout(tmp_104_fu_4086_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U806(
    .din0(tmp_104_fu_4086_p11),
    .din1(mul_ln155_10_fu_4113_p1),
    .dout(mul_ln155_10_fu_4113_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U807(
    .din0(tmp_51_q1),
    .din1(tmp_55_q1),
    .din2(tmp_59_q1),
    .din3(tmp_63_q1),
    .def(tmp_112_fu_4290_p9),
    .sel(empty),
    .dout(tmp_112_fu_4290_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U808(
    .din0(tmp_112_fu_4290_p11),
    .din1(mul_ln155_11_fu_4317_p1),
    .dout(mul_ln155_11_fu_4317_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U809(
    .din0(tmp_3_q0),
    .din1(tmp_7_q0),
    .din2(tmp_11_q0),
    .din3(tmp_15_q0),
    .def(tmp_120_fu_4494_p9),
    .sel(empty),
    .dout(tmp_120_fu_4494_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U810(
    .din0(tmp_120_fu_4494_p11),
    .din1(mul_ln155_12_fu_4521_p1),
    .dout(mul_ln155_12_fu_4521_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U811(
    .din0(tmp_19_q0),
    .din1(tmp_23_q0),
    .din2(tmp_27_q0),
    .din3(tmp_31_q0),
    .def(tmp_128_fu_4698_p9),
    .sel(empty),
    .dout(tmp_128_fu_4698_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U812(
    .din0(tmp_128_fu_4698_p11),
    .din1(mul_ln155_13_fu_4725_p1),
    .dout(mul_ln155_13_fu_4725_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U813(
    .din0(tmp_35_q0),
    .din1(tmp_39_q0),
    .din2(tmp_43_q0),
    .din3(tmp_47_q0),
    .def(tmp_136_fu_4902_p9),
    .sel(empty),
    .dout(tmp_136_fu_4902_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U814(
    .din0(tmp_136_fu_4902_p11),
    .din1(mul_ln155_14_fu_4929_p1),
    .dout(mul_ln155_14_fu_4929_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'hC ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_9_4_24_1_1_U815(
    .din0(tmp_51_q0),
    .din1(tmp_55_q0),
    .din2(tmp_59_q0),
    .din3(tmp_63_q0),
    .def(tmp_144_fu_5106_p9),
    .sel(empty),
    .dout(tmp_144_fu_5106_p11)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U816(
    .din0(tmp_144_fu_5106_p11),
    .din1(mul_ln155_15_fu_5133_p1),
    .dout(mul_ln155_15_fu_5133_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_1_fu_1520_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_174 <= add_ln152_fu_1634_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_174 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln155_10_reg_6437 <= add_ln155_10_fu_4160_p2;
        add_ln155_11_reg_6468 <= add_ln155_11_fu_4364_p2;
        add_ln155_12_reg_6499 <= add_ln155_12_fu_4568_p2;
        add_ln155_13_reg_6530 <= add_ln155_13_fu_4772_p2;
        add_ln155_14_reg_6561 <= add_ln155_14_fu_4976_p2;
        add_ln155_15_reg_6592 <= add_ln155_15_fu_5180_p2;
        add_ln155_8_reg_6375 <= add_ln155_8_fu_3752_p2;
        add_ln155_9_reg_6406 <= add_ln155_9_fu_3956_p2;
        and_ln155_48_reg_6380 <= and_ln155_48_fu_3772_p2;
        and_ln155_51_reg_6390 <= and_ln155_51_fu_3870_p2;
        and_ln155_52_reg_6396 <= and_ln155_52_fu_3876_p2;
        and_ln155_54_reg_6411 <= and_ln155_54_fu_3976_p2;
        and_ln155_57_reg_6421 <= and_ln155_57_fu_4074_p2;
        and_ln155_58_reg_6427 <= and_ln155_58_fu_4080_p2;
        and_ln155_60_reg_6442 <= and_ln155_60_fu_4180_p2;
        and_ln155_63_reg_6452 <= and_ln155_63_fu_4278_p2;
        and_ln155_64_reg_6458 <= and_ln155_64_fu_4284_p2;
        and_ln155_66_reg_6473 <= and_ln155_66_fu_4384_p2;
        and_ln155_69_reg_6483 <= and_ln155_69_fu_4482_p2;
        and_ln155_70_reg_6489 <= and_ln155_70_fu_4488_p2;
        and_ln155_72_reg_6504 <= and_ln155_72_fu_4588_p2;
        and_ln155_75_reg_6514 <= and_ln155_75_fu_4686_p2;
        and_ln155_76_reg_6520 <= and_ln155_76_fu_4692_p2;
        and_ln155_78_reg_6535 <= and_ln155_78_fu_4792_p2;
        and_ln155_81_reg_6545 <= and_ln155_81_fu_4890_p2;
        and_ln155_82_reg_6551 <= and_ln155_82_fu_4896_p2;
        and_ln155_84_reg_6566 <= and_ln155_84_fu_4996_p2;
        and_ln155_87_reg_6576 <= and_ln155_87_fu_5094_p2;
        and_ln155_88_reg_6582 <= and_ln155_88_fu_5100_p2;
        and_ln155_90_reg_6597 <= and_ln155_90_fu_5200_p2;
        and_ln155_93_reg_6607 <= and_ln155_93_fu_5298_p2;
        and_ln155_94_reg_6613 <= and_ln155_94_fu_5304_p2;
        conv7_i_3_cast_reg_5687 <= conv7_i_3_cast_fu_1508_p1;
        icmp_ln155_25_reg_6385 <= icmp_ln155_25_fu_3812_p2;
        icmp_ln155_28_reg_6416 <= icmp_ln155_28_fu_4016_p2;
        icmp_ln155_31_reg_6447 <= icmp_ln155_31_fu_4220_p2;
        icmp_ln155_34_reg_6478 <= icmp_ln155_34_fu_4424_p2;
        icmp_ln155_37_reg_6509 <= icmp_ln155_37_fu_4628_p2;
        icmp_ln155_40_reg_6540 <= icmp_ln155_40_fu_4832_p2;
        icmp_ln155_43_reg_6571 <= icmp_ln155_43_fu_5036_p2;
        icmp_ln155_46_reg_6602 <= icmp_ln155_46_fu_5240_p2;
        tmp_105_reg_6432 <= sext_ln155_21_fu_4118_p1[32'd47];
        tmp_113_reg_6463 <= sext_ln155_23_fu_4322_p1[32'd47];
        tmp_121_reg_6494 <= sext_ln155_25_fu_4526_p1[32'd47];
        tmp_129_reg_6525 <= sext_ln155_27_fu_4730_p1[32'd47];
        tmp_137_reg_6556 <= sext_ln155_29_fu_4934_p1[32'd47];
        tmp_145_reg_6587 <= sext_ln155_31_fu_5138_p1[32'd47];
        tmp_16_reg_5911 <= {{ap_sig_allocacmp_i_1[7:4]}};
        tmp_17_reg_5917 <= ap_sig_allocacmp_i_1[32'd2];
        tmp_1_reg_5707 <= ap_sig_allocacmp_i_1[32'd8];
        tmp_89_reg_6370 <= sext_ln155_17_fu_3710_p1[32'd47];
        tmp_97_reg_6401 <= sext_ln155_19_fu_3914_p1[32'd47];
        zext_ln155_2_reg_5811[1 : 0] <= zext_ln155_2_fu_1586_p1[1 : 0];
zext_ln155_2_reg_5811[7 : 3] <= zext_ln155_2_fu_1586_p1[7 : 3];
        zext_ln155_reg_5711[7 : 0] <= zext_ln155_fu_1546_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln155_1_reg_6158 <= add_ln155_1_fu_1980_p2;
        add_ln155_2_reg_6189 <= add_ln155_2_fu_2184_p2;
        add_ln155_3_reg_6220 <= add_ln155_3_fu_2388_p2;
        add_ln155_4_reg_6251 <= add_ln155_4_fu_2592_p2;
        add_ln155_5_reg_6282 <= add_ln155_5_fu_2796_p2;
        add_ln155_6_reg_6313 <= add_ln155_6_fu_3000_p2;
        add_ln155_7_reg_6344 <= add_ln155_7_fu_3204_p2;
        add_ln155_reg_5927 <= add_ln155_fu_1719_p2;
        and_ln155_10_reg_6179 <= and_ln155_10_fu_2104_p2;
        and_ln155_12_reg_6194 <= and_ln155_12_fu_2204_p2;
        and_ln155_15_reg_6204 <= and_ln155_15_fu_2302_p2;
        and_ln155_16_reg_6210 <= and_ln155_16_fu_2308_p2;
        and_ln155_18_reg_6225 <= and_ln155_18_fu_2408_p2;
        and_ln155_21_reg_6235 <= and_ln155_21_fu_2506_p2;
        and_ln155_22_reg_6241 <= and_ln155_22_fu_2512_p2;
        and_ln155_24_reg_6256 <= and_ln155_24_fu_2612_p2;
        and_ln155_27_reg_6266 <= and_ln155_27_fu_2710_p2;
        and_ln155_28_reg_6272 <= and_ln155_28_fu_2716_p2;
        and_ln155_30_reg_6287 <= and_ln155_30_fu_2816_p2;
        and_ln155_33_reg_6297 <= and_ln155_33_fu_2914_p2;
        and_ln155_34_reg_6303 <= and_ln155_34_fu_2920_p2;
        and_ln155_36_reg_6318 <= and_ln155_36_fu_3020_p2;
        and_ln155_39_reg_6328 <= and_ln155_39_fu_3118_p2;
        and_ln155_3_reg_5942 <= and_ln155_3_fu_1837_p2;
        and_ln155_40_reg_6334 <= and_ln155_40_fu_3124_p2;
        and_ln155_42_reg_6349 <= and_ln155_42_fu_3224_p2;
        and_ln155_45_reg_6359 <= and_ln155_45_fu_3322_p2;
        and_ln155_46_reg_6365 <= and_ln155_46_fu_3328_p2;
        and_ln155_4_reg_5948 <= and_ln155_4_fu_1843_p2;
        and_ln155_6_reg_6163 <= and_ln155_6_fu_2000_p2;
        and_ln155_9_reg_6173 <= and_ln155_9_fu_2098_p2;
        and_ln155_reg_5932 <= and_ln155_fu_1739_p2;
        icmp_ln155_10_reg_6230 <= icmp_ln155_10_fu_2448_p2;
        icmp_ln155_13_reg_6261 <= icmp_ln155_13_fu_2652_p2;
        icmp_ln155_16_reg_6292 <= icmp_ln155_16_fu_2856_p2;
        icmp_ln155_19_reg_6323 <= icmp_ln155_19_fu_3060_p2;
        icmp_ln155_1_reg_5937 <= icmp_ln155_1_fu_1779_p2;
        icmp_ln155_22_reg_6354 <= icmp_ln155_22_fu_3264_p2;
        icmp_ln155_4_reg_6168 <= icmp_ln155_4_fu_2040_p2;
        icmp_ln155_7_reg_6199 <= icmp_ln155_7_fu_2244_p2;
        tmp_22_reg_6153 <= sext_ln155_3_fu_1938_p1[32'd47];
        tmp_2_reg_5922 <= sext_ln155_1_fu_1677_p1[32'd47];
        tmp_33_reg_6184 <= sext_ln155_5_fu_2142_p1[32'd47];
        tmp_44_reg_6215 <= sext_ln155_7_fu_2346_p1[32'd47];
        tmp_54_reg_6246 <= sext_ln155_9_fu_2550_p1[32'd47];
        tmp_65_reg_6277 <= sext_ln155_11_fu_2754_p1[32'd47];
        tmp_73_reg_6308 <= sext_ln155_13_fu_2958_p1[32'd47];
        tmp_81_reg_6339 <= sext_ln155_15_fu_3162_p1[32'd47];
        zext_ln155_3_reg_5953[2 : 0] <= zext_ln155_3_fu_1858_p1[2 : 0];
zext_ln155_3_reg_5953[7 : 4] <= zext_ln155_3_fu_1858_p1[7 : 4];
        zext_ln155_4_reg_6053[1 : 0] <= zext_ln155_4_fu_1886_p1[1 : 0];
zext_ln155_4_reg_6053[7 : 4] <= zext_ln155_4_fu_1886_p1[7 : 4];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_12_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_12_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_12_address0_local = 'bx;
        end
    end else begin
        C_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_12_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_12_address1_local = zext_ln155_reg_5711;
        end else begin
            C_12_address1_local = 'bx;
        end
    end else begin
        C_12_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_12_ce0_local = 1'b1;
    end else begin
        C_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_12_ce1_local = 1'b1;
    end else begin
        C_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_12_d0_local = select_ln155_51_fu_5514_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_12_d0_local = select_ln155_19_fu_3538_p3;
        end else begin
            C_12_d0_local = 'bx;
        end
    end else begin
        C_12_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_12_d1_local = select_ln155_35_fu_5342_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_12_d1_local = select_ln155_3_fu_3366_p3;
        end else begin
            C_12_d1_local = 'bx;
        end
    end else begin
        C_12_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_12_we0_local = 1'b1;
    end else begin
        C_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_12_we1_local = 1'b1;
    end else begin
        C_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_16_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_16_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_16_address0_local = 'bx;
        end
    end else begin
        C_16_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_16_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_16_address1_local = zext_ln155_reg_5711;
        end else begin
            C_16_address1_local = 'bx;
        end
    end else begin
        C_16_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_16_ce0_local = 1'b1;
    end else begin
        C_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_16_ce1_local = 1'b1;
    end else begin
        C_16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_16_d0_local = select_ln155_51_fu_5514_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_16_d0_local = select_ln155_19_fu_3538_p3;
        end else begin
            C_16_d0_local = 'bx;
        end
    end else begin
        C_16_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_16_d1_local = select_ln155_35_fu_5342_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_16_d1_local = select_ln155_3_fu_3366_p3;
        end else begin
            C_16_d1_local = 'bx;
        end
    end else begin
        C_16_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_16_we0_local = 1'b1;
    end else begin
        C_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_16_we1_local = 1'b1;
    end else begin
        C_16_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_20_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_20_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_20_address0_local = 'bx;
        end
    end else begin
        C_20_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_20_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_20_address1_local = zext_ln155_reg_5711;
        end else begin
            C_20_address1_local = 'bx;
        end
    end else begin
        C_20_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_20_ce0_local = 1'b1;
    end else begin
        C_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_20_ce1_local = 1'b1;
    end else begin
        C_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_20_d0_local = select_ln155_55_fu_5557_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_20_d0_local = select_ln155_23_fu_3581_p3;
        end else begin
            C_20_d0_local = 'bx;
        end
    end else begin
        C_20_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_20_d1_local = select_ln155_39_fu_5385_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_20_d1_local = select_ln155_7_fu_3409_p3;
        end else begin
            C_20_d1_local = 'bx;
        end
    end else begin
        C_20_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_20_we0_local = 1'b1;
    end else begin
        C_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_20_we1_local = 1'b1;
    end else begin
        C_20_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_24_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_24_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_24_address0_local = 'bx;
        end
    end else begin
        C_24_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_24_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_24_address1_local = zext_ln155_reg_5711;
        end else begin
            C_24_address1_local = 'bx;
        end
    end else begin
        C_24_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_24_ce0_local = 1'b1;
    end else begin
        C_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_24_ce1_local = 1'b1;
    end else begin
        C_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_24_d0_local = select_ln155_55_fu_5557_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_24_d0_local = select_ln155_23_fu_3581_p3;
        end else begin
            C_24_d0_local = 'bx;
        end
    end else begin
        C_24_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_24_d1_local = select_ln155_39_fu_5385_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_24_d1_local = select_ln155_7_fu_3409_p3;
        end else begin
            C_24_d1_local = 'bx;
        end
    end else begin
        C_24_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_24_we0_local = 1'b1;
    end else begin
        C_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_24_we1_local = 1'b1;
    end else begin
        C_24_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_28_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_28_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_28_address0_local = 'bx;
        end
    end else begin
        C_28_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_28_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_28_address1_local = zext_ln155_reg_5711;
        end else begin
            C_28_address1_local = 'bx;
        end
    end else begin
        C_28_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_28_ce0_local = 1'b1;
    end else begin
        C_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_28_ce1_local = 1'b1;
    end else begin
        C_28_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_28_d0_local = select_ln155_55_fu_5557_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_28_d0_local = select_ln155_23_fu_3581_p3;
        end else begin
            C_28_d0_local = 'bx;
        end
    end else begin
        C_28_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_28_d1_local = select_ln155_39_fu_5385_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_28_d1_local = select_ln155_7_fu_3409_p3;
        end else begin
            C_28_d1_local = 'bx;
        end
    end else begin
        C_28_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_28_we0_local = 1'b1;
    end else begin
        C_28_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_28_we1_local = 1'b1;
    end else begin
        C_28_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_32_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_32_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_32_address0_local = 'bx;
        end
    end else begin
        C_32_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_32_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_32_address1_local = zext_ln155_reg_5711;
        end else begin
            C_32_address1_local = 'bx;
        end
    end else begin
        C_32_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_32_ce0_local = 1'b1;
    end else begin
        C_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_32_ce1_local = 1'b1;
    end else begin
        C_32_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_32_d0_local = select_ln155_55_fu_5557_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_32_d0_local = select_ln155_23_fu_3581_p3;
        end else begin
            C_32_d0_local = 'bx;
        end
    end else begin
        C_32_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_32_d1_local = select_ln155_39_fu_5385_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_32_d1_local = select_ln155_7_fu_3409_p3;
        end else begin
            C_32_d1_local = 'bx;
        end
    end else begin
        C_32_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_32_we0_local = 1'b1;
    end else begin
        C_32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_32_we1_local = 1'b1;
    end else begin
        C_32_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_36_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_36_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_36_address0_local = 'bx;
        end
    end else begin
        C_36_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_36_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_36_address1_local = zext_ln155_reg_5711;
        end else begin
            C_36_address1_local = 'bx;
        end
    end else begin
        C_36_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_36_ce0_local = 1'b1;
    end else begin
        C_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_36_ce1_local = 1'b1;
    end else begin
        C_36_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_36_d0_local = select_ln155_59_fu_5600_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_36_d0_local = select_ln155_27_fu_3624_p3;
        end else begin
            C_36_d0_local = 'bx;
        end
    end else begin
        C_36_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_36_d1_local = select_ln155_43_fu_5428_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_36_d1_local = select_ln155_11_fu_3452_p3;
        end else begin
            C_36_d1_local = 'bx;
        end
    end else begin
        C_36_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_36_we0_local = 1'b1;
    end else begin
        C_36_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_36_we1_local = 1'b1;
    end else begin
        C_36_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_40_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_40_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_40_address0_local = 'bx;
        end
    end else begin
        C_40_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_40_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_40_address1_local = zext_ln155_reg_5711;
        end else begin
            C_40_address1_local = 'bx;
        end
    end else begin
        C_40_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_40_ce0_local = 1'b1;
    end else begin
        C_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_40_ce1_local = 1'b1;
    end else begin
        C_40_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_40_d0_local = select_ln155_59_fu_5600_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_40_d0_local = select_ln155_27_fu_3624_p3;
        end else begin
            C_40_d0_local = 'bx;
        end
    end else begin
        C_40_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_40_d1_local = select_ln155_43_fu_5428_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_40_d1_local = select_ln155_11_fu_3452_p3;
        end else begin
            C_40_d1_local = 'bx;
        end
    end else begin
        C_40_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_40_we0_local = 1'b1;
    end else begin
        C_40_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_40_we1_local = 1'b1;
    end else begin
        C_40_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_44_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_44_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_44_address0_local = 'bx;
        end
    end else begin
        C_44_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_44_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_44_address1_local = zext_ln155_reg_5711;
        end else begin
            C_44_address1_local = 'bx;
        end
    end else begin
        C_44_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_44_ce0_local = 1'b1;
    end else begin
        C_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_44_ce1_local = 1'b1;
    end else begin
        C_44_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_44_d0_local = select_ln155_59_fu_5600_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_44_d0_local = select_ln155_27_fu_3624_p3;
        end else begin
            C_44_d0_local = 'bx;
        end
    end else begin
        C_44_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_44_d1_local = select_ln155_43_fu_5428_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_44_d1_local = select_ln155_11_fu_3452_p3;
        end else begin
            C_44_d1_local = 'bx;
        end
    end else begin
        C_44_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_44_we0_local = 1'b1;
    end else begin
        C_44_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_44_we1_local = 1'b1;
    end else begin
        C_44_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_48_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_48_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_48_address0_local = 'bx;
        end
    end else begin
        C_48_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_48_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_48_address1_local = zext_ln155_reg_5711;
        end else begin
            C_48_address1_local = 'bx;
        end
    end else begin
        C_48_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_48_ce0_local = 1'b1;
    end else begin
        C_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_48_ce1_local = 1'b1;
    end else begin
        C_48_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_48_d0_local = select_ln155_59_fu_5600_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_48_d0_local = select_ln155_27_fu_3624_p3;
        end else begin
            C_48_d0_local = 'bx;
        end
    end else begin
        C_48_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_48_d1_local = select_ln155_43_fu_5428_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_48_d1_local = select_ln155_11_fu_3452_p3;
        end else begin
            C_48_d1_local = 'bx;
        end
    end else begin
        C_48_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_48_we0_local = 1'b1;
    end else begin
        C_48_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_48_we1_local = 1'b1;
    end else begin
        C_48_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_4_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_4_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_4_address0_local = 'bx;
        end
    end else begin
        C_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_4_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_4_address1_local = zext_ln155_reg_5711;
        end else begin
            C_4_address1_local = 'bx;
        end
    end else begin
        C_4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_4_ce0_local = 1'b1;
    end else begin
        C_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_4_ce1_local = 1'b1;
    end else begin
        C_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_4_d0_local = select_ln155_51_fu_5514_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_4_d0_local = select_ln155_19_fu_3538_p3;
        end else begin
            C_4_d0_local = 'bx;
        end
    end else begin
        C_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_4_d1_local = select_ln155_35_fu_5342_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_4_d1_local = select_ln155_3_fu_3366_p3;
        end else begin
            C_4_d1_local = 'bx;
        end
    end else begin
        C_4_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_4_we0_local = 1'b1;
    end else begin
        C_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_4_we1_local = 1'b1;
    end else begin
        C_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_52_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_52_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_52_address0_local = 'bx;
        end
    end else begin
        C_52_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_52_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_52_address1_local = zext_ln155_reg_5711;
        end else begin
            C_52_address1_local = 'bx;
        end
    end else begin
        C_52_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_52_ce0_local = 1'b1;
    end else begin
        C_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_52_ce1_local = 1'b1;
    end else begin
        C_52_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_52_d0_local = select_ln155_63_fu_5643_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_52_d0_local = select_ln155_31_fu_3667_p3;
        end else begin
            C_52_d0_local = 'bx;
        end
    end else begin
        C_52_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_52_d1_local = select_ln155_47_fu_5471_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_52_d1_local = select_ln155_15_fu_3495_p3;
        end else begin
            C_52_d1_local = 'bx;
        end
    end else begin
        C_52_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_52_we0_local = 1'b1;
    end else begin
        C_52_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_52_we1_local = 1'b1;
    end else begin
        C_52_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_56_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_56_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_56_address0_local = 'bx;
        end
    end else begin
        C_56_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_56_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_56_address1_local = zext_ln155_reg_5711;
        end else begin
            C_56_address1_local = 'bx;
        end
    end else begin
        C_56_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_56_ce0_local = 1'b1;
    end else begin
        C_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_56_ce1_local = 1'b1;
    end else begin
        C_56_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_56_d0_local = select_ln155_63_fu_5643_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_56_d0_local = select_ln155_31_fu_3667_p3;
        end else begin
            C_56_d0_local = 'bx;
        end
    end else begin
        C_56_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_56_d1_local = select_ln155_47_fu_5471_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_56_d1_local = select_ln155_15_fu_3495_p3;
        end else begin
            C_56_d1_local = 'bx;
        end
    end else begin
        C_56_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_56_we0_local = 1'b1;
    end else begin
        C_56_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_56_we1_local = 1'b1;
    end else begin
        C_56_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_60_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_60_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_60_address0_local = 'bx;
        end
    end else begin
        C_60_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_60_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_60_address1_local = zext_ln155_reg_5711;
        end else begin
            C_60_address1_local = 'bx;
        end
    end else begin
        C_60_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_60_ce0_local = 1'b1;
    end else begin
        C_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_60_ce1_local = 1'b1;
    end else begin
        C_60_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_60_d0_local = select_ln155_63_fu_5643_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_60_d0_local = select_ln155_31_fu_3667_p3;
        end else begin
            C_60_d0_local = 'bx;
        end
    end else begin
        C_60_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_60_d1_local = select_ln155_47_fu_5471_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_60_d1_local = select_ln155_15_fu_3495_p3;
        end else begin
            C_60_d1_local = 'bx;
        end
    end else begin
        C_60_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_60_we0_local = 1'b1;
    end else begin
        C_60_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_60_we1_local = 1'b1;
    end else begin
        C_60_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_64_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_64_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_64_address0_local = 'bx;
        end
    end else begin
        C_64_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_64_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_64_address1_local = zext_ln155_reg_5711;
        end else begin
            C_64_address1_local = 'bx;
        end
    end else begin
        C_64_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_64_ce0_local = 1'b1;
    end else begin
        C_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_64_ce1_local = 1'b1;
    end else begin
        C_64_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_64_d0_local = select_ln155_63_fu_5643_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_64_d0_local = select_ln155_31_fu_3667_p3;
        end else begin
            C_64_d0_local = 'bx;
        end
    end else begin
        C_64_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_64_d1_local = select_ln155_47_fu_5471_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_64_d1_local = select_ln155_15_fu_3495_p3;
        end else begin
            C_64_d1_local = 'bx;
        end
    end else begin
        C_64_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_64_we0_local = 1'b1;
    end else begin
        C_64_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_5661 == 4'd8) & ~(tmp_reg_5661 == 4'd4) & ~(tmp_reg_5661 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_64_we1_local = 1'b1;
    end else begin
        C_64_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_8_address0_local = zext_ln155_4_reg_6053;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_8_address0_local = zext_ln155_2_reg_5811;
        end else begin
            C_8_address0_local = 'bx;
        end
    end else begin
        C_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_8_address1_local = zext_ln155_3_reg_5953;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_8_address1_local = zext_ln155_reg_5711;
        end else begin
            C_8_address1_local = 'bx;
        end
    end else begin
        C_8_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_8_ce0_local = 1'b1;
    end else begin
        C_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_8_ce1_local = 1'b1;
    end else begin
        C_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_8_d0_local = select_ln155_51_fu_5514_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_8_d0_local = select_ln155_19_fu_3538_p3;
        end else begin
            C_8_d0_local = 'bx;
        end
    end else begin
        C_8_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_8_d1_local = select_ln155_35_fu_5342_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_8_d1_local = select_ln155_3_fu_3366_p3;
        end else begin
            C_8_d1_local = 'bx;
        end
    end else begin
        C_8_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_8_we0_local = 1'b1;
    end else begin
        C_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_5661 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_8_we1_local = 1'b1;
    end else begin
        C_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_5707 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 9'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_174;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_11_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_11_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_11_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_11_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_11_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_11_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_11_ce0_local = 1'b1;
    end else begin
        tmp_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_11_ce1_local = 1'b1;
    end else begin
        tmp_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_15_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_15_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_15_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_15_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_15_ce0_local = 1'b1;
    end else begin
        tmp_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_15_ce1_local = 1'b1;
    end else begin
        tmp_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_19_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_19_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_19_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_19_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_19_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_19_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_19_ce0_local = 1'b1;
    end else begin
        tmp_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_19_ce1_local = 1'b1;
    end else begin
        tmp_19_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_23_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_23_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_23_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_23_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_23_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_23_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_23_ce0_local = 1'b1;
    end else begin
        tmp_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_23_ce1_local = 1'b1;
    end else begin
        tmp_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_27_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_27_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_27_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_27_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_27_ce0_local = 1'b1;
    end else begin
        tmp_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_27_ce1_local = 1'b1;
    end else begin
        tmp_27_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_31_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_31_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_31_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_31_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_31_ce0_local = 1'b1;
    end else begin
        tmp_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_31_ce1_local = 1'b1;
    end else begin
        tmp_31_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_35_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_35_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_35_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_35_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_35_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_35_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_35_ce0_local = 1'b1;
    end else begin
        tmp_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_35_ce1_local = 1'b1;
    end else begin
        tmp_35_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_39_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_39_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_39_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_39_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_39_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_39_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_39_ce0_local = 1'b1;
    end else begin
        tmp_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_39_ce1_local = 1'b1;
    end else begin
        tmp_39_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_3_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_3_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_3_ce0_local = 1'b1;
    end else begin
        tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_3_ce1_local = 1'b1;
    end else begin
        tmp_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_43_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_43_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_43_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_43_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_43_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_43_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_43_ce0_local = 1'b1;
    end else begin
        tmp_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_43_ce1_local = 1'b1;
    end else begin
        tmp_43_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_47_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_47_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_47_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_47_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_47_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_47_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_47_ce0_local = 1'b1;
    end else begin
        tmp_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_47_ce1_local = 1'b1;
    end else begin
        tmp_47_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_51_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_51_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_51_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_51_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_51_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_51_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_51_ce0_local = 1'b1;
    end else begin
        tmp_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_51_ce1_local = 1'b1;
    end else begin
        tmp_51_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_55_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_55_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_55_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_55_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_55_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_55_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_55_ce0_local = 1'b1;
    end else begin
        tmp_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_55_ce1_local = 1'b1;
    end else begin
        tmp_55_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_59_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_59_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_59_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_59_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_59_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_59_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_59_ce0_local = 1'b1;
    end else begin
        tmp_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_59_ce1_local = 1'b1;
    end else begin
        tmp_59_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_63_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_63_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_63_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_63_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_63_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_63_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_63_ce0_local = 1'b1;
    end else begin
        tmp_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_63_ce1_local = 1'b1;
    end else begin
        tmp_63_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_7_address0_local = zext_ln155_4_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_address0_local = zext_ln155_2_fu_1586_p1;
    end else begin
        tmp_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_7_address1_local = zext_ln155_3_fu_1858_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_address1_local = zext_ln155_fu_1546_p1;
    end else begin
        tmp_7_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_7_ce0_local = 1'b1;
    end else begin
        tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_7_ce1_local = 1'b1;
    end else begin
        tmp_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_12_address0 = C_12_address0_local;

assign C_12_address1 = C_12_address1_local;

assign C_12_ce0 = C_12_ce0_local;

assign C_12_ce1 = C_12_ce1_local;

assign C_12_d0 = C_12_d0_local;

assign C_12_d1 = C_12_d1_local;

assign C_12_we0 = C_12_we0_local;

assign C_12_we1 = C_12_we1_local;

assign C_16_address0 = C_16_address0_local;

assign C_16_address1 = C_16_address1_local;

assign C_16_ce0 = C_16_ce0_local;

assign C_16_ce1 = C_16_ce1_local;

assign C_16_d0 = C_16_d0_local;

assign C_16_d1 = C_16_d1_local;

assign C_16_we0 = C_16_we0_local;

assign C_16_we1 = C_16_we1_local;

assign C_20_address0 = C_20_address0_local;

assign C_20_address1 = C_20_address1_local;

assign C_20_ce0 = C_20_ce0_local;

assign C_20_ce1 = C_20_ce1_local;

assign C_20_d0 = C_20_d0_local;

assign C_20_d1 = C_20_d1_local;

assign C_20_we0 = C_20_we0_local;

assign C_20_we1 = C_20_we1_local;

assign C_24_address0 = C_24_address0_local;

assign C_24_address1 = C_24_address1_local;

assign C_24_ce0 = C_24_ce0_local;

assign C_24_ce1 = C_24_ce1_local;

assign C_24_d0 = C_24_d0_local;

assign C_24_d1 = C_24_d1_local;

assign C_24_we0 = C_24_we0_local;

assign C_24_we1 = C_24_we1_local;

assign C_28_address0 = C_28_address0_local;

assign C_28_address1 = C_28_address1_local;

assign C_28_ce0 = C_28_ce0_local;

assign C_28_ce1 = C_28_ce1_local;

assign C_28_d0 = C_28_d0_local;

assign C_28_d1 = C_28_d1_local;

assign C_28_we0 = C_28_we0_local;

assign C_28_we1 = C_28_we1_local;

assign C_32_address0 = C_32_address0_local;

assign C_32_address1 = C_32_address1_local;

assign C_32_ce0 = C_32_ce0_local;

assign C_32_ce1 = C_32_ce1_local;

assign C_32_d0 = C_32_d0_local;

assign C_32_d1 = C_32_d1_local;

assign C_32_we0 = C_32_we0_local;

assign C_32_we1 = C_32_we1_local;

assign C_36_address0 = C_36_address0_local;

assign C_36_address1 = C_36_address1_local;

assign C_36_ce0 = C_36_ce0_local;

assign C_36_ce1 = C_36_ce1_local;

assign C_36_d0 = C_36_d0_local;

assign C_36_d1 = C_36_d1_local;

assign C_36_we0 = C_36_we0_local;

assign C_36_we1 = C_36_we1_local;

assign C_40_address0 = C_40_address0_local;

assign C_40_address1 = C_40_address1_local;

assign C_40_ce0 = C_40_ce0_local;

assign C_40_ce1 = C_40_ce1_local;

assign C_40_d0 = C_40_d0_local;

assign C_40_d1 = C_40_d1_local;

assign C_40_we0 = C_40_we0_local;

assign C_40_we1 = C_40_we1_local;

assign C_44_address0 = C_44_address0_local;

assign C_44_address1 = C_44_address1_local;

assign C_44_ce0 = C_44_ce0_local;

assign C_44_ce1 = C_44_ce1_local;

assign C_44_d0 = C_44_d0_local;

assign C_44_d1 = C_44_d1_local;

assign C_44_we0 = C_44_we0_local;

assign C_44_we1 = C_44_we1_local;

assign C_48_address0 = C_48_address0_local;

assign C_48_address1 = C_48_address1_local;

assign C_48_ce0 = C_48_ce0_local;

assign C_48_ce1 = C_48_ce1_local;

assign C_48_d0 = C_48_d0_local;

assign C_48_d1 = C_48_d1_local;

assign C_48_we0 = C_48_we0_local;

assign C_48_we1 = C_48_we1_local;

assign C_4_address0 = C_4_address0_local;

assign C_4_address1 = C_4_address1_local;

assign C_4_ce0 = C_4_ce0_local;

assign C_4_ce1 = C_4_ce1_local;

assign C_4_d0 = C_4_d0_local;

assign C_4_d1 = C_4_d1_local;

assign C_4_we0 = C_4_we0_local;

assign C_4_we1 = C_4_we1_local;

assign C_52_address0 = C_52_address0_local;

assign C_52_address1 = C_52_address1_local;

assign C_52_ce0 = C_52_ce0_local;

assign C_52_ce1 = C_52_ce1_local;

assign C_52_d0 = C_52_d0_local;

assign C_52_d1 = C_52_d1_local;

assign C_52_we0 = C_52_we0_local;

assign C_52_we1 = C_52_we1_local;

assign C_56_address0 = C_56_address0_local;

assign C_56_address1 = C_56_address1_local;

assign C_56_ce0 = C_56_ce0_local;

assign C_56_ce1 = C_56_ce1_local;

assign C_56_d0 = C_56_d0_local;

assign C_56_d1 = C_56_d1_local;

assign C_56_we0 = C_56_we0_local;

assign C_56_we1 = C_56_we1_local;

assign C_60_address0 = C_60_address0_local;

assign C_60_address1 = C_60_address1_local;

assign C_60_ce0 = C_60_ce0_local;

assign C_60_ce1 = C_60_ce1_local;

assign C_60_d0 = C_60_d0_local;

assign C_60_d1 = C_60_d1_local;

assign C_60_we0 = C_60_we0_local;

assign C_60_we1 = C_60_we1_local;

assign C_64_address0 = C_64_address0_local;

assign C_64_address1 = C_64_address1_local;

assign C_64_ce0 = C_64_ce0_local;

assign C_64_ce1 = C_64_ce1_local;

assign C_64_d0 = C_64_d0_local;

assign C_64_d1 = C_64_d1_local;

assign C_64_we0 = C_64_we0_local;

assign C_64_we1 = C_64_we1_local;

assign C_8_address0 = C_8_address0_local;

assign C_8_address1 = C_8_address1_local;

assign C_8_ce0 = C_8_ce0_local;

assign C_8_ce1 = C_8_ce1_local;

assign C_8_d0 = C_8_d0_local;

assign C_8_d1 = C_8_d1_local;

assign C_8_we0 = C_8_we0_local;

assign C_8_we1 = C_8_we1_local;

assign add_ln152_fu_1634_p2 = (ap_sig_allocacmp_i_1 + 9'd16);

assign add_ln155_10_fu_4160_p2 = (trunc_ln155_10_fu_4130_p4 + zext_ln155_14_fu_4156_p1);

assign add_ln155_11_fu_4364_p2 = (trunc_ln155_11_fu_4334_p4 + zext_ln155_15_fu_4360_p1);

assign add_ln155_12_fu_4568_p2 = (trunc_ln155_12_fu_4538_p4 + zext_ln155_16_fu_4564_p1);

assign add_ln155_13_fu_4772_p2 = (trunc_ln155_13_fu_4742_p4 + zext_ln155_17_fu_4768_p1);

assign add_ln155_14_fu_4976_p2 = (trunc_ln155_14_fu_4946_p4 + zext_ln155_18_fu_4972_p1);

assign add_ln155_15_fu_5180_p2 = (trunc_ln155_15_fu_5150_p4 + zext_ln155_19_fu_5176_p1);

assign add_ln155_1_fu_1980_p2 = (trunc_ln155_1_fu_1950_p4 + zext_ln155_5_fu_1976_p1);

assign add_ln155_2_fu_2184_p2 = (trunc_ln155_2_fu_2154_p4 + zext_ln155_6_fu_2180_p1);

assign add_ln155_3_fu_2388_p2 = (trunc_ln155_3_fu_2358_p4 + zext_ln155_7_fu_2384_p1);

assign add_ln155_4_fu_2592_p2 = (trunc_ln155_4_fu_2562_p4 + zext_ln155_8_fu_2588_p1);

assign add_ln155_5_fu_2796_p2 = (trunc_ln155_5_fu_2766_p4 + zext_ln155_9_fu_2792_p1);

assign add_ln155_6_fu_3000_p2 = (trunc_ln155_6_fu_2970_p4 + zext_ln155_10_fu_2996_p1);

assign add_ln155_7_fu_3204_p2 = (trunc_ln155_7_fu_3174_p4 + zext_ln155_11_fu_3200_p1);

assign add_ln155_8_fu_3752_p2 = (trunc_ln155_8_fu_3722_p4 + zext_ln155_12_fu_3748_p1);

assign add_ln155_9_fu_3956_p2 = (trunc_ln155_9_fu_3926_p4 + zext_ln155_13_fu_3952_p1);

assign add_ln155_fu_1719_p2 = (trunc_ln155_s_fu_1689_p4 + zext_ln155_1_fu_1715_p1);

assign and_ln155_10_fu_2104_p2 = (tmp_26_fu_1986_p3 & select_ln155_5_fu_2072_p3);

assign and_ln155_11_fu_3392_p2 = (xor_ln155_9_fu_3386_p2 & tmp_22_reg_6153);

assign and_ln155_12_fu_2204_p2 = (xor_ln155_10_fu_2198_p2 & tmp_36_fu_2172_p3);

assign and_ln155_13_fu_2270_p2 = (xor_ln155_11_fu_2264_p2 & icmp_ln155_6_fu_2228_p2);

assign and_ln155_14_fu_3420_p2 = (icmp_ln155_7_reg_6199 & and_ln155_12_reg_6194);

assign and_ln155_15_fu_2302_p2 = (xor_ln155_13_fu_2296_p2 & or_ln155_6_fu_2290_p2);

assign and_ln155_16_fu_2308_p2 = (tmp_37_fu_2190_p3 & select_ln155_9_fu_2276_p3);

assign and_ln155_17_fu_3435_p2 = (xor_ln155_14_fu_3429_p2 & tmp_33_reg_6184);

assign and_ln155_18_fu_2408_p2 = (xor_ln155_15_fu_2402_p2 & tmp_46_fu_2376_p3);

assign and_ln155_19_fu_2474_p2 = (xor_ln155_16_fu_2468_p2 & icmp_ln155_9_fu_2432_p2);

assign and_ln155_1_fu_1805_p2 = (xor_ln155_1_fu_1799_p2 & icmp_ln155_fu_1763_p2);

assign and_ln155_20_fu_3463_p2 = (icmp_ln155_10_reg_6230 & and_ln155_18_reg_6225);

assign and_ln155_21_fu_2506_p2 = (xor_ln155_18_fu_2500_p2 & or_ln155_9_fu_2494_p2);

assign and_ln155_22_fu_2512_p2 = (tmp_48_fu_2394_p3 & select_ln155_13_fu_2480_p3);

assign and_ln155_23_fu_3478_p2 = (xor_ln155_19_fu_3472_p2 & tmp_44_reg_6215);

assign and_ln155_24_fu_2612_p2 = (xor_ln155_20_fu_2606_p2 & tmp_57_fu_2580_p3);

assign and_ln155_25_fu_2678_p2 = (xor_ln155_21_fu_2672_p2 & icmp_ln155_12_fu_2636_p2);

assign and_ln155_26_fu_3506_p2 = (icmp_ln155_13_reg_6261 & and_ln155_24_reg_6256);

assign and_ln155_27_fu_2710_p2 = (xor_ln155_23_fu_2704_p2 & or_ln155_12_fu_2698_p2);

assign and_ln155_28_fu_2716_p2 = (tmp_58_fu_2598_p3 & select_ln155_17_fu_2684_p3);

assign and_ln155_29_fu_3521_p2 = (xor_ln155_24_fu_3515_p2 & tmp_54_reg_6246);

assign and_ln155_2_fu_3334_p2 = (icmp_ln155_1_reg_5937 & and_ln155_reg_5932);

assign and_ln155_30_fu_2816_p2 = (xor_ln155_25_fu_2810_p2 & tmp_67_fu_2784_p3);

assign and_ln155_31_fu_2882_p2 = (xor_ln155_26_fu_2876_p2 & icmp_ln155_15_fu_2840_p2);

assign and_ln155_32_fu_3549_p2 = (icmp_ln155_16_reg_6292 & and_ln155_30_reg_6287);

assign and_ln155_33_fu_2914_p2 = (xor_ln155_28_fu_2908_p2 & or_ln155_15_fu_2902_p2);

assign and_ln155_34_fu_2920_p2 = (tmp_68_fu_2802_p3 & select_ln155_21_fu_2888_p3);

assign and_ln155_35_fu_3564_p2 = (xor_ln155_29_fu_3558_p2 & tmp_65_reg_6277);

assign and_ln155_36_fu_3020_p2 = (xor_ln155_30_fu_3014_p2 & tmp_75_fu_2988_p3);

assign and_ln155_37_fu_3086_p2 = (xor_ln155_31_fu_3080_p2 & icmp_ln155_18_fu_3044_p2);

assign and_ln155_38_fu_3592_p2 = (icmp_ln155_19_reg_6323 & and_ln155_36_reg_6318);

assign and_ln155_39_fu_3118_p2 = (xor_ln155_33_fu_3112_p2 & or_ln155_18_fu_3106_p2);

assign and_ln155_3_fu_1837_p2 = (xor_ln155_3_fu_1831_p2 & or_ln155_fu_1825_p2);

assign and_ln155_40_fu_3124_p2 = (tmp_76_fu_3006_p3 & select_ln155_25_fu_3092_p3);

assign and_ln155_41_fu_3607_p2 = (xor_ln155_34_fu_3601_p2 & tmp_73_reg_6308);

assign and_ln155_42_fu_3224_p2 = (xor_ln155_35_fu_3218_p2 & tmp_83_fu_3192_p3);

assign and_ln155_43_fu_3290_p2 = (xor_ln155_36_fu_3284_p2 & icmp_ln155_21_fu_3248_p2);

assign and_ln155_44_fu_3635_p2 = (icmp_ln155_22_reg_6354 & and_ln155_42_reg_6349);

assign and_ln155_45_fu_3322_p2 = (xor_ln155_38_fu_3316_p2 & or_ln155_21_fu_3310_p2);

assign and_ln155_46_fu_3328_p2 = (tmp_84_fu_3210_p3 & select_ln155_29_fu_3296_p3);

assign and_ln155_47_fu_3650_p2 = (xor_ln155_39_fu_3644_p2 & tmp_81_reg_6339);

assign and_ln155_48_fu_3772_p2 = (xor_ln155_40_fu_3766_p2 & tmp_91_fu_3740_p3);

assign and_ln155_49_fu_3838_p2 = (xor_ln155_41_fu_3832_p2 & icmp_ln155_24_fu_3796_p2);

assign and_ln155_4_fu_1843_p2 = (tmp_6_fu_1725_p3 & select_ln155_1_fu_1811_p3);

assign and_ln155_50_fu_5310_p2 = (icmp_ln155_25_reg_6385 & and_ln155_48_reg_6380);

assign and_ln155_51_fu_3870_p2 = (xor_ln155_43_fu_3864_p2 & or_ln155_24_fu_3858_p2);

assign and_ln155_52_fu_3876_p2 = (tmp_92_fu_3758_p3 & select_ln155_33_fu_3844_p3);

assign and_ln155_53_fu_5325_p2 = (xor_ln155_44_fu_5319_p2 & tmp_89_reg_6370);

assign and_ln155_54_fu_3976_p2 = (xor_ln155_45_fu_3970_p2 & tmp_99_fu_3944_p3);

assign and_ln155_55_fu_4042_p2 = (xor_ln155_46_fu_4036_p2 & icmp_ln155_27_fu_4000_p2);

assign and_ln155_56_fu_5353_p2 = (icmp_ln155_28_reg_6416 & and_ln155_54_reg_6411);

assign and_ln155_57_fu_4074_p2 = (xor_ln155_48_fu_4068_p2 & or_ln155_27_fu_4062_p2);

assign and_ln155_58_fu_4080_p2 = (tmp_100_fu_3962_p3 & select_ln155_37_fu_4048_p3);

assign and_ln155_59_fu_5368_p2 = (xor_ln155_49_fu_5362_p2 & tmp_97_reg_6401);

assign and_ln155_5_fu_3349_p2 = (xor_ln155_4_fu_3343_p2 & tmp_2_reg_5922);

assign and_ln155_60_fu_4180_p2 = (xor_ln155_50_fu_4174_p2 & tmp_107_fu_4148_p3);

assign and_ln155_61_fu_4246_p2 = (xor_ln155_51_fu_4240_p2 & icmp_ln155_30_fu_4204_p2);

assign and_ln155_62_fu_5396_p2 = (icmp_ln155_31_reg_6447 & and_ln155_60_reg_6442);

assign and_ln155_63_fu_4278_p2 = (xor_ln155_53_fu_4272_p2 & or_ln155_30_fu_4266_p2);

assign and_ln155_64_fu_4284_p2 = (tmp_108_fu_4166_p3 & select_ln155_41_fu_4252_p3);

assign and_ln155_65_fu_5411_p2 = (xor_ln155_54_fu_5405_p2 & tmp_105_reg_6432);

assign and_ln155_66_fu_4384_p2 = (xor_ln155_55_fu_4378_p2 & tmp_115_fu_4352_p3);

assign and_ln155_67_fu_4450_p2 = (xor_ln155_56_fu_4444_p2 & icmp_ln155_33_fu_4408_p2);

assign and_ln155_68_fu_5439_p2 = (icmp_ln155_34_reg_6478 & and_ln155_66_reg_6473);

assign and_ln155_69_fu_4482_p2 = (xor_ln155_58_fu_4476_p2 & or_ln155_33_fu_4470_p2);

assign and_ln155_6_fu_2000_p2 = (xor_ln155_5_fu_1994_p2 & tmp_25_fu_1968_p3);

assign and_ln155_70_fu_4488_p2 = (tmp_116_fu_4370_p3 & select_ln155_45_fu_4456_p3);

assign and_ln155_71_fu_5454_p2 = (xor_ln155_59_fu_5448_p2 & tmp_113_reg_6463);

assign and_ln155_72_fu_4588_p2 = (xor_ln155_60_fu_4582_p2 & tmp_123_fu_4556_p3);

assign and_ln155_73_fu_4654_p2 = (xor_ln155_61_fu_4648_p2 & icmp_ln155_36_fu_4612_p2);

assign and_ln155_74_fu_5482_p2 = (icmp_ln155_37_reg_6509 & and_ln155_72_reg_6504);

assign and_ln155_75_fu_4686_p2 = (xor_ln155_63_fu_4680_p2 & or_ln155_36_fu_4674_p2);

assign and_ln155_76_fu_4692_p2 = (tmp_124_fu_4574_p3 & select_ln155_49_fu_4660_p3);

assign and_ln155_77_fu_5497_p2 = (xor_ln155_64_fu_5491_p2 & tmp_121_reg_6494);

assign and_ln155_78_fu_4792_p2 = (xor_ln155_65_fu_4786_p2 & tmp_131_fu_4760_p3);

assign and_ln155_79_fu_4858_p2 = (xor_ln155_66_fu_4852_p2 & icmp_ln155_39_fu_4816_p2);

assign and_ln155_7_fu_2066_p2 = (xor_ln155_6_fu_2060_p2 & icmp_ln155_3_fu_2024_p2);

assign and_ln155_80_fu_5525_p2 = (icmp_ln155_40_reg_6540 & and_ln155_78_reg_6535);

assign and_ln155_81_fu_4890_p2 = (xor_ln155_68_fu_4884_p2 & or_ln155_39_fu_4878_p2);

assign and_ln155_82_fu_4896_p2 = (tmp_132_fu_4778_p3 & select_ln155_53_fu_4864_p3);

assign and_ln155_83_fu_5540_p2 = (xor_ln155_69_fu_5534_p2 & tmp_129_reg_6525);

assign and_ln155_84_fu_4996_p2 = (xor_ln155_70_fu_4990_p2 & tmp_139_fu_4964_p3);

assign and_ln155_85_fu_5062_p2 = (xor_ln155_71_fu_5056_p2 & icmp_ln155_42_fu_5020_p2);

assign and_ln155_86_fu_5568_p2 = (icmp_ln155_43_reg_6571 & and_ln155_84_reg_6566);

assign and_ln155_87_fu_5094_p2 = (xor_ln155_73_fu_5088_p2 & or_ln155_42_fu_5082_p2);

assign and_ln155_88_fu_5100_p2 = (tmp_140_fu_4982_p3 & select_ln155_57_fu_5068_p3);

assign and_ln155_89_fu_5583_p2 = (xor_ln155_74_fu_5577_p2 & tmp_137_reg_6556);

assign and_ln155_8_fu_3377_p2 = (icmp_ln155_4_reg_6168 & and_ln155_6_reg_6163);

assign and_ln155_90_fu_5200_p2 = (xor_ln155_75_fu_5194_p2 & tmp_147_fu_5168_p3);

assign and_ln155_91_fu_5266_p2 = (xor_ln155_76_fu_5260_p2 & icmp_ln155_45_fu_5224_p2);

assign and_ln155_92_fu_5611_p2 = (icmp_ln155_46_reg_6602 & and_ln155_90_reg_6597);

assign and_ln155_93_fu_5298_p2 = (xor_ln155_78_fu_5292_p2 & or_ln155_45_fu_5286_p2);

assign and_ln155_94_fu_5304_p2 = (tmp_148_fu_5186_p3 & select_ln155_61_fu_5272_p3);

assign and_ln155_95_fu_5626_p2 = (xor_ln155_79_fu_5620_p2 & tmp_145_reg_6587);

assign and_ln155_9_fu_2098_p2 = (xor_ln155_8_fu_2092_p2 & or_ln155_3_fu_2086_p2);

assign and_ln155_fu_1739_p2 = (xor_ln155_fu_1733_p2 & tmp_5_fu_1707_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign conv7_i_3_cast_fu_1508_p1 = $signed(conv7_i_3);

assign icmp_ln155_10_fu_2448_p2 = ((tmp_52_fu_2438_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_11_fu_2454_p2 = ((tmp_52_fu_2438_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_12_fu_2636_p2 = ((tmp_61_fu_2626_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_13_fu_2652_p2 = ((tmp_62_fu_2642_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_14_fu_2658_p2 = ((tmp_62_fu_2642_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_15_fu_2840_p2 = ((tmp_70_fu_2830_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_16_fu_2856_p2 = ((tmp_71_fu_2846_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_17_fu_2862_p2 = ((tmp_71_fu_2846_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_18_fu_3044_p2 = ((tmp_78_fu_3034_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_19_fu_3060_p2 = ((tmp_79_fu_3050_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_1_fu_1779_p2 = ((tmp_12_fu_1769_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_20_fu_3066_p2 = ((tmp_79_fu_3050_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_21_fu_3248_p2 = ((tmp_86_fu_3238_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_22_fu_3264_p2 = ((tmp_87_fu_3254_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_23_fu_3270_p2 = ((tmp_87_fu_3254_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_24_fu_3796_p2 = ((tmp_94_fu_3786_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_25_fu_3812_p2 = ((tmp_95_fu_3802_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_26_fu_3818_p2 = ((tmp_95_fu_3802_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_27_fu_4000_p2 = ((tmp_102_fu_3990_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_28_fu_4016_p2 = ((tmp_103_fu_4006_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_29_fu_4022_p2 = ((tmp_103_fu_4006_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_2_fu_1785_p2 = ((tmp_12_fu_1769_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_30_fu_4204_p2 = ((tmp_110_fu_4194_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_31_fu_4220_p2 = ((tmp_111_fu_4210_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_32_fu_4226_p2 = ((tmp_111_fu_4210_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_33_fu_4408_p2 = ((tmp_118_fu_4398_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_34_fu_4424_p2 = ((tmp_119_fu_4414_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_35_fu_4430_p2 = ((tmp_119_fu_4414_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_36_fu_4612_p2 = ((tmp_126_fu_4602_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_37_fu_4628_p2 = ((tmp_127_fu_4618_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_38_fu_4634_p2 = ((tmp_127_fu_4618_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_39_fu_4816_p2 = ((tmp_134_fu_4806_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_3_fu_2024_p2 = ((tmp_29_fu_2014_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_40_fu_4832_p2 = ((tmp_135_fu_4822_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_41_fu_4838_p2 = ((tmp_135_fu_4822_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_42_fu_5020_p2 = ((tmp_142_fu_5010_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_43_fu_5036_p2 = ((tmp_143_fu_5026_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_44_fu_5042_p2 = ((tmp_143_fu_5026_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_45_fu_5224_p2 = ((tmp_150_fu_5214_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_46_fu_5240_p2 = ((tmp_151_fu_5230_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_47_fu_5246_p2 = ((tmp_151_fu_5230_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_4_fu_2040_p2 = ((tmp_30_fu_2030_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_5_fu_2046_p2 = ((tmp_30_fu_2030_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_6_fu_2228_p2 = ((tmp_40_fu_2218_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_7_fu_2244_p2 = ((tmp_41_fu_2234_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln155_8_fu_2250_p2 = ((tmp_41_fu_2234_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_9_fu_2432_p2 = ((tmp_50_fu_2422_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_1763_p2 = ((tmp_10_fu_1753_p4 == 2'd3) ? 1'b1 : 1'b0);

assign lshr_ln152_3_fu_1528_p4 = {{ap_sig_allocacmp_i_1[7:2]}};

assign mul_ln155_10_fu_4113_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_11_fu_4317_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_12_fu_4521_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_13_fu_4725_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_14_fu_4929_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_15_fu_5133_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_1_fu_1933_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_2_fu_2137_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_3_fu_2341_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_4_fu_2545_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_5_fu_2749_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_6_fu_2953_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_7_fu_3157_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_8_fu_3705_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_9_fu_3909_p1 = conv7_i_3_cast_reg_5687;

assign mul_ln155_fu_1672_p1 = conv7_i_3_cast_reg_5687;

assign or_ln155_10_fu_3467_p2 = (and_ln155_22_reg_6241 | and_ln155_20_fu_3463_p2);

assign or_ln155_11_fu_3490_p2 = (and_ln155_23_fu_3478_p2 | and_ln155_21_reg_6235);

assign or_ln155_12_fu_2698_p2 = (xor_ln155_22_fu_2692_p2 | tmp_58_fu_2598_p3);

assign or_ln155_13_fu_3510_p2 = (and_ln155_28_reg_6272 | and_ln155_26_fu_3506_p2);

assign or_ln155_14_fu_3533_p2 = (and_ln155_29_fu_3521_p2 | and_ln155_27_reg_6266);

assign or_ln155_15_fu_2902_p2 = (xor_ln155_27_fu_2896_p2 | tmp_68_fu_2802_p3);

assign or_ln155_16_fu_3553_p2 = (and_ln155_34_reg_6303 | and_ln155_32_fu_3549_p2);

assign or_ln155_17_fu_3576_p2 = (and_ln155_35_fu_3564_p2 | and_ln155_33_reg_6297);

assign or_ln155_18_fu_3106_p2 = (xor_ln155_32_fu_3100_p2 | tmp_76_fu_3006_p3);

assign or_ln155_19_fu_3596_p2 = (and_ln155_40_reg_6334 | and_ln155_38_fu_3592_p2);

assign or_ln155_1_fu_3338_p2 = (and_ln155_4_reg_5948 | and_ln155_2_fu_3334_p2);

assign or_ln155_20_fu_3619_p2 = (and_ln155_41_fu_3607_p2 | and_ln155_39_reg_6328);

assign or_ln155_21_fu_3310_p2 = (xor_ln155_37_fu_3304_p2 | tmp_84_fu_3210_p3);

assign or_ln155_22_fu_3639_p2 = (and_ln155_46_reg_6365 | and_ln155_44_fu_3635_p2);

assign or_ln155_23_fu_3662_p2 = (and_ln155_47_fu_3650_p2 | and_ln155_45_reg_6359);

assign or_ln155_24_fu_3858_p2 = (xor_ln155_42_fu_3852_p2 | tmp_92_fu_3758_p3);

assign or_ln155_25_fu_5314_p2 = (and_ln155_52_reg_6396 | and_ln155_50_fu_5310_p2);

assign or_ln155_26_fu_5337_p2 = (and_ln155_53_fu_5325_p2 | and_ln155_51_reg_6390);

assign or_ln155_27_fu_4062_p2 = (xor_ln155_47_fu_4056_p2 | tmp_100_fu_3962_p3);

assign or_ln155_28_fu_5357_p2 = (and_ln155_58_reg_6427 | and_ln155_56_fu_5353_p2);

assign or_ln155_29_fu_5380_p2 = (and_ln155_59_fu_5368_p2 | and_ln155_57_reg_6421);

assign or_ln155_2_fu_3361_p2 = (and_ln155_5_fu_3349_p2 | and_ln155_3_reg_5942);

assign or_ln155_30_fu_4266_p2 = (xor_ln155_52_fu_4260_p2 | tmp_108_fu_4166_p3);

assign or_ln155_31_fu_5400_p2 = (and_ln155_64_reg_6458 | and_ln155_62_fu_5396_p2);

assign or_ln155_32_fu_5423_p2 = (and_ln155_65_fu_5411_p2 | and_ln155_63_reg_6452);

assign or_ln155_33_fu_4470_p2 = (xor_ln155_57_fu_4464_p2 | tmp_116_fu_4370_p3);

assign or_ln155_34_fu_5443_p2 = (and_ln155_70_reg_6489 | and_ln155_68_fu_5439_p2);

assign or_ln155_35_fu_5466_p2 = (and_ln155_71_fu_5454_p2 | and_ln155_69_reg_6483);

assign or_ln155_36_fu_4674_p2 = (xor_ln155_62_fu_4668_p2 | tmp_124_fu_4574_p3);

assign or_ln155_37_fu_5486_p2 = (and_ln155_76_reg_6520 | and_ln155_74_fu_5482_p2);

assign or_ln155_38_fu_5509_p2 = (and_ln155_77_fu_5497_p2 | and_ln155_75_reg_6514);

assign or_ln155_39_fu_4878_p2 = (xor_ln155_67_fu_4872_p2 | tmp_132_fu_4778_p3);

assign or_ln155_3_fu_2086_p2 = (xor_ln155_7_fu_2080_p2 | tmp_26_fu_1986_p3);

assign or_ln155_40_fu_5529_p2 = (and_ln155_82_reg_6551 | and_ln155_80_fu_5525_p2);

assign or_ln155_41_fu_5552_p2 = (and_ln155_83_fu_5540_p2 | and_ln155_81_reg_6545);

assign or_ln155_42_fu_5082_p2 = (xor_ln155_72_fu_5076_p2 | tmp_140_fu_4982_p3);

assign or_ln155_43_fu_5572_p2 = (and_ln155_88_reg_6582 | and_ln155_86_fu_5568_p2);

assign or_ln155_44_fu_5595_p2 = (and_ln155_89_fu_5583_p2 | and_ln155_87_reg_6576);

assign or_ln155_45_fu_5286_p2 = (xor_ln155_77_fu_5280_p2 | tmp_148_fu_5186_p3);

assign or_ln155_46_fu_5615_p2 = (and_ln155_94_reg_6613 | and_ln155_92_fu_5611_p2);

assign or_ln155_47_fu_5638_p2 = (and_ln155_95_fu_5626_p2 | and_ln155_93_reg_6607);

assign or_ln155_4_fu_3381_p2 = (and_ln155_8_fu_3377_p2 | and_ln155_10_reg_6179);

assign or_ln155_5_fu_3404_p2 = (and_ln155_9_reg_6173 | and_ln155_11_fu_3392_p2);

assign or_ln155_6_fu_2290_p2 = (xor_ln155_12_fu_2284_p2 | tmp_37_fu_2190_p3);

assign or_ln155_7_fu_3424_p2 = (and_ln155_16_reg_6210 | and_ln155_14_fu_3420_p2);

assign or_ln155_8_fu_3447_p2 = (and_ln155_17_fu_3435_p2 | and_ln155_15_reg_6204);

assign or_ln155_9_fu_2494_p2 = (xor_ln155_17_fu_2488_p2 | tmp_48_fu_2394_p3);

assign or_ln155_fu_1825_p2 = (xor_ln155_2_fu_1819_p2 | tmp_6_fu_1725_p3);

assign select_ln155_10_fu_3440_p3 = ((and_ln155_15_reg_6204[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_11_fu_3452_p3 = ((or_ln155_8_fu_3447_p2[0:0] == 1'b1) ? select_ln155_10_fu_3440_p3 : add_ln155_2_reg_6189);

assign select_ln155_12_fu_2460_p3 = ((and_ln155_18_fu_2408_p2[0:0] == 1'b1) ? icmp_ln155_10_fu_2448_p2 : icmp_ln155_11_fu_2454_p2);

assign select_ln155_13_fu_2480_p3 = ((and_ln155_18_fu_2408_p2[0:0] == 1'b1) ? and_ln155_19_fu_2474_p2 : icmp_ln155_10_fu_2448_p2);

assign select_ln155_14_fu_3483_p3 = ((and_ln155_21_reg_6235[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_15_fu_3495_p3 = ((or_ln155_11_fu_3490_p2[0:0] == 1'b1) ? select_ln155_14_fu_3483_p3 : add_ln155_3_reg_6220);

assign select_ln155_16_fu_2664_p3 = ((and_ln155_24_fu_2612_p2[0:0] == 1'b1) ? icmp_ln155_13_fu_2652_p2 : icmp_ln155_14_fu_2658_p2);

assign select_ln155_17_fu_2684_p3 = ((and_ln155_24_fu_2612_p2[0:0] == 1'b1) ? and_ln155_25_fu_2678_p2 : icmp_ln155_13_fu_2652_p2);

assign select_ln155_18_fu_3526_p3 = ((and_ln155_27_reg_6266[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_19_fu_3538_p3 = ((or_ln155_14_fu_3533_p2[0:0] == 1'b1) ? select_ln155_18_fu_3526_p3 : add_ln155_4_reg_6251);

assign select_ln155_1_fu_1811_p3 = ((and_ln155_fu_1739_p2[0:0] == 1'b1) ? and_ln155_1_fu_1805_p2 : icmp_ln155_1_fu_1779_p2);

assign select_ln155_20_fu_2868_p3 = ((and_ln155_30_fu_2816_p2[0:0] == 1'b1) ? icmp_ln155_16_fu_2856_p2 : icmp_ln155_17_fu_2862_p2);

assign select_ln155_21_fu_2888_p3 = ((and_ln155_30_fu_2816_p2[0:0] == 1'b1) ? and_ln155_31_fu_2882_p2 : icmp_ln155_16_fu_2856_p2);

assign select_ln155_22_fu_3569_p3 = ((and_ln155_33_reg_6297[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_23_fu_3581_p3 = ((or_ln155_17_fu_3576_p2[0:0] == 1'b1) ? select_ln155_22_fu_3569_p3 : add_ln155_5_reg_6282);

assign select_ln155_24_fu_3072_p3 = ((and_ln155_36_fu_3020_p2[0:0] == 1'b1) ? icmp_ln155_19_fu_3060_p2 : icmp_ln155_20_fu_3066_p2);

assign select_ln155_25_fu_3092_p3 = ((and_ln155_36_fu_3020_p2[0:0] == 1'b1) ? and_ln155_37_fu_3086_p2 : icmp_ln155_19_fu_3060_p2);

assign select_ln155_26_fu_3612_p3 = ((and_ln155_39_reg_6328[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_27_fu_3624_p3 = ((or_ln155_20_fu_3619_p2[0:0] == 1'b1) ? select_ln155_26_fu_3612_p3 : add_ln155_6_reg_6313);

assign select_ln155_28_fu_3276_p3 = ((and_ln155_42_fu_3224_p2[0:0] == 1'b1) ? icmp_ln155_22_fu_3264_p2 : icmp_ln155_23_fu_3270_p2);

assign select_ln155_29_fu_3296_p3 = ((and_ln155_42_fu_3224_p2[0:0] == 1'b1) ? and_ln155_43_fu_3290_p2 : icmp_ln155_22_fu_3264_p2);

assign select_ln155_2_fu_3354_p3 = ((and_ln155_3_reg_5942[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_30_fu_3655_p3 = ((and_ln155_45_reg_6359[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_31_fu_3667_p3 = ((or_ln155_23_fu_3662_p2[0:0] == 1'b1) ? select_ln155_30_fu_3655_p3 : add_ln155_7_reg_6344);

assign select_ln155_32_fu_3824_p3 = ((and_ln155_48_fu_3772_p2[0:0] == 1'b1) ? icmp_ln155_25_fu_3812_p2 : icmp_ln155_26_fu_3818_p2);

assign select_ln155_33_fu_3844_p3 = ((and_ln155_48_fu_3772_p2[0:0] == 1'b1) ? and_ln155_49_fu_3838_p2 : icmp_ln155_25_fu_3812_p2);

assign select_ln155_34_fu_5330_p3 = ((and_ln155_51_reg_6390[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_35_fu_5342_p3 = ((or_ln155_26_fu_5337_p2[0:0] == 1'b1) ? select_ln155_34_fu_5330_p3 : add_ln155_8_reg_6375);

assign select_ln155_36_fu_4028_p3 = ((and_ln155_54_fu_3976_p2[0:0] == 1'b1) ? icmp_ln155_28_fu_4016_p2 : icmp_ln155_29_fu_4022_p2);

assign select_ln155_37_fu_4048_p3 = ((and_ln155_54_fu_3976_p2[0:0] == 1'b1) ? and_ln155_55_fu_4042_p2 : icmp_ln155_28_fu_4016_p2);

assign select_ln155_38_fu_5373_p3 = ((and_ln155_57_reg_6421[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_39_fu_5385_p3 = ((or_ln155_29_fu_5380_p2[0:0] == 1'b1) ? select_ln155_38_fu_5373_p3 : add_ln155_9_reg_6406);

assign select_ln155_3_fu_3366_p3 = ((or_ln155_2_fu_3361_p2[0:0] == 1'b1) ? select_ln155_2_fu_3354_p3 : add_ln155_reg_5927);

assign select_ln155_40_fu_4232_p3 = ((and_ln155_60_fu_4180_p2[0:0] == 1'b1) ? icmp_ln155_31_fu_4220_p2 : icmp_ln155_32_fu_4226_p2);

assign select_ln155_41_fu_4252_p3 = ((and_ln155_60_fu_4180_p2[0:0] == 1'b1) ? and_ln155_61_fu_4246_p2 : icmp_ln155_31_fu_4220_p2);

assign select_ln155_42_fu_5416_p3 = ((and_ln155_63_reg_6452[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_43_fu_5428_p3 = ((or_ln155_32_fu_5423_p2[0:0] == 1'b1) ? select_ln155_42_fu_5416_p3 : add_ln155_10_reg_6437);

assign select_ln155_44_fu_4436_p3 = ((and_ln155_66_fu_4384_p2[0:0] == 1'b1) ? icmp_ln155_34_fu_4424_p2 : icmp_ln155_35_fu_4430_p2);

assign select_ln155_45_fu_4456_p3 = ((and_ln155_66_fu_4384_p2[0:0] == 1'b1) ? and_ln155_67_fu_4450_p2 : icmp_ln155_34_fu_4424_p2);

assign select_ln155_46_fu_5459_p3 = ((and_ln155_69_reg_6483[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_47_fu_5471_p3 = ((or_ln155_35_fu_5466_p2[0:0] == 1'b1) ? select_ln155_46_fu_5459_p3 : add_ln155_11_reg_6468);

assign select_ln155_48_fu_4640_p3 = ((and_ln155_72_fu_4588_p2[0:0] == 1'b1) ? icmp_ln155_37_fu_4628_p2 : icmp_ln155_38_fu_4634_p2);

assign select_ln155_49_fu_4660_p3 = ((and_ln155_72_fu_4588_p2[0:0] == 1'b1) ? and_ln155_73_fu_4654_p2 : icmp_ln155_37_fu_4628_p2);

assign select_ln155_4_fu_2052_p3 = ((and_ln155_6_fu_2000_p2[0:0] == 1'b1) ? icmp_ln155_4_fu_2040_p2 : icmp_ln155_5_fu_2046_p2);

assign select_ln155_50_fu_5502_p3 = ((and_ln155_75_reg_6514[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_51_fu_5514_p3 = ((or_ln155_38_fu_5509_p2[0:0] == 1'b1) ? select_ln155_50_fu_5502_p3 : add_ln155_12_reg_6499);

assign select_ln155_52_fu_4844_p3 = ((and_ln155_78_fu_4792_p2[0:0] == 1'b1) ? icmp_ln155_40_fu_4832_p2 : icmp_ln155_41_fu_4838_p2);

assign select_ln155_53_fu_4864_p3 = ((and_ln155_78_fu_4792_p2[0:0] == 1'b1) ? and_ln155_79_fu_4858_p2 : icmp_ln155_40_fu_4832_p2);

assign select_ln155_54_fu_5545_p3 = ((and_ln155_81_reg_6545[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_55_fu_5557_p3 = ((or_ln155_41_fu_5552_p2[0:0] == 1'b1) ? select_ln155_54_fu_5545_p3 : add_ln155_13_reg_6530);

assign select_ln155_56_fu_5048_p3 = ((and_ln155_84_fu_4996_p2[0:0] == 1'b1) ? icmp_ln155_43_fu_5036_p2 : icmp_ln155_44_fu_5042_p2);

assign select_ln155_57_fu_5068_p3 = ((and_ln155_84_fu_4996_p2[0:0] == 1'b1) ? and_ln155_85_fu_5062_p2 : icmp_ln155_43_fu_5036_p2);

assign select_ln155_58_fu_5588_p3 = ((and_ln155_87_reg_6576[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_59_fu_5600_p3 = ((or_ln155_44_fu_5595_p2[0:0] == 1'b1) ? select_ln155_58_fu_5588_p3 : add_ln155_14_reg_6561);

assign select_ln155_5_fu_2072_p3 = ((and_ln155_6_fu_2000_p2[0:0] == 1'b1) ? and_ln155_7_fu_2066_p2 : icmp_ln155_4_fu_2040_p2);

assign select_ln155_60_fu_5252_p3 = ((and_ln155_90_fu_5200_p2[0:0] == 1'b1) ? icmp_ln155_46_fu_5240_p2 : icmp_ln155_47_fu_5246_p2);

assign select_ln155_61_fu_5272_p3 = ((and_ln155_90_fu_5200_p2[0:0] == 1'b1) ? and_ln155_91_fu_5266_p2 : icmp_ln155_46_fu_5240_p2);

assign select_ln155_62_fu_5631_p3 = ((and_ln155_93_reg_6607[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_63_fu_5643_p3 = ((or_ln155_47_fu_5638_p2[0:0] == 1'b1) ? select_ln155_62_fu_5631_p3 : add_ln155_15_reg_6592);

assign select_ln155_6_fu_3397_p3 = ((and_ln155_9_reg_6173[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln155_7_fu_3409_p3 = ((or_ln155_5_fu_3404_p2[0:0] == 1'b1) ? select_ln155_6_fu_3397_p3 : add_ln155_1_reg_6158);

assign select_ln155_8_fu_2256_p3 = ((and_ln155_12_fu_2204_p2[0:0] == 1'b1) ? icmp_ln155_7_fu_2244_p2 : icmp_ln155_8_fu_2250_p2);

assign select_ln155_9_fu_2276_p3 = ((and_ln155_12_fu_2204_p2[0:0] == 1'b1) ? and_ln155_13_fu_2270_p2 : icmp_ln155_7_fu_2244_p2);

assign select_ln155_fu_1791_p3 = ((and_ln155_fu_1739_p2[0:0] == 1'b1) ? icmp_ln155_1_fu_1779_p2 : icmp_ln155_2_fu_1785_p2);

assign sext_ln155_11_fu_2754_p1 = mul_ln155_5_fu_2749_p2;

assign sext_ln155_13_fu_2958_p1 = mul_ln155_6_fu_2953_p2;

assign sext_ln155_15_fu_3162_p1 = mul_ln155_7_fu_3157_p2;

assign sext_ln155_17_fu_3710_p1 = mul_ln155_8_fu_3705_p2;

assign sext_ln155_19_fu_3914_p1 = mul_ln155_9_fu_3909_p2;

assign sext_ln155_1_fu_1677_p1 = mul_ln155_fu_1672_p2;

assign sext_ln155_21_fu_4118_p1 = mul_ln155_10_fu_4113_p2;

assign sext_ln155_23_fu_4322_p1 = mul_ln155_11_fu_4317_p2;

assign sext_ln155_25_fu_4526_p1 = mul_ln155_12_fu_4521_p2;

assign sext_ln155_27_fu_4730_p1 = mul_ln155_13_fu_4725_p2;

assign sext_ln155_29_fu_4934_p1 = mul_ln155_14_fu_4929_p2;

assign sext_ln155_31_fu_5138_p1 = mul_ln155_15_fu_5133_p2;

assign sext_ln155_3_fu_1938_p1 = mul_ln155_1_fu_1933_p2;

assign sext_ln155_5_fu_2142_p1 = mul_ln155_2_fu_2137_p2;

assign sext_ln155_7_fu_2346_p1 = mul_ln155_3_fu_2341_p2;

assign sext_ln155_9_fu_2550_p1 = mul_ln155_4_fu_2545_p2;

assign tmp_100_fu_3962_p3 = add_ln155_9_fu_3956_p2[32'd23];

assign tmp_101_fu_3982_p3 = sext_ln155_19_fu_3914_p1[32'd38];

assign tmp_102_fu_3990_p4 = {{mul_ln155_9_fu_3909_p2[40:39]}};

assign tmp_103_fu_4006_p4 = {{mul_ln155_9_fu_3909_p2[40:38]}};

assign tmp_104_fu_4086_p9 = 'bx;

assign tmp_105_fu_4122_p3 = sext_ln155_21_fu_4118_p1[32'd47];

assign tmp_106_fu_4140_p3 = sext_ln155_21_fu_4118_p1[32'd13];

assign tmp_107_fu_4148_p3 = sext_ln155_21_fu_4118_p1[32'd37];

assign tmp_108_fu_4166_p3 = add_ln155_10_fu_4160_p2[32'd23];

assign tmp_109_fu_4186_p3 = sext_ln155_21_fu_4118_p1[32'd38];

assign tmp_10_fu_1753_p4 = {{mul_ln155_fu_1672_p2[40:39]}};

assign tmp_110_fu_4194_p4 = {{mul_ln155_10_fu_4113_p2[40:39]}};

assign tmp_111_fu_4210_p4 = {{mul_ln155_10_fu_4113_p2[40:38]}};

assign tmp_112_fu_4290_p9 = 'bx;

assign tmp_113_fu_4326_p3 = sext_ln155_23_fu_4322_p1[32'd47];

assign tmp_114_fu_4344_p3 = sext_ln155_23_fu_4322_p1[32'd13];

assign tmp_115_fu_4352_p3 = sext_ln155_23_fu_4322_p1[32'd37];

assign tmp_116_fu_4370_p3 = add_ln155_11_fu_4364_p2[32'd23];

assign tmp_117_fu_4390_p3 = sext_ln155_23_fu_4322_p1[32'd38];

assign tmp_118_fu_4398_p4 = {{mul_ln155_11_fu_4317_p2[40:39]}};

assign tmp_119_fu_4414_p4 = {{mul_ln155_11_fu_4317_p2[40:38]}};

assign tmp_11_address0 = tmp_11_address0_local;

assign tmp_11_address1 = tmp_11_address1_local;

assign tmp_11_ce0 = tmp_11_ce0_local;

assign tmp_11_ce1 = tmp_11_ce1_local;

assign tmp_120_fu_4494_p9 = 'bx;

assign tmp_121_fu_4530_p3 = sext_ln155_25_fu_4526_p1[32'd47];

assign tmp_122_fu_4548_p3 = sext_ln155_25_fu_4526_p1[32'd13];

assign tmp_123_fu_4556_p3 = sext_ln155_25_fu_4526_p1[32'd37];

assign tmp_124_fu_4574_p3 = add_ln155_12_fu_4568_p2[32'd23];

assign tmp_125_fu_4594_p3 = sext_ln155_25_fu_4526_p1[32'd38];

assign tmp_126_fu_4602_p4 = {{mul_ln155_12_fu_4521_p2[40:39]}};

assign tmp_127_fu_4618_p4 = {{mul_ln155_12_fu_4521_p2[40:38]}};

assign tmp_128_fu_4698_p9 = 'bx;

assign tmp_129_fu_4734_p3 = sext_ln155_27_fu_4730_p1[32'd47];

assign tmp_12_fu_1769_p4 = {{mul_ln155_fu_1672_p2[40:38]}};

assign tmp_130_fu_4752_p3 = sext_ln155_27_fu_4730_p1[32'd13];

assign tmp_131_fu_4760_p3 = sext_ln155_27_fu_4730_p1[32'd37];

assign tmp_132_fu_4778_p3 = add_ln155_13_fu_4772_p2[32'd23];

assign tmp_133_fu_4798_p3 = sext_ln155_27_fu_4730_p1[32'd38];

assign tmp_134_fu_4806_p4 = {{mul_ln155_13_fu_4725_p2[40:39]}};

assign tmp_135_fu_4822_p4 = {{mul_ln155_13_fu_4725_p2[40:38]}};

assign tmp_136_fu_4902_p9 = 'bx;

assign tmp_137_fu_4938_p3 = sext_ln155_29_fu_4934_p1[32'd47];

assign tmp_138_fu_4956_p3 = sext_ln155_29_fu_4934_p1[32'd13];

assign tmp_139_fu_4964_p3 = sext_ln155_29_fu_4934_p1[32'd37];

assign tmp_13_fu_1566_p4 = {{ap_sig_allocacmp_i_1[7:3]}};

assign tmp_140_fu_4982_p3 = add_ln155_14_fu_4976_p2[32'd23];

assign tmp_141_fu_5002_p3 = sext_ln155_29_fu_4934_p1[32'd38];

assign tmp_142_fu_5010_p4 = {{mul_ln155_14_fu_4929_p2[40:39]}};

assign tmp_143_fu_5026_p4 = {{mul_ln155_14_fu_4929_p2[40:38]}};

assign tmp_144_fu_5106_p9 = 'bx;

assign tmp_145_fu_5142_p3 = sext_ln155_31_fu_5138_p1[32'd47];

assign tmp_146_fu_5160_p3 = sext_ln155_31_fu_5138_p1[32'd13];

assign tmp_147_fu_5168_p3 = sext_ln155_31_fu_5138_p1[32'd37];

assign tmp_148_fu_5186_p3 = add_ln155_15_fu_5180_p2[32'd23];

assign tmp_149_fu_5206_p3 = sext_ln155_31_fu_5138_p1[32'd38];

assign tmp_14_fu_1576_p4 = {{{tmp_13_fu_1566_p4}, {1'd1}}, {lshr_ln7}};

assign tmp_150_fu_5214_p4 = {{mul_ln155_15_fu_5133_p2[40:39]}};

assign tmp_151_fu_5230_p4 = {{mul_ln155_15_fu_5133_p2[40:38]}};

assign tmp_15_address0 = tmp_15_address0_local;

assign tmp_15_address1 = tmp_15_address1_local;

assign tmp_15_ce0 = tmp_15_ce0_local;

assign tmp_15_ce1 = tmp_15_ce1_local;

assign tmp_18_fu_1849_p5 = {{{{tmp_16_reg_5911}, {1'd1}}, {tmp_17_reg_5917}}, {lshr_ln7}};

assign tmp_19_address0 = tmp_19_address0_local;

assign tmp_19_address1 = tmp_19_address1_local;

assign tmp_19_ce0 = tmp_19_ce0_local;

assign tmp_19_ce1 = tmp_19_ce1_local;

assign tmp_1_fu_1520_p3 = ap_sig_allocacmp_i_1[32'd8];

assign tmp_20_fu_1878_p4 = {{{tmp_16_reg_5911}, {2'd3}}, {lshr_ln7}};

assign tmp_21_fu_1906_p9 = 'bx;

assign tmp_22_fu_1942_p3 = sext_ln155_3_fu_1938_p1[32'd47];

assign tmp_23_address0 = tmp_23_address0_local;

assign tmp_23_address1 = tmp_23_address1_local;

assign tmp_23_ce0 = tmp_23_ce0_local;

assign tmp_23_ce1 = tmp_23_ce1_local;

assign tmp_24_fu_1960_p3 = sext_ln155_3_fu_1938_p1[32'd13];

assign tmp_25_fu_1968_p3 = sext_ln155_3_fu_1938_p1[32'd37];

assign tmp_26_fu_1986_p3 = add_ln155_1_fu_1980_p2[32'd23];

assign tmp_27_address0 = tmp_27_address0_local;

assign tmp_27_address1 = tmp_27_address1_local;

assign tmp_27_ce0 = tmp_27_ce0_local;

assign tmp_27_ce1 = tmp_27_ce1_local;

assign tmp_28_fu_2006_p3 = sext_ln155_3_fu_1938_p1[32'd38];

assign tmp_29_fu_2014_p4 = {{mul_ln155_1_fu_1933_p2[40:39]}};

assign tmp_2_fu_1681_p3 = sext_ln155_1_fu_1677_p1[32'd47];

assign tmp_30_fu_2030_p4 = {{mul_ln155_1_fu_1933_p2[40:38]}};

assign tmp_31_address0 = tmp_31_address0_local;

assign tmp_31_address1 = tmp_31_address1_local;

assign tmp_31_ce0 = tmp_31_ce0_local;

assign tmp_31_ce1 = tmp_31_ce1_local;

assign tmp_32_fu_2110_p9 = 'bx;

assign tmp_33_fu_2146_p3 = sext_ln155_5_fu_2142_p1[32'd47];

assign tmp_34_fu_2164_p3 = sext_ln155_5_fu_2142_p1[32'd13];

assign tmp_35_address0 = tmp_35_address0_local;

assign tmp_35_address1 = tmp_35_address1_local;

assign tmp_35_ce0 = tmp_35_ce0_local;

assign tmp_35_ce1 = tmp_35_ce1_local;

assign tmp_36_fu_2172_p3 = sext_ln155_5_fu_2142_p1[32'd37];

assign tmp_37_fu_2190_p3 = add_ln155_2_fu_2184_p2[32'd23];

assign tmp_38_fu_2210_p3 = sext_ln155_5_fu_2142_p1[32'd38];

assign tmp_39_address0 = tmp_39_address0_local;

assign tmp_39_address1 = tmp_39_address1_local;

assign tmp_39_ce0 = tmp_39_ce0_local;

assign tmp_39_ce1 = tmp_39_ce1_local;

assign tmp_3_address0 = tmp_3_address0_local;

assign tmp_3_address1 = tmp_3_address1_local;

assign tmp_3_ce0 = tmp_3_ce0_local;

assign tmp_3_ce1 = tmp_3_ce1_local;

assign tmp_40_fu_2218_p4 = {{mul_ln155_2_fu_2137_p2[40:39]}};

assign tmp_41_fu_2234_p4 = {{mul_ln155_2_fu_2137_p2[40:38]}};

assign tmp_42_fu_2314_p9 = 'bx;

assign tmp_43_address0 = tmp_43_address0_local;

assign tmp_43_address1 = tmp_43_address1_local;

assign tmp_43_ce0 = tmp_43_ce0_local;

assign tmp_43_ce1 = tmp_43_ce1_local;

assign tmp_44_fu_2350_p3 = sext_ln155_7_fu_2346_p1[32'd47];

assign tmp_45_fu_2368_p3 = sext_ln155_7_fu_2346_p1[32'd13];

assign tmp_46_fu_2376_p3 = sext_ln155_7_fu_2346_p1[32'd37];

assign tmp_47_address0 = tmp_47_address0_local;

assign tmp_47_address1 = tmp_47_address1_local;

assign tmp_47_ce0 = tmp_47_ce0_local;

assign tmp_47_ce1 = tmp_47_ce1_local;

assign tmp_48_fu_2394_p3 = add_ln155_3_fu_2388_p2[32'd23];

assign tmp_49_fu_2414_p3 = sext_ln155_7_fu_2346_p1[32'd38];

assign tmp_4_fu_1699_p3 = sext_ln155_1_fu_1677_p1[32'd13];

assign tmp_50_fu_2422_p4 = {{mul_ln155_3_fu_2341_p2[40:39]}};

assign tmp_51_address0 = tmp_51_address0_local;

assign tmp_51_address1 = tmp_51_address1_local;

assign tmp_51_ce0 = tmp_51_ce0_local;

assign tmp_51_ce1 = tmp_51_ce1_local;

assign tmp_52_fu_2438_p4 = {{mul_ln155_3_fu_2341_p2[40:38]}};

assign tmp_53_fu_2518_p9 = 'bx;

assign tmp_54_fu_2554_p3 = sext_ln155_9_fu_2550_p1[32'd47];

assign tmp_55_address0 = tmp_55_address0_local;

assign tmp_55_address1 = tmp_55_address1_local;

assign tmp_55_ce0 = tmp_55_ce0_local;

assign tmp_55_ce1 = tmp_55_ce1_local;

assign tmp_56_fu_2572_p3 = sext_ln155_9_fu_2550_p1[32'd13];

assign tmp_57_fu_2580_p3 = sext_ln155_9_fu_2550_p1[32'd37];

assign tmp_58_fu_2598_p3 = add_ln155_4_fu_2592_p2[32'd23];

assign tmp_59_address0 = tmp_59_address0_local;

assign tmp_59_address1 = tmp_59_address1_local;

assign tmp_59_ce0 = tmp_59_ce0_local;

assign tmp_59_ce1 = tmp_59_ce1_local;

assign tmp_5_fu_1707_p3 = sext_ln155_1_fu_1677_p1[32'd37];

assign tmp_60_fu_2618_p3 = sext_ln155_9_fu_2550_p1[32'd38];

assign tmp_61_fu_2626_p4 = {{mul_ln155_4_fu_2545_p2[40:39]}};

assign tmp_62_fu_2642_p4 = {{mul_ln155_4_fu_2545_p2[40:38]}};

assign tmp_63_address0 = tmp_63_address0_local;

assign tmp_63_address1 = tmp_63_address1_local;

assign tmp_63_ce0 = tmp_63_ce0_local;

assign tmp_63_ce1 = tmp_63_ce1_local;

assign tmp_64_fu_2722_p9 = 'bx;

assign tmp_65_fu_2758_p3 = sext_ln155_11_fu_2754_p1[32'd47];

assign tmp_66_fu_2776_p3 = sext_ln155_11_fu_2754_p1[32'd13];

assign tmp_67_fu_2784_p3 = sext_ln155_11_fu_2754_p1[32'd37];

assign tmp_68_fu_2802_p3 = add_ln155_5_fu_2796_p2[32'd23];

assign tmp_69_fu_2822_p3 = sext_ln155_11_fu_2754_p1[32'd38];

assign tmp_6_fu_1725_p3 = add_ln155_fu_1719_p2[32'd23];

assign tmp_70_fu_2830_p4 = {{mul_ln155_5_fu_2749_p2[40:39]}};

assign tmp_71_fu_2846_p4 = {{mul_ln155_5_fu_2749_p2[40:38]}};

assign tmp_72_fu_2926_p9 = 'bx;

assign tmp_73_fu_2962_p3 = sext_ln155_13_fu_2958_p1[32'd47];

assign tmp_74_fu_2980_p3 = sext_ln155_13_fu_2958_p1[32'd13];

assign tmp_75_fu_2988_p3 = sext_ln155_13_fu_2958_p1[32'd37];

assign tmp_76_fu_3006_p3 = add_ln155_6_fu_3000_p2[32'd23];

assign tmp_77_fu_3026_p3 = sext_ln155_13_fu_2958_p1[32'd38];

assign tmp_78_fu_3034_p4 = {{mul_ln155_6_fu_2953_p2[40:39]}};

assign tmp_79_fu_3050_p4 = {{mul_ln155_6_fu_2953_p2[40:38]}};

assign tmp_7_address0 = tmp_7_address0_local;

assign tmp_7_address1 = tmp_7_address1_local;

assign tmp_7_ce0 = tmp_7_ce0_local;

assign tmp_7_ce1 = tmp_7_ce1_local;

assign tmp_80_fu_3130_p9 = 'bx;

assign tmp_81_fu_3166_p3 = sext_ln155_15_fu_3162_p1[32'd47];

assign tmp_82_fu_3184_p3 = sext_ln155_15_fu_3162_p1[32'd13];

assign tmp_83_fu_3192_p3 = sext_ln155_15_fu_3162_p1[32'd37];

assign tmp_84_fu_3210_p3 = add_ln155_7_fu_3204_p2[32'd23];

assign tmp_85_fu_3230_p3 = sext_ln155_15_fu_3162_p1[32'd38];

assign tmp_86_fu_3238_p4 = {{mul_ln155_7_fu_3157_p2[40:39]}};

assign tmp_87_fu_3254_p4 = {{mul_ln155_7_fu_3157_p2[40:38]}};

assign tmp_88_fu_3678_p9 = 'bx;

assign tmp_89_fu_3714_p3 = sext_ln155_17_fu_3710_p1[32'd47];

assign tmp_8_fu_1645_p9 = 'bx;

assign tmp_90_fu_3732_p3 = sext_ln155_17_fu_3710_p1[32'd13];

assign tmp_91_fu_3740_p3 = sext_ln155_17_fu_3710_p1[32'd37];

assign tmp_92_fu_3758_p3 = add_ln155_8_fu_3752_p2[32'd23];

assign tmp_93_fu_3778_p3 = sext_ln155_17_fu_3710_p1[32'd38];

assign tmp_94_fu_3786_p4 = {{mul_ln155_8_fu_3705_p2[40:39]}};

assign tmp_95_fu_3802_p4 = {{mul_ln155_8_fu_3705_p2[40:38]}};

assign tmp_96_fu_3882_p9 = 'bx;

assign tmp_97_fu_3918_p3 = sext_ln155_19_fu_3914_p1[32'd47];

assign tmp_98_fu_3936_p3 = sext_ln155_19_fu_3914_p1[32'd13];

assign tmp_99_fu_3944_p3 = sext_ln155_19_fu_3914_p1[32'd37];

assign tmp_9_fu_1745_p3 = sext_ln155_1_fu_1677_p1[32'd38];

assign tmp_reg_5661 = empty;

assign tmp_s_fu_1538_p3 = {{lshr_ln152_3_fu_1528_p4}, {lshr_ln7}};

assign trunc_ln155_10_fu_4130_p4 = {{mul_ln155_10_fu_4113_p2[37:14]}};

assign trunc_ln155_11_fu_4334_p4 = {{mul_ln155_11_fu_4317_p2[37:14]}};

assign trunc_ln155_12_fu_4538_p4 = {{mul_ln155_12_fu_4521_p2[37:14]}};

assign trunc_ln155_13_fu_4742_p4 = {{mul_ln155_13_fu_4725_p2[37:14]}};

assign trunc_ln155_14_fu_4946_p4 = {{mul_ln155_14_fu_4929_p2[37:14]}};

assign trunc_ln155_15_fu_5150_p4 = {{mul_ln155_15_fu_5133_p2[37:14]}};

assign trunc_ln155_1_fu_1950_p4 = {{mul_ln155_1_fu_1933_p2[37:14]}};

assign trunc_ln155_2_fu_2154_p4 = {{mul_ln155_2_fu_2137_p2[37:14]}};

assign trunc_ln155_3_fu_2358_p4 = {{mul_ln155_3_fu_2341_p2[37:14]}};

assign trunc_ln155_4_fu_2562_p4 = {{mul_ln155_4_fu_2545_p2[37:14]}};

assign trunc_ln155_5_fu_2766_p4 = {{mul_ln155_5_fu_2749_p2[37:14]}};

assign trunc_ln155_6_fu_2970_p4 = {{mul_ln155_6_fu_2953_p2[37:14]}};

assign trunc_ln155_7_fu_3174_p4 = {{mul_ln155_7_fu_3157_p2[37:14]}};

assign trunc_ln155_8_fu_3722_p4 = {{mul_ln155_8_fu_3705_p2[37:14]}};

assign trunc_ln155_9_fu_3926_p4 = {{mul_ln155_9_fu_3909_p2[37:14]}};

assign trunc_ln155_s_fu_1689_p4 = {{mul_ln155_fu_1672_p2[37:14]}};

assign xor_ln155_10_fu_2198_p2 = (tmp_37_fu_2190_p3 ^ 1'd1);

assign xor_ln155_11_fu_2264_p2 = (tmp_38_fu_2210_p3 ^ 1'd1);

assign xor_ln155_12_fu_2284_p2 = (select_ln155_8_fu_2256_p3 ^ 1'd1);

assign xor_ln155_13_fu_2296_p2 = (tmp_33_fu_2146_p3 ^ 1'd1);

assign xor_ln155_14_fu_3429_p2 = (or_ln155_7_fu_3424_p2 ^ 1'd1);

assign xor_ln155_15_fu_2402_p2 = (tmp_48_fu_2394_p3 ^ 1'd1);

assign xor_ln155_16_fu_2468_p2 = (tmp_49_fu_2414_p3 ^ 1'd1);

assign xor_ln155_17_fu_2488_p2 = (select_ln155_12_fu_2460_p3 ^ 1'd1);

assign xor_ln155_18_fu_2500_p2 = (tmp_44_fu_2350_p3 ^ 1'd1);

assign xor_ln155_19_fu_3472_p2 = (or_ln155_10_fu_3467_p2 ^ 1'd1);

assign xor_ln155_1_fu_1799_p2 = (tmp_9_fu_1745_p3 ^ 1'd1);

assign xor_ln155_20_fu_2606_p2 = (tmp_58_fu_2598_p3 ^ 1'd1);

assign xor_ln155_21_fu_2672_p2 = (tmp_60_fu_2618_p3 ^ 1'd1);

assign xor_ln155_22_fu_2692_p2 = (select_ln155_16_fu_2664_p3 ^ 1'd1);

assign xor_ln155_23_fu_2704_p2 = (tmp_54_fu_2554_p3 ^ 1'd1);

assign xor_ln155_24_fu_3515_p2 = (or_ln155_13_fu_3510_p2 ^ 1'd1);

assign xor_ln155_25_fu_2810_p2 = (tmp_68_fu_2802_p3 ^ 1'd1);

assign xor_ln155_26_fu_2876_p2 = (tmp_69_fu_2822_p3 ^ 1'd1);

assign xor_ln155_27_fu_2896_p2 = (select_ln155_20_fu_2868_p3 ^ 1'd1);

assign xor_ln155_28_fu_2908_p2 = (tmp_65_fu_2758_p3 ^ 1'd1);

assign xor_ln155_29_fu_3558_p2 = (or_ln155_16_fu_3553_p2 ^ 1'd1);

assign xor_ln155_2_fu_1819_p2 = (select_ln155_fu_1791_p3 ^ 1'd1);

assign xor_ln155_30_fu_3014_p2 = (tmp_76_fu_3006_p3 ^ 1'd1);

assign xor_ln155_31_fu_3080_p2 = (tmp_77_fu_3026_p3 ^ 1'd1);

assign xor_ln155_32_fu_3100_p2 = (select_ln155_24_fu_3072_p3 ^ 1'd1);

assign xor_ln155_33_fu_3112_p2 = (tmp_73_fu_2962_p3 ^ 1'd1);

assign xor_ln155_34_fu_3601_p2 = (or_ln155_19_fu_3596_p2 ^ 1'd1);

assign xor_ln155_35_fu_3218_p2 = (tmp_84_fu_3210_p3 ^ 1'd1);

assign xor_ln155_36_fu_3284_p2 = (tmp_85_fu_3230_p3 ^ 1'd1);

assign xor_ln155_37_fu_3304_p2 = (select_ln155_28_fu_3276_p3 ^ 1'd1);

assign xor_ln155_38_fu_3316_p2 = (tmp_81_fu_3166_p3 ^ 1'd1);

assign xor_ln155_39_fu_3644_p2 = (or_ln155_22_fu_3639_p2 ^ 1'd1);

assign xor_ln155_3_fu_1831_p2 = (tmp_2_fu_1681_p3 ^ 1'd1);

assign xor_ln155_40_fu_3766_p2 = (tmp_92_fu_3758_p3 ^ 1'd1);

assign xor_ln155_41_fu_3832_p2 = (tmp_93_fu_3778_p3 ^ 1'd1);

assign xor_ln155_42_fu_3852_p2 = (select_ln155_32_fu_3824_p3 ^ 1'd1);

assign xor_ln155_43_fu_3864_p2 = (tmp_89_fu_3714_p3 ^ 1'd1);

assign xor_ln155_44_fu_5319_p2 = (or_ln155_25_fu_5314_p2 ^ 1'd1);

assign xor_ln155_45_fu_3970_p2 = (tmp_100_fu_3962_p3 ^ 1'd1);

assign xor_ln155_46_fu_4036_p2 = (tmp_101_fu_3982_p3 ^ 1'd1);

assign xor_ln155_47_fu_4056_p2 = (select_ln155_36_fu_4028_p3 ^ 1'd1);

assign xor_ln155_48_fu_4068_p2 = (tmp_97_fu_3918_p3 ^ 1'd1);

assign xor_ln155_49_fu_5362_p2 = (or_ln155_28_fu_5357_p2 ^ 1'd1);

assign xor_ln155_4_fu_3343_p2 = (or_ln155_1_fu_3338_p2 ^ 1'd1);

assign xor_ln155_50_fu_4174_p2 = (tmp_108_fu_4166_p3 ^ 1'd1);

assign xor_ln155_51_fu_4240_p2 = (tmp_109_fu_4186_p3 ^ 1'd1);

assign xor_ln155_52_fu_4260_p2 = (select_ln155_40_fu_4232_p3 ^ 1'd1);

assign xor_ln155_53_fu_4272_p2 = (tmp_105_fu_4122_p3 ^ 1'd1);

assign xor_ln155_54_fu_5405_p2 = (or_ln155_31_fu_5400_p2 ^ 1'd1);

assign xor_ln155_55_fu_4378_p2 = (tmp_116_fu_4370_p3 ^ 1'd1);

assign xor_ln155_56_fu_4444_p2 = (tmp_117_fu_4390_p3 ^ 1'd1);

assign xor_ln155_57_fu_4464_p2 = (select_ln155_44_fu_4436_p3 ^ 1'd1);

assign xor_ln155_58_fu_4476_p2 = (tmp_113_fu_4326_p3 ^ 1'd1);

assign xor_ln155_59_fu_5448_p2 = (or_ln155_34_fu_5443_p2 ^ 1'd1);

assign xor_ln155_5_fu_1994_p2 = (tmp_26_fu_1986_p3 ^ 1'd1);

assign xor_ln155_60_fu_4582_p2 = (tmp_124_fu_4574_p3 ^ 1'd1);

assign xor_ln155_61_fu_4648_p2 = (tmp_125_fu_4594_p3 ^ 1'd1);

assign xor_ln155_62_fu_4668_p2 = (select_ln155_48_fu_4640_p3 ^ 1'd1);

assign xor_ln155_63_fu_4680_p2 = (tmp_121_fu_4530_p3 ^ 1'd1);

assign xor_ln155_64_fu_5491_p2 = (or_ln155_37_fu_5486_p2 ^ 1'd1);

assign xor_ln155_65_fu_4786_p2 = (tmp_132_fu_4778_p3 ^ 1'd1);

assign xor_ln155_66_fu_4852_p2 = (tmp_133_fu_4798_p3 ^ 1'd1);

assign xor_ln155_67_fu_4872_p2 = (select_ln155_52_fu_4844_p3 ^ 1'd1);

assign xor_ln155_68_fu_4884_p2 = (tmp_129_fu_4734_p3 ^ 1'd1);

assign xor_ln155_69_fu_5534_p2 = (or_ln155_40_fu_5529_p2 ^ 1'd1);

assign xor_ln155_6_fu_2060_p2 = (tmp_28_fu_2006_p3 ^ 1'd1);

assign xor_ln155_70_fu_4990_p2 = (tmp_140_fu_4982_p3 ^ 1'd1);

assign xor_ln155_71_fu_5056_p2 = (tmp_141_fu_5002_p3 ^ 1'd1);

assign xor_ln155_72_fu_5076_p2 = (select_ln155_56_fu_5048_p3 ^ 1'd1);

assign xor_ln155_73_fu_5088_p2 = (tmp_137_fu_4938_p3 ^ 1'd1);

assign xor_ln155_74_fu_5577_p2 = (or_ln155_43_fu_5572_p2 ^ 1'd1);

assign xor_ln155_75_fu_5194_p2 = (tmp_148_fu_5186_p3 ^ 1'd1);

assign xor_ln155_76_fu_5260_p2 = (tmp_149_fu_5206_p3 ^ 1'd1);

assign xor_ln155_77_fu_5280_p2 = (select_ln155_60_fu_5252_p3 ^ 1'd1);

assign xor_ln155_78_fu_5292_p2 = (tmp_145_fu_5142_p3 ^ 1'd1);

assign xor_ln155_79_fu_5620_p2 = (or_ln155_46_fu_5615_p2 ^ 1'd1);

assign xor_ln155_7_fu_2080_p2 = (select_ln155_4_fu_2052_p3 ^ 1'd1);

assign xor_ln155_8_fu_2092_p2 = (tmp_22_fu_1942_p3 ^ 1'd1);

assign xor_ln155_9_fu_3386_p2 = (or_ln155_4_fu_3381_p2 ^ 1'd1);

assign xor_ln155_fu_1733_p2 = (tmp_6_fu_1725_p3 ^ 1'd1);

assign zext_ln155_10_fu_2996_p1 = tmp_74_fu_2980_p3;

assign zext_ln155_11_fu_3200_p1 = tmp_82_fu_3184_p3;

assign zext_ln155_12_fu_3748_p1 = tmp_90_fu_3732_p3;

assign zext_ln155_13_fu_3952_p1 = tmp_98_fu_3936_p3;

assign zext_ln155_14_fu_4156_p1 = tmp_106_fu_4140_p3;

assign zext_ln155_15_fu_4360_p1 = tmp_114_fu_4344_p3;

assign zext_ln155_16_fu_4564_p1 = tmp_122_fu_4548_p3;

assign zext_ln155_17_fu_4768_p1 = tmp_130_fu_4752_p3;

assign zext_ln155_18_fu_4972_p1 = tmp_138_fu_4956_p3;

assign zext_ln155_19_fu_5176_p1 = tmp_146_fu_5160_p3;

assign zext_ln155_1_fu_1715_p1 = tmp_4_fu_1699_p3;

assign zext_ln155_2_fu_1586_p1 = tmp_14_fu_1576_p4;

assign zext_ln155_3_fu_1858_p1 = tmp_18_fu_1849_p5;

assign zext_ln155_4_fu_1886_p1 = tmp_20_fu_1878_p4;

assign zext_ln155_5_fu_1976_p1 = tmp_24_fu_1960_p3;

assign zext_ln155_6_fu_2180_p1 = tmp_34_fu_2164_p3;

assign zext_ln155_7_fu_2384_p1 = tmp_45_fu_2368_p3;

assign zext_ln155_8_fu_2588_p1 = tmp_56_fu_2572_p3;

assign zext_ln155_9_fu_2792_p1 = tmp_66_fu_2776_p3;

assign zext_ln155_fu_1546_p1 = tmp_s_fu_1538_p3;

always @ (posedge ap_clk) begin
    zext_ln155_reg_5711[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln155_2_reg_5811[2] <= 1'b1;
    zext_ln155_2_reg_5811[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln155_3_reg_5953[3] <= 1'b1;
    zext_ln155_3_reg_5953[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln155_4_reg_6053[3:2] <= 2'b11;
    zext_ln155_4_reg_6053[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109
