Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 13 11:17:15 2018
| Host         : DESKTOP-GI6NB51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.260        0.000                      0                 5971        0.015        0.000                      0                 5971        4.020        0.000                       0                  2226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.260        0.000                      0                 5971        0.015        0.000                      0                 5971        4.020        0.000                       0                  2226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 4.420ns (52.556%)  route 3.990ns (47.444%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.048    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.165 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.166    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.489 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.489    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[111]
    SLICE_X24Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.486    12.678    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.109    12.749    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 4.316ns (51.962%)  route 3.990ns (48.038%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.048    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.165 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.166    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.385 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.385    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[110]
    SLICE_X24Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.486    12.678    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.109    12.749    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 4.303ns (51.891%)  route 3.989ns (48.109%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.048    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.371 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.371    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[107]
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 4.295ns (51.844%)  route 3.989ns (48.156%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.048    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.363 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.363    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[109]
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 4.219ns (51.399%)  route 3.989ns (48.601%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.048    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.287    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[108]
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 4.199ns (51.280%)  route 3.989ns (48.720%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.048    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.267 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.267    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[106]
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 4.186ns (51.202%)  route 3.989ns (48.798%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.254 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.254    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[103]
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 4.178ns (51.155%)  route 3.989ns (48.845%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.246 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.246    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[105]
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 4.102ns (50.696%)  route 3.989ns (49.304%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.170 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.170    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[104]
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 4.082ns (50.574%)  route 3.989ns (49.426%))
  Logic Levels:           17  (CARRY4=13 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[8]
                         net (fo=2, routed)           1.512     5.025    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_97
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     5.178 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.679     5.857    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_7_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     6.188 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     6.188    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[61]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.564 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.564    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.798 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.915 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.472 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/O[1]
                         net (fo=2, routed)           1.308     8.780    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_6
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.332     9.112 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4/O
                         net (fo=2, routed)           0.490     9.602    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_4_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.328     9.930 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8/O
                         net (fo=1, routed)           0.000     9.930    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[85]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.697    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.814    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.931    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.150 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.150    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[102]
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.109    12.773    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  1.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.180%)  route 0.199ns (54.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.559     0.900    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/Q
                         net (fo=1, routed)           0.199     1.263    design_1_i/neuronInitAndCompute3/U0/buff2[110]
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[110]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.076     1.248    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.478%)  route 0.197ns (54.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.561     0.902    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/Q
                         net (fo=1, routed)           0.197     1.262    design_1_i/neuronInitAndCompute3/U0/buff2[108]
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[108]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.075     1.242    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.474%)  route 0.197ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.561     0.902    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/Q
                         net (fo=1, routed)           0.197     1.262    design_1_i/neuronInitAndCompute3/U0/buff2[109]
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[109]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.071     1.238    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.255%)  route 0.198ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.559     0.900    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[72]/Q
                         net (fo=1, routed)           0.198     1.262    design_1_i/neuronInitAndCompute3/U0/buff2[72]
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.829     1.199    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[72]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.059     1.224    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.485%)  route 0.222ns (57.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.561     0.902    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/Q
                         net (fo=1, routed)           0.222     1.288    design_1_i/neuronInitAndCompute3/U0/buff2[107]
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[107]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.072     1.239    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.013%)  route 0.217ns (56.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.559     0.900    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y42         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]/Q
                         net (fo=1, routed)           0.217     1.281    design_1_i/neuronInitAndCompute3/U0/buff2[81]
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.829     1.199    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[81]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.063     1.228    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.222%)  route 0.224ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.559     0.900    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[74]/Q
                         net (fo=1, routed)           0.224     1.288    design_1_i/neuronInitAndCompute3/U0/buff2[74]
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.829     1.199    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[74]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.063     1.228    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.128%)  route 0.200ns (46.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.200     1.253    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.099     1.352 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X3Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.595%)  route 0.221ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.559     0.900    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]/Q
                         net (fo=1, routed)           0.221     1.285    design_1_i/neuronInitAndCompute3/U0/buff2[73]
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.829     1.199    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[73]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.052     1.217    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/gen_write[1].mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y38  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y38  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



