[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Selects/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 141
LIB: work
FILE: ${SURELOG_DIR}/tests/Selects/dut.sv
n<> u<140> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<140> s<139> l<1:1>
  n<> u<139> t<Source_text> p<140> c<135> l<1:1> el<16:11>
    n<> u<135> t<Description> p<139> c<134> s<138> l<1:1> el<16:10>
      n<> u<134> t<Module_declaration> p<135> c<5> l<1:1> el<16:10>
        n<> u<5> t<Module_ansi_header> p<134> c<2> s<24> l<1:1> el<1:10>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<t> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:9>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:9> el<1:9>
        n<> u<24> t<Non_port_module_item> p<134> c<23> s<53> l<3:3> el<5:40>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:3> el<5:40>
            n<> u<22> t<Module_common_item> p<23> c<21> l<3:3> el<5:40>
              n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:3> el<5:40>
                n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:3> el<5:40>
                  n<> u<19> t<Data_declaration> p<20> c<18> l<3:3> el<5:40>
                    n<> u<18> t<Type_declaration> p<19> c<16> l<3:3> el<5:40>
                      n<> u<16> t<Data_type> p<18> c<7> s<17> l<3:11> el<5:4>
                        n<> u<7> t<Struct_union> p<16> c<6> s<8> l<3:11> el<3:17>
                          n<> u<6> t<Struct_keyword> p<7> l<3:11> el<3:17>
                        n<> u<8> t<Packed_keyword> p<16> s<15> l<3:18> el<3:24>
                        n<> u<15> t<Struct_union_member> p<16> c<11> l<4:5> el<4:20>
                          n<> u<11> t<Data_type_or_void> p<15> c<10> s<14> l<4:5> el<4:10>
                            n<> u<10> t<Data_type> p<11> c<9> l<4:5> el<4:10>
                              n<> u<9> t<IntVec_TypeLogic> p<10> l<4:5> el<4:10>
                          n<> u<14> t<Variable_decl_assignment_list> p<15> c<13> l<4:18> el<4:19>
                            n<> u<13> t<Variable_decl_assignment> p<14> c<12> l<4:18> el<4:19>
                              n<q> u<12> t<STRING_CONST> p<13> l<4:18> el<4:19>
                      n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<17> t<STRING_CONST> p<18> l<5:5> el<5:39>
        n<> u<53> t<Non_port_module_item> p<134> c<52> s<63> l<7:3> el<9:21>
          n<> u<52> t<Module_or_generate_item> p<53> c<51> l<7:3> el<9:21>
            n<> u<51> t<Module_common_item> p<52> c<50> l<7:3> el<9:21>
              n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<7:3> el<9:21>
                n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<7:3> el<9:21>
                  n<> u<48> t<Data_declaration> p<49> c<47> l<7:3> el<9:21>
                    n<> u<47> t<Type_declaration> p<48> c<45> l<7:3> el<9:21>
                      n<> u<45> t<Data_type> p<47> c<26> s<46> l<7:11> el<9:4>
                        n<> u<26> t<Struct_union> p<45> c<25> s<27> l<7:11> el<7:17>
                          n<> u<25> t<Struct_keyword> p<26> l<7:11> el<7:17>
                        n<> u<27> t<Packed_keyword> p<45> s<44> l<7:18> el<7:24>
                        n<> u<44> t<Struct_union_member> p<45> c<40> l<8:5> el<8:60>
                          n<> u<40> t<Data_type_or_void> p<44> c<39> s<43> l<8:5> el<8:45>
                            n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<39> t<Data_type> p<40> c<28> l<8:5> el<8:45>
                              n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<28> t<STRING_CONST> p<39> s<38> l<8:5> el<8:39>
                              n<> u<38> t<Packed_dimension> p<39> c<37> l<8:40> el<8:45>
                                n<> u<37> t<Constant_range> p<38> c<32> l<8:41> el<8:44>
                                  n<> u<32> t<Constant_expression> p<37> c<31> s<36> l<8:41> el<8:42>
                                    n<> u<31> t<Constant_primary> p<32> c<30> l<8:41> el<8:42>
                                      n<> u<30> t<Primary_literal> p<31> c<29> l<8:41> el<8:42>
                                        n<0> u<29> t<INT_CONST> p<30> l<8:41> el<8:42>
                                  n<> u<36> t<Constant_expression> p<37> c<35> l<8:43> el<8:44>
                                    n<> u<35> t<Constant_primary> p<36> c<34> l<8:43> el<8:44>
                                      n<> u<34> t<Primary_literal> p<35> c<33> l<8:43> el<8:44>
                                        n<0> u<33> t<INT_CONST> p<34> l<8:43> el<8:44>
                          n<> u<43> t<Variable_decl_assignment_list> p<44> c<42> l<8:46> el<8:59>
                            n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<8:46> el<8:59>
                              n<sw_rst_ctrl_n> u<41> t<STRING_CONST> p<42> l<8:46> el<8:59>
                      n<rstmgr_reg2hw_t> u<46> t<STRING_CONST> p<47> l<9:5> el<9:20>
        n<> u<63> t<Non_port_module_item> p<134> c<62> s<85> l<11:3> el<11:26>
          n<> u<62> t<Module_or_generate_item> p<63> c<61> l<11:3> el<11:26>
            n<> u<61> t<Module_common_item> p<62> c<60> l<11:3> el<11:26>
              n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<11:3> el<11:26>
                n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<11:3> el<11:26>
                  n<> u<58> t<Net_declaration> p<59> c<54> l<11:3> el<11:26>
                    n<rstmgr_reg2hw_t> u<54> t<STRING_CONST> p<58> s<57> l<11:3> el<11:18>
                    n<> u<57> t<Net_decl_assignment_list> p<58> c<56> l<11:19> el<11:25>
                      n<> u<56> t<Net_decl_assignment> p<57> c<55> l<11:19> el<11:25>
                        n<reg2hw> u<55> t<STRING_CONST> p<56> l<11:19> el<11:25>
        n<> u<85> t<Non_port_module_item> p<134> c<84> s<109> l<12:3> el<12:58>
          n<> u<84> t<Module_or_generate_item> p<85> c<83> l<12:3> el<12:58>
            n<> u<83> t<Module_common_item> p<84> c<82> l<12:3> el<12:58>
              n<> u<82> t<Module_or_generate_item_declaration> p<83> c<81> l<12:3> el<12:58>
                n<> u<81> t<Package_or_generate_item_declaration> p<82> c<80> l<12:3> el<12:58>
                  n<> u<80> t<Data_declaration> p<81> c<79> l<12:3> el<12:58>
                    n<> u<79> t<Variable_declaration> p<80> c<75> l<12:3> el<12:58>
                      n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<75> t<Data_type> p<79> c<64> s<78> l<12:3> el<12:43>
                        n<rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t> u<64> t<STRING_CONST> p<75> s<74> l<12:3> el<12:37>
                        n<> u<74> t<Packed_dimension> p<75> c<73> l<12:38> el<12:43>
                          n<> u<73> t<Constant_range> p<74> c<68> l<12:39> el<12:42>
                            n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<12:39> el<12:40>
                              n<> u<67> t<Constant_primary> p<68> c<66> l<12:39> el<12:40>
                                n<> u<66> t<Primary_literal> p<67> c<65> l<12:39> el<12:40>
                                  n<0> u<65> t<INT_CONST> p<66> l<12:39> el<12:40>
                            n<> u<72> t<Constant_expression> p<73> c<71> l<12:41> el<12:42>
                              n<> u<71> t<Constant_primary> p<72> c<70> l<12:41> el<12:42>
                                n<> u<70> t<Primary_literal> p<71> c<69> l<12:41> el<12:42>
                                  n<0> u<69> t<INT_CONST> p<70> l<12:41> el<12:42>
                      n<> u<78> t<Variable_decl_assignment_list> p<79> c<77> l<12:44> el<12:57>
                        n<> u<77> t<Variable_decl_assignment> p<78> c<76> l<12:44> el<12:57>
                          n<sw_rst_ctrl_n> u<76> t<STRING_CONST> p<77> l<12:44> el<12:57>
        n<> u<109> t<Non_port_module_item> p<134> c<108> s<132> l<14:3> el<14:39>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<14:3> el<14:39>
            n<> u<107> t<Module_common_item> p<108> c<106> l<14:3> el<14:39>
              n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<14:3> el<14:39>
                n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<14:3> el<14:39>
                  n<> u<104> t<Data_declaration> p<105> c<103> l<14:3> el<14:39>
                    n<> u<103> t<Variable_declaration> p<104> c<87> l<14:3> el<14:39>
                      n<> u<87> t<Data_type> p<103> c<86> s<102> l<14:3> el<14:8>
                        n<> u<86> t<IntVec_TypeLogic> p<87> l<14:3> el<14:8>
                      n<> u<102> t<Variable_decl_assignment_list> p<103> c<101> l<14:9> el<14:38>
                        n<> u<101> t<Variable_decl_assignment> p<102> c<88> l<14:9> el<14:38>
                          n<X> u<88> t<STRING_CONST> p<101> s<100> l<14:9> el<14:10>
                          n<> u<100> t<Expression> p<101> c<99> l<14:13> el<14:38>
                            n<> u<99> t<Primary> p<100> c<98> l<14:13> el<14:38>
                              n<> u<98> t<Complex_func_call> p<99> c<89> l<14:13> el<14:38>
                                n<reg2hw> u<89> t<STRING_CONST> p<98> s<90> l<14:13> el<14:19>
                                n<sw_rst_ctrl_n> u<90> t<STRING_CONST> p<98> s<94> l<14:20> el<14:33>
                                n<> u<94> t<Constant_expression> p<98> c<93> s<95> l<14:34> el<14:35>
                                  n<> u<93> t<Constant_primary> p<94> c<92> l<14:34> el<14:35>
                                    n<> u<92> t<Primary_literal> p<93> c<91> l<14:34> el<14:35>
                                      n<0> u<91> t<INT_CONST> p<92> l<14:34> el<14:35>
                                n<q> u<95> t<STRING_CONST> p<98> s<97> l<14:37> el<14:38>
                                n<> u<97> t<Select> p<98> c<96> l<14:38> el<14:38>
                                  n<> u<96> t<Bit_select> p<97> l<14:38> el<14:38>
        n<> u<132> t<Non_port_module_item> p<134> c<131> s<133> l<15:3> el<15:32>
          n<> u<131> t<Module_or_generate_item> p<132> c<130> l<15:3> el<15:32>
            n<> u<130> t<Module_common_item> p<131> c<129> l<15:3> el<15:32>
              n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<15:3> el<15:32>
                n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<15:3> el<15:32>
                  n<> u<127> t<Data_declaration> p<128> c<126> l<15:3> el<15:32>
                    n<> u<126> t<Variable_declaration> p<127> c<111> l<15:3> el<15:32>
                      n<> u<111> t<Data_type> p<126> c<110> s<125> l<15:3> el<15:8>
                        n<> u<110> t<IntVec_TypeLogic> p<111> l<15:3> el<15:8>
                      n<> u<125> t<Variable_decl_assignment_list> p<126> c<124> l<15:9> el<15:31>
                        n<> u<124> t<Variable_decl_assignment> p<125> c<112> l<15:9> el<15:31>
                          n<Y> u<112> t<STRING_CONST> p<124> s<123> l<15:9> el<15:10>
                          n<> u<123> t<Expression> p<124> c<122> l<15:13> el<15:31>
                            n<> u<122> t<Primary> p<123> c<121> l<15:13> el<15:31>
                              n<> u<121> t<Complex_func_call> p<122> c<113> l<15:13> el<15:31>
                                n<sw_rst_ctrl_n> u<113> t<STRING_CONST> p<121> s<117> l<15:13> el<15:26>
                                n<> u<117> t<Constant_expression> p<121> c<116> s<118> l<15:27> el<15:28>
                                  n<> u<116> t<Constant_primary> p<117> c<115> l<15:27> el<15:28>
                                    n<> u<115> t<Primary_literal> p<116> c<114> l<15:27> el<15:28>
                                      n<0> u<114> t<INT_CONST> p<115> l<15:27> el<15:28>
                                n<q> u<118> t<STRING_CONST> p<121> s<120> l<15:30> el<15:31>
                                n<> u<120> t<Select> p<121> c<119> l<15:31> el<15:31>
                                  n<> u<119> t<Bit_select> p<120> l<15:31> el<15:31>
        n<> u<133> t<ENDMODULE> p<134> l<16:1> el<16:10>
    n<> u<138> t<Description> p<139> c<137> l<16:10> el<16:11>
      n<> u<137> t<Package_item> p<138> c<136> l<16:10> el<16:11>
        n<> u<136> t<Package_or_generate_item_declaration> p<137> l<16:10> el<16:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Selects/dut.sv:1:1: No timescale set for "t".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Selects/dut.sv:1:1: Compile module "work@t".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              2
Constant                                               6
Design                                                 1
HierPath                                               2
LogicNet                                               2
LogicTypespec                                          3
Module                                                 1
PackedArrayNet                                         1
PackedArrayTypespec                                    2
Range                                                  2
RefObj                                                 3
RefTypespec                                           10
StructNet                                              1
StructTypespec                                         2
TypedefTypespec                                        2
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Selects/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@t
  |vpiTypedef:
  \_TypedefTypespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiName:rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@t.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:3:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
      |vpiFullName:work@t.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiActual:
      \_StructTypespec: , line:3:11, endln:5:4
  |vpiTypedef:
  \_StructTypespec: , line:3:11, endln:5:4
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (q), line:4:18, endln:4:19
      |vpiParent:
      \_StructTypespec: , line:3:11, endln:5:4
      |vpiName:q
      |vpiTypespec:
      \_RefTypespec: (work@t.q), line:4:5, endln:4:10
        |vpiParent:
        \_TypespecMember: (q), line:4:18, endln:4:19
        |vpiFullName:work@t.q
        |vpiActual:
        \_LogicTypespec: , line:4:5, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: , line:4:5, endln:4:10
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
  |vpiTypedef:
  \_TypedefTypespec: (rstmgr_reg2hw_t), line:9:5, endln:9:20
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiName:rstmgr_reg2hw_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@t.rstmgr_reg2hw_t), line:7:11, endln:9:4
      |vpiParent:
      \_TypedefTypespec: (rstmgr_reg2hw_t), line:9:5, endln:9:20
      |vpiFullName:work@t.rstmgr_reg2hw_t
      |vpiActual:
      \_StructTypespec: , line:7:11, endln:9:4
  |vpiTypedef:
  \_StructTypespec: , line:7:11, endln:9:4
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (sw_rst_ctrl_n), line:8:46, endln:8:59
      |vpiParent:
      \_StructTypespec: , line:7:11, endln:9:4
      |vpiName:sw_rst_ctrl_n
      |vpiTypespec:
      \_RefTypespec: (work@t.sw_rst_ctrl_n.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:8:5, endln:8:45
        |vpiParent:
        \_TypespecMember: (sw_rst_ctrl_n), line:8:46, endln:8:59
        |vpiName:rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
        |vpiFullName:work@t.sw_rst_ctrl_n.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
        |vpiActual:
        \_PackedArrayTypespec: , line:8:5, endln:8:45
  |vpiTypedef:
  \_PackedArrayTypespec: , line:8:5, endln:8:45
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiRange:
    \_Range: , line:8:40, endln:8:45
      |vpiParent:
      \_PackedArrayTypespec: , line:8:5, endln:8:45
      |vpiLeftRange:
      \_Constant: , line:8:41, endln:8:42
        |vpiParent:
        \_Range: , line:8:40, endln:8:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:43, endln:8:44
        |vpiParent:
        \_Range: , line:8:40, endln:8:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@t.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
      |vpiParent:
      \_PackedArrayTypespec: , line:8:5, endln:8:45
      |vpiName:rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiFullName:work@t.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiActual:
      \_TypedefTypespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
  |vpiTypedef:
  \_PackedArrayTypespec: , line:12:3, endln:12:43
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiRange:
    \_Range: , line:12:38, endln:12:43
      |vpiParent:
      \_PackedArrayTypespec: , line:12:3, endln:12:43
      |vpiLeftRange:
      \_Constant: , line:12:39, endln:12:40
        |vpiParent:
        \_Range: , line:12:38, endln:12:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:41, endln:12:42
        |vpiParent:
        \_Range: , line:12:38, endln:12:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@t.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
      |vpiParent:
      \_PackedArrayTypespec: , line:12:3, endln:12:43
      |vpiName:rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiFullName:work@t.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiActual:
      \_TypedefTypespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
  |vpiTypedef:
  \_LogicTypespec: , line:14:3, endln:14:8
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: , line:15:3, endln:15:8
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
  |vpiImportTypespec:
  \_TypedefTypespec: (rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:5:5, endln:5:39
  |vpiImportTypespec:
  \_StructTypespec: , line:3:11, endln:5:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:5, endln:4:10
  |vpiImportTypespec:
  \_TypedefTypespec: (rstmgr_reg2hw_t), line:9:5, endln:9:20
  |vpiImportTypespec:
  \_StructTypespec: , line:7:11, endln:9:4
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:8:5, endln:8:45
  |vpiImportTypespec:
  \_StructNet: (work@t.reg2hw), line:11:19, endln:11:25
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@t.reg2hw.rstmgr_reg2hw_t), line:11:3, endln:11:18
      |vpiParent:
      \_StructNet: (work@t.reg2hw), line:11:19, endln:11:25
      |vpiName:rstmgr_reg2hw_t
      |vpiFullName:work@t.reg2hw.rstmgr_reg2hw_t
      |vpiActual:
      \_TypedefTypespec: (rstmgr_reg2hw_t), line:9:5, endln:9:20
    |vpiName:reg2hw
    |vpiFullName:work@t.reg2hw
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:12:3, endln:12:43
  |vpiImportTypespec:
  \_PackedArrayNet: (work@t.sw_rst_ctrl_n), line:12:44, endln:12:57
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@t.sw_rst_ctrl_n.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t), line:12:3, endln:12:43
      |vpiParent:
      \_PackedArrayNet: (work@t.sw_rst_ctrl_n), line:12:44, endln:12:57
      |vpiName:rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiFullName:work@t.sw_rst_ctrl_n.rstmgr_reg2hw_sw_rst_ctrl_n_mreg_t
      |vpiActual:
      \_PackedArrayTypespec: , line:12:3, endln:12:43
    |vpiName:sw_rst_ctrl_n
    |vpiFullName:work@t.sw_rst_ctrl_n
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:3, endln:14:8
  |vpiImportTypespec:
  \_LogicNet: (work@t.X), line:14:9, endln:14:10
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@t.X), line:14:3, endln:14:8
      |vpiParent:
      \_LogicNet: (work@t.X), line:14:9, endln:14:10
      |vpiFullName:work@t.X
      |vpiActual:
      \_LogicTypespec: , line:14:3, endln:14:8
    |vpiName:X
    |vpiFullName:work@t.X
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:3, endln:15:8
  |vpiImportTypespec:
  \_LogicNet: (work@t.Y), line:15:9, endln:15:10
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/Selects/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@t.Y), line:15:3, endln:15:8
      |vpiParent:
      \_LogicNet: (work@t.Y), line:15:9, endln:15:10
      |vpiFullName:work@t.Y
      |vpiActual:
      \_LogicTypespec: , line:15:3, endln:15:8
    |vpiName:Y
    |vpiFullName:work@t.Y
    |vpiNetType:36
  |vpiDefName:work@t
  |vpiNet:
  \_StructNet: (work@t.reg2hw), line:11:19, endln:11:25
  |vpiNet:
  \_PackedArrayNet: (work@t.sw_rst_ctrl_n), line:12:44, endln:12:57
  |vpiNet:
  \_LogicNet: (work@t.X), line:14:9, endln:14:10
  |vpiNet:
  \_LogicNet: (work@t.Y), line:15:9, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
