
*** Running vivado
    with args -log MUX.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MUX.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MUX.tcl -notrace
Command: synth_design -top MUX -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 331.074 ; gain = 101.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/dlg59/Documents/GitHub/MUX/MUX.srcs/sources_1/new/MUX.v:1]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [C:/Users/dlg59/Documents/GitHub/MUX/MUX.srcs/sources_1/new/MUX.v:1]
WARNING: [Synth 8-3331] design MUX has unconnected port a[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 383.125 ; gain = 153.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 383.125 ; gain = 153.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dlg59/Documents/GitHub/MUX/Basys3_MUX.xdc]
WARNING: [Vivado 12-584] No ports matched 's[1'. [C:/Users/dlg59/Documents/GitHub/MUX/Basys3_MUX.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/MUX/Basys3_MUX.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/dlg59/Documents/GitHub/MUX/Basys3_MUX.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dlg59/Documents/GitHub/MUX/Basys3_MUX.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MUX_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MUX_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 689.664 ; gain = 0.000
