
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_11648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ff800; valaddr_reg:x3; val_offset:34944*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34944*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ffc00; valaddr_reg:x3; val_offset:34947*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34947*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ffe00; valaddr_reg:x3; val_offset:34950*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34950*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07fff00; valaddr_reg:x3; val_offset:34953*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34953*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07fff80; valaddr_reg:x3; val_offset:34956*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34956*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07fffc0; valaddr_reg:x3; val_offset:34959*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34959*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07fffe0; valaddr_reg:x3; val_offset:34962*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34962*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ffff0; valaddr_reg:x3; val_offset:34965*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34965*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ffff8; valaddr_reg:x3; val_offset:34968*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34968*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ffffc; valaddr_reg:x3; val_offset:34971*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34971*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07ffffe; valaddr_reg:x3; val_offset:34974*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34974*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xc0 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xe07fffff; valaddr_reg:x3; val_offset:34977*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34977*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff000001; valaddr_reg:x3; val_offset:34980*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34980*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff000003; valaddr_reg:x3; val_offset:34983*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34983*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff000007; valaddr_reg:x3; val_offset:34986*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34986*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff199999; valaddr_reg:x3; val_offset:34989*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34989*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff249249; valaddr_reg:x3; val_offset:34992*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34992*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff333333; valaddr_reg:x3; val_offset:34995*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34995*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:34998*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34998*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:35001*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35001*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff444444; valaddr_reg:x3; val_offset:35004*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35004*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:35007*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35007*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:35010*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35010*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff666666; valaddr_reg:x3; val_offset:35013*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35013*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:35016*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35016*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:35019*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35019*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:35022*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35022*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x61436a and fs2 == 1 and fe2 == 0x81 and fm2 == 0x11771d and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e61436a; op2val:0xc091771d;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:35025*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35025*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:35028*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35028*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:35031*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35031*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:35034*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35034*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:35037*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35037*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:35040*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35040*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:35043*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35043*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:35046*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35046*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:35049*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35049*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:35052*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35052*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:35055*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35055*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:35058*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35058*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:35061*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35061*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:35064*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35064*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:35067*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35067*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:35070*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35070*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:35073*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35073*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1800000; valaddr_reg:x3; val_offset:35076*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35076*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1800001; valaddr_reg:x3; val_offset:35079*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35079*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1800003; valaddr_reg:x3; val_offset:35082*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35082*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1800007; valaddr_reg:x3; val_offset:35085*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35085*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x180000f; valaddr_reg:x3; val_offset:35088*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35088*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x180001f; valaddr_reg:x3; val_offset:35091*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35091*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x180003f; valaddr_reg:x3; val_offset:35094*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35094*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x180007f; valaddr_reg:x3; val_offset:35097*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35097*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x18000ff; valaddr_reg:x3; val_offset:35100*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35100*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x18001ff; valaddr_reg:x3; val_offset:35103*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35103*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x18003ff; valaddr_reg:x3; val_offset:35106*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35106*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x18007ff; valaddr_reg:x3; val_offset:35109*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35109*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1800fff; valaddr_reg:x3; val_offset:35112*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35112*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1801fff; valaddr_reg:x3; val_offset:35115*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35115*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1803fff; valaddr_reg:x3; val_offset:35118*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35118*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1807fff; valaddr_reg:x3; val_offset:35121*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35121*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x180ffff; valaddr_reg:x3; val_offset:35124*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35124*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x181ffff; valaddr_reg:x3; val_offset:35127*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35127*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x183ffff; valaddr_reg:x3; val_offset:35130*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35130*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x187ffff; valaddr_reg:x3; val_offset:35133*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35133*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x18fffff; valaddr_reg:x3; val_offset:35136*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35136*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x19fffff; valaddr_reg:x3; val_offset:35139*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35139*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1bfffff; valaddr_reg:x3; val_offset:35142*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35142*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1c00000; valaddr_reg:x3; val_offset:35145*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35145*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1e00000; valaddr_reg:x3; val_offset:35148*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35148*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1f00000; valaddr_reg:x3; val_offset:35151*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35151*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1f80000; valaddr_reg:x3; val_offset:35154*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35154*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fc0000; valaddr_reg:x3; val_offset:35157*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35157*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fe0000; valaddr_reg:x3; val_offset:35160*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35160*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ff0000; valaddr_reg:x3; val_offset:35163*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35163*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ff8000; valaddr_reg:x3; val_offset:35166*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35166*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffc000; valaddr_reg:x3; val_offset:35169*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35169*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffe000; valaddr_reg:x3; val_offset:35172*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35172*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fff000; valaddr_reg:x3; val_offset:35175*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35175*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fff800; valaddr_reg:x3; val_offset:35178*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35178*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fffc00; valaddr_reg:x3; val_offset:35181*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35181*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fffe00; valaddr_reg:x3; val_offset:35184*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35184*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffff00; valaddr_reg:x3; val_offset:35187*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35187*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffff80; valaddr_reg:x3; val_offset:35190*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35190*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffffc0; valaddr_reg:x3; val_offset:35193*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35193*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffffe0; valaddr_reg:x3; val_offset:35196*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35196*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fffff0; valaddr_reg:x3; val_offset:35199*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35199*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fffff8; valaddr_reg:x3; val_offset:35202*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35202*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fffffc; valaddr_reg:x3; val_offset:35205*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35205*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1fffffe; valaddr_reg:x3; val_offset:35208*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35208*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x615629 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e615629; op2val:0x0;
op3val:0x1ffffff; valaddr_reg:x3; val_offset:35211*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35211*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f800000; valaddr_reg:x3; val_offset:35214*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35214*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f800001; valaddr_reg:x3; val_offset:35217*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35217*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f800003; valaddr_reg:x3; val_offset:35220*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35220*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f800007; valaddr_reg:x3; val_offset:35223*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35223*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11742:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f80000f; valaddr_reg:x3; val_offset:35226*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35226*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11743:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f80001f; valaddr_reg:x3; val_offset:35229*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35229*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11744:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f80003f; valaddr_reg:x3; val_offset:35232*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35232*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11745:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f80007f; valaddr_reg:x3; val_offset:35235*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35235*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11746:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f8000ff; valaddr_reg:x3; val_offset:35238*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35238*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11747:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f8001ff; valaddr_reg:x3; val_offset:35241*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35241*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11748:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f8003ff; valaddr_reg:x3; val_offset:35244*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35244*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11749:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f8007ff; valaddr_reg:x3; val_offset:35247*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35247*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11750:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f800fff; valaddr_reg:x3; val_offset:35250*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35250*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11751:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f801fff; valaddr_reg:x3; val_offset:35253*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35253*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11752:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f803fff; valaddr_reg:x3; val_offset:35256*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35256*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11753:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f807fff; valaddr_reg:x3; val_offset:35259*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35259*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11754:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f80ffff; valaddr_reg:x3; val_offset:35262*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35262*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11755:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f81ffff; valaddr_reg:x3; val_offset:35265*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35265*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11756:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f83ffff; valaddr_reg:x3; val_offset:35268*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35268*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11757:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f87ffff; valaddr_reg:x3; val_offset:35271*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35271*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11758:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f8fffff; valaddr_reg:x3; val_offset:35274*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35274*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11759:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6f9fffff; valaddr_reg:x3; val_offset:35277*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35277*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11760:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fbfffff; valaddr_reg:x3; val_offset:35280*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35280*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11761:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fc00000; valaddr_reg:x3; val_offset:35283*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35283*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11762:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fe00000; valaddr_reg:x3; val_offset:35286*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35286*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11763:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ff00000; valaddr_reg:x3; val_offset:35289*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35289*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11764:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ff80000; valaddr_reg:x3; val_offset:35292*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35292*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11765:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ffc0000; valaddr_reg:x3; val_offset:35295*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35295*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11766:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ffe0000; valaddr_reg:x3; val_offset:35298*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35298*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11767:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fff0000; valaddr_reg:x3; val_offset:35301*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35301*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11768:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fff8000; valaddr_reg:x3; val_offset:35304*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35304*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11769:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fffc000; valaddr_reg:x3; val_offset:35307*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35307*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11770:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fffe000; valaddr_reg:x3; val_offset:35310*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35310*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11771:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ffff000; valaddr_reg:x3; val_offset:35313*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35313*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11772:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ffff800; valaddr_reg:x3; val_offset:35316*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35316*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11773:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ffffc00; valaddr_reg:x3; val_offset:35319*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35319*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11774:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6ffffe00; valaddr_reg:x3; val_offset:35322*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35322*0 + 3*91*FLEN/8, x4, x1, x2)

inst_11775:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63981e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ff9bc and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63981e; op2val:0x408ff9bc;
op3val:0x6fffff00; valaddr_reg:x3; val_offset:35325*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35325*0 + 3*91*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766482944,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766483968,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484480,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484736,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484864,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484928,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484960,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484976,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484984,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484988,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484990,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(3766484991,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2120303466,32,FLEN)
NAN_BOXED(3230758685,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165824,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165825,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165827,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165831,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165839,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165855,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165887,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165951,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166079,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166335,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166847,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25167871,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25169919,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25174015,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25182207,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25198591,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25231359,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25296895,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25427967,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25690111,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(26214399,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(27262975,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(29360127,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(29360128,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31457280,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32505856,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33030144,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33292288,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33423360,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33488896,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33521664,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33538048,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33546240,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33550336,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33552384,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33553408,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33553920,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554176,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554304,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554368,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554400,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554416,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554424,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554428,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554430,32,FLEN)
NAN_BOXED(2120308265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554431,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659584,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659585,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659587,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659591,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659599,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659615,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659647,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659711,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870659839,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870660095,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870660607,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870661631,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870663679,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870667775,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870675967,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870692351,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870725119,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870790655,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1870921727,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1871183871,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1871708159,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1872756735,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1874853887,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1874853888,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1876951040,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1877999616,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1878523904,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1878786048,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1878917120,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1878982656,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879015424,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879031808,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879040000,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879044096,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879046144,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879047168,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879047680,32,FLEN)
NAN_BOXED(2120456222,32,FLEN)
NAN_BOXED(1083177404,32,FLEN)
NAN_BOXED(1879047936,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
