{"name":"TriState","timePeriod":500,"clockEnabled":true,"projectId":"fCLeo0MQP3HiNHU2lQEu","focussedCircuit":91712492079,"orderedTabs":["91712492079"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[1]},{"x":-10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[0]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[6]},{"x":0,"y":0,"type":0,"bitWidth":1,"label":"Enable","connections":[5]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[5]},{"x":680,"y":250,"type":2,"bitWidth":1,"label":"","connections":[4,3]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[2]}],"id":91712492079,"name":"Main","Input":[{"x":640,"y":220,"objectType":"Input","label":"Input","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"GgsPbP9EELlkYS66BxKM"}]}},{"x":640,"y":250,"objectType":"Input","label":"Enable","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":4},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":40,"id":"L4n3iIUWO2JCPZ4KGWM3"}]}}],"Output":[{"x":730,"y":220,"objectType":"Output","label":"Output","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":6},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"58UczmgUFP5aoX2J2IbQ"}]}}],"TriState":[{"x":680,"y":220,"objectType":"TriState","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",1],"nodes":{"output1":2,"inp1":1,"state":3}}}],"restrictedCircuitElementsUsed":[],"nodes":[5]}]}