INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/Etapa_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/Etapa_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/Instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/etapa_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module etapa_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/etapa_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module etapa_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/latch_exmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_exmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/latch_idex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_idex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sources_1/new/latch_memwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_memwb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP3/TP3.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
