version 3
C:/Xilinx/10.1/ISE/Lab_YLR/1bit_adder/adder8bit.vf
adder8bit
VERILOG
VERILOG
C:/Xilinx/10.1/ISE/Lab_YLR/1bit_adder/test8bit.xwv
Comb
50000000
50000000
5000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Cout_DIFF
Sum_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/adder8bit/A
3
2
/adder8bit/B
3
2
/adder8bit/Cin
2
2
/adder8bit/Cout
2
2
/adder8bit/Sum
3
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
