// Seed: 1646314134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(-1) begin : LABEL_0
    $unsigned(52);
    ;
    SystemTFIdentifier(id_9);
    if (1)
      assume (id_6)
      else;
  end
endmodule
module module_1 #(
    parameter id_12 = 32'd77,
    parameter id_14 = 32'd85,
    parameter id_16 = 32'd36
) (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    output tri1 id_4,
    output wand id_5,
    input wor id_6,
    input tri1 id_7,
    output supply1 id_8
    , _id_14,
    input supply0 id_9,
    output tri0 id_10,
    input wand id_11,
    input wire _id_12
);
  wire [id_12 : id_14] id_15;
  wire _id_16;
  tri1 id_17 = -1, id_18;
  genvar id_19;
  wire [-1 : id_16] id_20;
  assign id_8 = id_18;
  always deassign id_17;
  parameter id_21 = 1;
  module_0 modCall_1 (
      id_19,
      id_21,
      id_20,
      id_21,
      id_21,
      id_17,
      id_20,
      id_17,
      id_21,
      id_20
  );
  logic [1 : -1 'h0] id_22 = id_12;
  assign id_18 = -1;
endmodule
