{
  "main": {
    "id": "fb40f724c3614a21",
    "type": "split",
    "children": [
      {
        "id": "7e4f9342d7ef51b4",
        "type": "tabs",
        "children": [
          {
            "id": "b23af8c13ff23ddb",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Interview/VLSI Physical Design CAD Intern - Summer 2024.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "b81e56c2351e2a6f",
    "type": "split",
    "children": [
      {
        "id": "11e490970338b9d9",
        "type": "tabs",
        "children": [
          {
            "id": "af8b03a407d75688",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "c21aa537cef63246",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "022e8caa0f3e23bf",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "e19ff738242b70b2",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 242.5
  },
  "right": {
    "id": "64a7ec702ff9d1af",
    "type": "split",
    "children": [
      {
        "id": "3a25fcb35860e231",
        "type": "tabs",
        "children": [
          {
            "id": "bb52d6f539971d91",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Interview/VLSI Physical Design CAD Intern - Summer 2024.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "86e669294335b2fb",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Interview/VLSI Physical Design CAD Intern - Summer 2024.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "590b2176a924d0fb",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "0cbbb0619b8f8f50",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Interview/VLSI Physical Design CAD Intern - Summer 2024.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "table-editor-obsidian:Advanced Tables Toolbar": false
    }
  },
  "active": "b23af8c13ff23ddb",
  "lastOpenFiles": [
    "IC Design/Appendix..md",
    "IC Design/Chap 1 - Introduction.md",
    "IC Design/Chap 2 -  Devices and Layouts.md",
    "IC Design/Chap 3 - Delay.md",
    "IC Design/Chap 4 - Power.md",
    "IC Design/Chap 5 - Wires.md",
    "IC Design/Chap 6 - Gates ( Combinational Circuit Design ).md",
    "IC Design/Chap 7 - Sequencing (Sequential Circuit Design).md",
    "IC Design/Chap 8 - Datapath.md",
    "IC Design/Chap 9 - Memory.md",
    "Interview/VLSI Physical Design CAD Intern - Summer 2024.md",
    "Physical Design/Chap 2 - EDA Paradigms & Complexity.md",
    "Physical Design/Chap 3 - Partitioning.md",
    "Physical Design/Chap 4 - Floorplanning.md",
    "Physical Design/Chap 5 - Placement.md",
    "Physical Design/Chap 6 - Routing.md",
    "Physical Design/Chap 7 - Special Net Routing & Post-Layout Optimization.md",
    "Physical Design/Chap 1 - Introduction.md",
    "ISPD/CUDA Programming.md",
    "ISPD",
    "Interview/attachments/Pasted image 20240122001551.png",
    "Interview/attachments",
    "Interview",
    "IC Design/Chap 10 - Power&Clock Distribution, IO, and Packaging.md",
    "IC Design/Chap 0 - IC.md",
    "Physical Design",
    "IC Design",
    "TOEFL/Speaking 1.md",
    "TOEFL/Speaking 1 Summary.md",
    "Speech Lab/2024-01-18.md",
    "TOEFL/2024-01-14.md",
    "Speech Lab/2023-12-26.md",
    "Speech Lab",
    "attachments/Pasted image 20240110195116.png",
    "attachments/Pasted image 20240110195034.png",
    "TOEFL",
    "attachments/Pasted image 20240106110750.png",
    "attachments/Pasted image 20240106110722.png",
    "ML 2021/attachments/Pasted image 20231228184330.png",
    "attachments/Pasted image 20231226235026.png",
    "attachments/Pasted image 20231226231922.png",
    "attachments/Pasted image 20231226231854.png",
    "attachments/Pasted image 20231226231833.png",
    "attachments",
    "ESLab/attachments",
    "Template",
    "Untitled.canvas",
    "ML 2021/Untitled.canvas"
  ]
}