module wideexpr_00797(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {({s7,({4{{3{s1}}}})<<<(|((-(1'sb1))<<<((s5)^(s4))))})-(u3),(2'sb00)<<<($signed((4'sb0101)^(+(((1'sb1)|(5'sb01101))^~(-(2'b00))))))};
  assign y1 = 2'b10;
  assign y2 = $unsigned(s3);
  assign y3 = 3'sb101;
  assign y4 = ~^(({2{-((($signed(+(~&(2'sb01))))<<<({1{(ctrl[0]?{6'b000001}:(u3)<<(2'sb10))}}))>>>(s7))}})<<<(s7));
  assign y5 = {+(+(2'sb10)),6'sb110111};
  assign y6 = ({3{4'sb0001}})==({5'sb11100});
  assign y7 = ((ctrl[7]?4'sb0001:$signed(((ctrl[3]?u1:s1))^({1{(ctrl[4]?(2'b00)<({4'sb1111,6'sb011001,s1}):({s4,s7,s5,5'sb01001})<<<($unsigned(s3)))}}))))-((ctrl[3]?6'sb000100:($signed(u5))>>((s1)^({-(+($signed(u1)))}))));
endmodule
