19:56:12 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
19:56:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
19:56:18 INFO  : Registering command handlers for Vitis TCF services
19:56:18 INFO  : Platform repository initialization has completed.
19:56:23 INFO  : XSCT server has started successfully.
19:56:23 INFO  : plnx-install-location is set to ''
19:56:23 INFO  : Successfully done setting XSCT server connection channel  
19:56:23 INFO  : Successfully done query RDI_DATADIR 
19:56:23 INFO  : Successfully done setting workspace for the tool. 
19:57:51 INFO  : Result from executing command 'getProjects': FinalFinalCar
19:57:51 INFO  : Result from executing command 'getPlatforms': 
19:57:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:57:52 INFO  : Platform 'FinalFinalCar' is added to custom repositories.
19:58:09 INFO  : Platform 'FinalFinalCar' is added to custom repositories.
20:01:10 INFO  : Result from executing command 'getProjects': FinalFinalCar
20:01:10 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
20:01:11 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:51 INFO  : 'jtag frequency' command is executed.
20:04:51 INFO  : Context for 'APU' is selected.
20:04:51 INFO  : System reset is completed.
20:04:54 INFO  : 'after 3000' command is executed.
20:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:04:56 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:04:56 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:57 INFO  : Context for 'APU' is selected.
20:04:57 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:04:57 INFO  : 'ps7_init' command is executed.
20:04:57 INFO  : 'ps7_post_config' command is executed.
20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : 'con' command is executed.
20:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:57 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:05:49 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:05:56 INFO  : Disconnected from the channel tcfchan#2.
20:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:02 INFO  : 'jtag frequency' command is executed.
20:06:02 INFO  : Context for 'APU' is selected.
20:06:02 INFO  : System reset is completed.
20:06:05 INFO  : 'after 3000' command is executed.
20:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:06:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:06:10 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:06:10 INFO  : Context for 'APU' is selected.
20:06:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:10 INFO  : Context for 'APU' is selected.
20:06:10 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:06:11 INFO  : 'ps7_init' command is executed.
20:06:11 INFO  : 'ps7_post_config' command is executed.
20:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:11 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:11 INFO  : 'con' command is executed.
20:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:11 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:06:30 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:06:47 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:06:51 INFO  : Disconnected from the channel tcfchan#3.
20:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:07:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:06 INFO  : 'jtag frequency' command is executed.
20:07:06 INFO  : Context for 'APU' is selected.
20:07:06 INFO  : System reset is completed.
20:07:09 INFO  : 'after 3000' command is executed.
20:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:07:11 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:07:11 INFO  : Context for 'APU' is selected.
20:07:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:11 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:07:12 INFO  : 'ps7_init' command is executed.
20:07:12 INFO  : 'ps7_post_config' command is executed.
20:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:12 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:12 INFO  : 'con' command is executed.
20:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:07:12 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:08:11 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:08:18 INFO  : Disconnected from the channel tcfchan#4.
20:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:08:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:08:25 INFO  : 'jtag frequency' command is executed.
20:08:25 INFO  : Context for 'APU' is selected.
20:08:25 INFO  : System reset is completed.
20:08:28 INFO  : 'after 3000' command is executed.
20:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:08:30 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:08:30 INFO  : Context for 'APU' is selected.
20:08:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:30 INFO  : Context for 'APU' is selected.
20:08:30 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:08:31 INFO  : 'ps7_init' command is executed.
20:08:31 INFO  : 'ps7_post_config' command is executed.
20:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:31 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:31 INFO  : 'con' command is executed.
20:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:31 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:09:30 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:09:37 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:09:43 INFO  : Disconnected from the channel tcfchan#5.
20:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:44 INFO  : 'jtag frequency' command is executed.
20:09:44 INFO  : Context for 'APU' is selected.
20:09:44 INFO  : System reset is completed.
20:09:47 INFO  : 'after 3000' command is executed.
20:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:09:49 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:09:49 INFO  : Context for 'APU' is selected.
20:09:49 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:49 INFO  : Context for 'APU' is selected.
20:09:49 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:09:50 INFO  : 'ps7_init' command is executed.
20:09:50 INFO  : 'ps7_post_config' command is executed.
20:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:50 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:50 INFO  : 'con' command is executed.
20:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:50 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:10:20 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:10:27 INFO  : Disconnected from the channel tcfchan#6.
20:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:10:28 INFO  : 'jtag frequency' command is executed.
20:10:28 INFO  : Context for 'APU' is selected.
20:10:28 INFO  : System reset is completed.
20:10:31 INFO  : 'after 3000' command is executed.
20:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:10:34 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:10:34 INFO  : Context for 'APU' is selected.
20:10:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:34 INFO  : Context for 'APU' is selected.
20:10:34 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:10:34 INFO  : 'ps7_init' command is executed.
20:10:34 INFO  : 'ps7_post_config' command is executed.
20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:35 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:35 INFO  : 'con' command is executed.
20:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:35 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:14:33 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
20:14:39 INFO  : Disconnected from the channel tcfchan#7.
20:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:14:40 INFO  : 'jtag frequency' command is executed.
20:14:41 INFO  : Context for 'APU' is selected.
20:14:41 INFO  : System reset is completed.
20:14:44 INFO  : 'after 3000' command is executed.
20:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:14:46 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit"
20:14:46 INFO  : Context for 'APU' is selected.
20:14:46 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
20:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:46 INFO  : Context for 'APU' is selected.
20:14:46 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl' is done.
20:14:46 INFO  : 'ps7_init' command is executed.
20:14:46 INFO  : 'ps7_post_config' command is executed.
20:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:47 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/car_test/Debug/car_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:47 INFO  : 'con' command is executed.
20:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:47 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\car_test_system\_ide\scripts\debugger_car_test-default.tcl'
20:19:42 INFO  : Disconnected from the channel tcfchan#8.
20:20:00 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
20:20:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
20:20:04 INFO  : XSCT server has started successfully.
20:20:04 INFO  : plnx-install-location is set to ''
20:20:04 INFO  : Successfully done setting XSCT server connection channel  
20:20:04 INFO  : Successfully done setting workspace for the tool. 
20:20:06 INFO  : Platform repository initialization has completed.
20:20:06 INFO  : Successfully done query RDI_DATADIR 
20:20:06 INFO  : Registering command handlers for Vitis TCF services
09:12:01 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
09:12:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
09:12:06 INFO  : Platform repository initialization has completed.
09:12:06 INFO  : XSCT server has started successfully.
09:12:06 INFO  : plnx-install-location is set to ''
09:12:06 INFO  : Registering command handlers for Vitis TCF services
09:12:10 INFO  : Successfully done setting XSCT server connection channel  
09:12:10 INFO  : Successfully done query RDI_DATADIR 
09:12:10 INFO  : Successfully done setting workspace for the tool. 
09:23:26 INFO  : Result from executing command 'getProjects': FinalFinalCar
09:23:26 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
09:23:26 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:24:09 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:24:42 INFO  : Result from executing command 'removePlatformRepo': 
09:25:31 INFO  : Result from executing command 'getProjects': FinalFinalCar
09:25:31 INFO  : Result from executing command 'getPlatforms': 
09:25:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:26:29 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:27:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:33 INFO  : 'jtag frequency' command is executed.
09:27:33 INFO  : Context for 'APU' is selected.
09:27:33 INFO  : System reset is completed.
09:27:36 INFO  : 'after 3000' command is executed.
09:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:27:39 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
09:27:39 INFO  : Context for 'APU' is selected.
09:27:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
09:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:39 INFO  : Context for 'APU' is selected.
09:27:39 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:27:40 INFO  : 'ps7_init' command is executed.
09:27:40 INFO  : 'ps7_post_config' command is executed.
09:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:40 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:40 INFO  : 'con' command is executed.
09:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:40 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
09:27:58 INFO  : Disconnected from the channel tcfchan#4.
09:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:28:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:28:13 INFO  : 'jtag frequency' command is executed.
09:28:13 INFO  : Context for 'APU' is selected.
09:28:13 INFO  : System reset is completed.
09:28:16 INFO  : 'after 3000' command is executed.
09:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:28:19 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
09:28:19 INFO  : Context for 'APU' is selected.
09:28:22 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
09:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:22 INFO  : Context for 'APU' is selected.
09:28:22 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:28:22 INFO  : 'ps7_init' command is executed.
09:28:22 INFO  : 'ps7_post_config' command is executed.
09:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:22 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:22 INFO  : 'con' command is executed.
09:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:22 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
10:51:17 INFO  : Disconnected from the channel tcfchan#5.
20:28:11 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
20:28:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
20:28:23 INFO  : Platform repository initialization has completed.
20:28:24 INFO  : Registering command handlers for Vitis TCF services
20:28:25 INFO  : XSCT server has started successfully.
20:28:25 INFO  : Successfully done setting XSCT server connection channel  
20:28:25 INFO  : plnx-install-location is set to ''
20:28:33 INFO  : Successfully done setting workspace for the tool. 
20:28:33 INFO  : Successfully done query RDI_DATADIR 
18:15:20 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
18:15:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:15:33 INFO  : Registering command handlers for Vitis TCF services
18:15:33 INFO  : Platform repository initialization has completed.
18:15:36 INFO  : XSCT server has started successfully.
18:15:46 INFO  : plnx-install-location is set to ''
18:15:46 INFO  : Successfully done setting XSCT server connection channel  
18:15:46 INFO  : Successfully done query RDI_DATADIR 
18:15:46 INFO  : Successfully done setting workspace for the tool. 
18:17:26 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
18:17:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:17:33 INFO  : XSCT server has started successfully.
18:17:33 INFO  : plnx-install-location is set to ''
18:17:33 INFO  : Successfully done setting XSCT server connection channel  
18:17:33 INFO  : Successfully done setting workspace for the tool. 
18:17:35 INFO  : Platform repository initialization has completed.
18:17:36 INFO  : Successfully done query RDI_DATADIR 
18:17:36 INFO  : Registering command handlers for Vitis TCF services
19:27:09 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
19:27:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
19:27:20 INFO  : XSCT server has started successfully.
19:27:20 INFO  : plnx-install-location is set to ''
19:27:20 INFO  : Successfully done setting XSCT server connection channel  
19:27:20 INFO  : Successfully done setting workspace for the tool. 
19:27:25 INFO  : Platform repository initialization has completed.
19:27:26 INFO  : Successfully done query RDI_DATADIR 
19:27:28 INFO  : Registering command handlers for Vitis TCF services
19:52:51 INFO  : Result from executing command 'getProjects': FinalFinalCar
19:52:51 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
19:52:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:14:32 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/IDE.log'.
13:22:27 DEBUG : Logs will be stored at 'C:/XilinxDev/vitis/IDE.log'.
13:22:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\vitis\temp_xsdb_launch_script.tcl
13:22:29 INFO  : XSCT server has started successfully.
13:22:29 INFO  : Successfully done setting XSCT server connection channel  
13:22:29 INFO  : plnx-install-location is set to ''
13:22:29 INFO  : Successfully done setting workspace for the tool. 
13:22:30 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


13:22:30 INFO  : Platform repository initialization has completed.
13:22:48 INFO  : Successfully done query RDI_DATADIR 
13:22:48 INFO  : Registering command handlers for Vitis TCF services
13:24:14 INFO  : Result from executing command 'getProjects': FinalFinalCar
13:24:14 INFO  : Result from executing command 'getPlatforms': 
13:24:14 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:24:35 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:25:09 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:38:06 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:43:37 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:16:04 DEBUG : Logs will be stored at 'C:/XilinxDev/vitis/IDE.log'.
15:16:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\vitis\temp_xsdb_launch_script.tcl
15:16:08 INFO  : XSCT server has started successfully.
15:16:08 INFO  : plnx-install-location is set to ''
15:16:08 INFO  : Successfully done setting XSCT server connection channel  
15:16:08 INFO  : Successfully done setting workspace for the tool. 
15:16:08 INFO  : Platform repository initialization has completed.
15:16:33 INFO  : Successfully done query RDI_DATADIR 
15:16:33 INFO  : Registering command handlers for Vitis TCF services
15:38:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:39:26 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:40:42 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:45:35 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:47:07 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:49:04 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:49:30 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:49:37 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:49:48 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:50:05 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:54:43 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
15:54:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
15:54:49 INFO  : XSCT server has started successfully.
15:54:49 INFO  : plnx-install-location is set to ''
15:54:49 INFO  : Successfully done setting XSCT server connection channel  
15:54:49 INFO  : Successfully done setting workspace for the tool. 
15:54:50 INFO  : Platform repository initialization has completed.
15:54:50 INFO  : Successfully done query RDI_DATADIR 
15:54:51 INFO  : Registering command handlers for Vitis TCF services
15:58:34 INFO  : Result from executing command 'getProjects': FinalFinalCar
15:58:34 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
15:58:35 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:59:00 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
15:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:09 INFO  : 'jtag frequency' command is executed.
15:59:09 INFO  : Context for 'APU' is selected.
15:59:09 INFO  : System reset is completed.
15:59:12 INFO  : 'after 3000' command is executed.
15:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:59:15 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
15:59:15 INFO  : Context for 'APU' is selected.
15:59:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
15:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:15 INFO  : Context for 'APU' is selected.
15:59:15 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
15:59:16 INFO  : 'ps7_init' command is executed.
15:59:16 INFO  : 'ps7_post_config' command is executed.
15:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:16 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:16 INFO  : 'con' command is executed.
15:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:16 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:02:33 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:02:42 INFO  : Disconnected from the channel tcfchan#2.
16:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:43 INFO  : 'jtag frequency' command is executed.
16:02:43 INFO  : Context for 'APU' is selected.
16:02:43 INFO  : System reset is completed.
16:02:46 INFO  : 'after 3000' command is executed.
16:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:02:48 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:02:48 INFO  : Context for 'APU' is selected.
16:02:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:48 INFO  : Context for 'APU' is selected.
16:02:48 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:02:49 INFO  : 'ps7_init' command is executed.
16:02:49 INFO  : 'ps7_post_config' command is executed.
16:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:49 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:49 INFO  : 'con' command is executed.
16:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:49 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:04:28 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:04:43 INFO  : Disconnected from the channel tcfchan#3.
16:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:04:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:05:01 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:05 INFO  : 'jtag frequency' command is executed.
16:05:05 INFO  : Context for 'APU' is selected.
16:05:05 INFO  : System reset is completed.
16:05:08 INFO  : 'after 3000' command is executed.
16:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:05:10 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:05:10 INFO  : Context for 'APU' is selected.
16:05:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:10 INFO  : Context for 'APU' is selected.
16:05:10 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:05:11 INFO  : 'ps7_init' command is executed.
16:05:11 INFO  : 'ps7_post_config' command is executed.
16:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:11 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:11 INFO  : 'con' command is executed.
16:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:11 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:24:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:24:28 INFO  : Disconnected from the channel tcfchan#4.
16:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:29 INFO  : 'jtag frequency' command is executed.
16:24:29 INFO  : Context for 'APU' is selected.
16:24:29 INFO  : System reset is completed.
16:24:32 INFO  : 'after 3000' command is executed.
16:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:24:35 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:24:35 INFO  : Context for 'APU' is selected.
16:24:35 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:35 INFO  : Context for 'APU' is selected.
16:24:35 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:24:35 INFO  : 'ps7_init' command is executed.
16:24:35 INFO  : 'ps7_post_config' command is executed.
16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : 'con' command is executed.
16:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:35 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:26:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:26:28 INFO  : Disconnected from the channel tcfchan#5.
16:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:26:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:28:49 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:53 INFO  : 'jtag frequency' command is executed.
16:28:53 INFO  : Context for 'APU' is selected.
16:28:53 INFO  : System reset is completed.
16:28:56 INFO  : 'after 3000' command is executed.
16:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:28:58 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:28:58 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:59 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:28:59 INFO  : 'ps7_init' command is executed.
16:28:59 INFO  : 'ps7_post_config' command is executed.
16:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : 'con' command is executed.
16:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:59 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:30:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:30:58 INFO  : Disconnected from the channel tcfchan#6.
16:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:31:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:14 INFO  : 'jtag frequency' command is executed.
16:31:14 INFO  : Context for 'APU' is selected.
16:31:14 INFO  : System reset is completed.
16:31:17 INFO  : 'after 3000' command is executed.
16:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:31:19 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:31:19 INFO  : Context for 'APU' is selected.
16:31:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:31:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:19 INFO  : Context for 'APU' is selected.
16:31:19 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:31:20 INFO  : 'ps7_init' command is executed.
16:31:20 INFO  : 'ps7_post_config' command is executed.
16:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:20 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:20 INFO  : 'con' command is executed.
16:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:20 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:34:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:35:29 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:35:47 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:36:07 INFO  : Disconnected from the channel tcfchan#7.
16:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:10 INFO  : 'jtag frequency' command is executed.
16:36:10 INFO  : Context for 'APU' is selected.
16:36:11 INFO  : System reset is completed.
16:36:14 INFO  : 'after 3000' command is executed.
16:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:36:16 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:36:16 INFO  : Context for 'APU' is selected.
16:36:16 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:16 INFO  : Context for 'APU' is selected.
16:36:16 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:36:16 INFO  : 'ps7_init' command is executed.
16:36:16 INFO  : 'ps7_post_config' command is executed.
16:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:17 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:17 INFO  : 'con' command is executed.
16:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:17 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:37:18 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:37:25 INFO  : Disconnected from the channel tcfchan#8.
16:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:37:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:40 INFO  : 'jtag frequency' command is executed.
16:37:40 INFO  : Context for 'APU' is selected.
16:37:40 INFO  : System reset is completed.
16:37:43 INFO  : 'after 3000' command is executed.
16:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:37:46 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:37:46 INFO  : Context for 'APU' is selected.
16:37:46 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:46 INFO  : Context for 'APU' is selected.
16:37:46 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:37:46 INFO  : 'ps7_init' command is executed.
16:37:46 INFO  : 'ps7_post_config' command is executed.
16:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:46 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:47 INFO  : 'con' command is executed.
16:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:47 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:37:57 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:38:48 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:38:55 INFO  : Disconnected from the channel tcfchan#9.
16:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:56 INFO  : 'jtag frequency' command is executed.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : System reset is completed.
16:38:59 INFO  : 'after 3000' command is executed.
16:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:39:01 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:39:01 INFO  : Context for 'APU' is selected.
16:39:01 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:01 INFO  : Context for 'APU' is selected.
16:39:01 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:39:02 INFO  : 'ps7_init' command is executed.
16:39:02 INFO  : 'ps7_post_config' command is executed.
16:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:02 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:02 INFO  : 'con' command is executed.
16:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:02 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:39:37 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:39:51 INFO  : Disconnected from the channel tcfchan#10.
16:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:40:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:08 INFO  : 'jtag frequency' command is executed.
16:40:08 INFO  : Context for 'APU' is selected.
16:40:08 INFO  : System reset is completed.
16:40:11 INFO  : 'after 3000' command is executed.
16:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:40:13 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:40:13 INFO  : Context for 'APU' is selected.
16:40:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:13 INFO  : Context for 'APU' is selected.
16:40:13 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:40:14 INFO  : 'ps7_init' command is executed.
16:40:14 INFO  : 'ps7_post_config' command is executed.
16:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:14 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:14 INFO  : 'con' command is executed.
16:40:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:14 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:41:53 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:42:01 INFO  : Disconnected from the channel tcfchan#11.
16:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:42:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:16 INFO  : 'jtag frequency' command is executed.
16:42:16 INFO  : Context for 'APU' is selected.
16:42:16 INFO  : System reset is completed.
16:42:19 INFO  : 'after 3000' command is executed.
16:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:42:22 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:42:22 INFO  : Context for 'APU' is selected.
16:42:22 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:22 INFO  : Context for 'APU' is selected.
16:42:22 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:42:22 INFO  : 'ps7_init' command is executed.
16:42:22 INFO  : 'ps7_post_config' command is executed.
16:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:23 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:23 INFO  : 'con' command is executed.
16:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:23 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:42:53 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:43:10 INFO  : Disconnected from the channel tcfchan#12.
16:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:13 INFO  : 'jtag frequency' command is executed.
16:43:13 INFO  : Context for 'APU' is selected.
16:43:13 INFO  : System reset is completed.
16:43:16 INFO  : 'after 3000' command is executed.
16:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:43:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:43:20 INFO  : Context for 'APU' is selected.
16:43:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:20 INFO  : Context for 'APU' is selected.
16:43:20 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:43:20 INFO  : 'ps7_init' command is executed.
16:43:21 INFO  : 'ps7_post_config' command is executed.
16:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:21 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:21 INFO  : 'jtag frequency' command is executed.
16:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:21 INFO  : Context for 'APU' is selected.
16:43:21 INFO  : System reset is completed.
16:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:24 INFO  : 'after 3000' command is executed.
16:43:24 ERROR : Already running
16:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:43:27 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:43:27 INFO  : Context for 'APU' is selected.
16:43:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:27 INFO  : Context for 'APU' is selected.
16:43:27 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:43:28 INFO  : 'ps7_init' command is executed.
16:43:28 INFO  : 'ps7_post_config' command is executed.
16:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:28 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:28 INFO  : 'con' command is executed.
16:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:28 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:43:56 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:44:03 INFO  : Disconnected from the channel tcfchan#13.
16:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:04 INFO  : 'jtag frequency' command is executed.
16:44:04 INFO  : Context for 'APU' is selected.
16:44:04 INFO  : System reset is completed.
16:44:07 INFO  : 'after 3000' command is executed.
16:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:44:10 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:44:10 INFO  : Context for 'APU' is selected.
16:44:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:10 INFO  : Context for 'APU' is selected.
16:44:10 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:44:11 INFO  : 'ps7_init' command is executed.
16:44:11 INFO  : 'ps7_post_config' command is executed.
16:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:11 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:11 INFO  : 'con' command is executed.
16:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:11 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:44:36 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:44:46 INFO  : Disconnected from the channel tcfchan#14.
16:44:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:48 INFO  : 'jtag frequency' command is executed.
16:44:48 INFO  : Context for 'APU' is selected.
16:44:48 INFO  : System reset is completed.
16:44:51 INFO  : 'after 3000' command is executed.
16:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:44:53 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:44:53 INFO  : Context for 'APU' is selected.
16:44:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:53 INFO  : Context for 'APU' is selected.
16:44:53 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:44:54 INFO  : 'ps7_init' command is executed.
16:44:54 INFO  : 'ps7_post_config' command is executed.
16:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:54 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:54 INFO  : 'con' command is executed.
16:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:54 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:45:43 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:46:08 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:46:13 INFO  : Disconnected from the channel tcfchan#15.
16:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:14 INFO  : 'jtag frequency' command is executed.
16:46:15 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : System reset is completed.
16:46:18 INFO  : 'after 3000' command is executed.
16:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:46:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:46:20 INFO  : Context for 'APU' is selected.
16:46:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:46:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:20 INFO  : Context for 'APU' is selected.
16:46:20 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:46:21 INFO  : 'ps7_init' command is executed.
16:46:21 INFO  : 'ps7_post_config' command is executed.
16:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:21 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:21 INFO  : 'con' command is executed.
16:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:21 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:46:58 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:47:05 INFO  : Disconnected from the channel tcfchan#16.
16:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:06 INFO  : 'jtag frequency' command is executed.
16:47:06 INFO  : Context for 'APU' is selected.
16:47:06 INFO  : System reset is completed.
16:47:09 INFO  : 'after 3000' command is executed.
16:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:47:12 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:47:12 INFO  : Context for 'APU' is selected.
16:47:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:12 INFO  : Context for 'APU' is selected.
16:47:12 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:47:13 INFO  : 'ps7_init' command is executed.
16:47:13 INFO  : 'ps7_post_config' command is executed.
16:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:13 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:13 INFO  : 'con' command is executed.
16:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:13 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:48:22 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:48:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:48:59 INFO  : Disconnected from the channel tcfchan#17.
16:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:00 INFO  : 'jtag frequency' command is executed.
16:49:00 INFO  : Context for 'APU' is selected.
16:49:00 INFO  : System reset is completed.
16:49:03 INFO  : 'after 3000' command is executed.
16:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:49:06 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:49:06 INFO  : Context for 'APU' is selected.
16:49:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:06 INFO  : Context for 'APU' is selected.
16:49:06 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:49:07 INFO  : 'ps7_init' command is executed.
16:49:07 INFO  : 'ps7_post_config' command is executed.
16:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:07 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:07 INFO  : 'con' command is executed.
16:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:07 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:49:57 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:50:08 INFO  : Disconnected from the channel tcfchan#18.
16:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:50:10 INFO  : 'jtag frequency' command is executed.
16:50:10 INFO  : Context for 'APU' is selected.
16:50:10 INFO  : System reset is completed.
16:50:13 INFO  : 'after 3000' command is executed.
16:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:50:15 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:50:15 INFO  : Context for 'APU' is selected.
16:50:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:15 INFO  : Context for 'APU' is selected.
16:50:15 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:50:16 INFO  : 'ps7_init' command is executed.
16:50:16 INFO  : 'ps7_post_config' command is executed.
16:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:16 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:16 INFO  : 'con' command is executed.
16:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:16 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:50:48 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:50:54 INFO  : Disconnected from the channel tcfchan#19.
16:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:50:55 INFO  : 'jtag frequency' command is executed.
16:50:55 INFO  : Context for 'APU' is selected.
16:50:55 INFO  : System reset is completed.
16:50:58 INFO  : 'after 3000' command is executed.
16:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:51:01 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:51:01 INFO  : Context for 'APU' is selected.
16:51:01 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:01 INFO  : Context for 'APU' is selected.
16:51:01 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:51:02 INFO  : 'ps7_init' command is executed.
16:51:02 INFO  : 'ps7_post_config' command is executed.
16:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:02 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:02 INFO  : 'jtag frequency' command is executed.
16:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:02 INFO  : Context for 'APU' is selected.
16:51:02 INFO  : 'con' command is executed.
16:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:02 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:51:03 INFO  : System reset is completed.
16:51:06 INFO  : 'after 3000' command is executed.
16:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:51:08 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:51:08 INFO  : Context for 'APU' is selected.
16:51:08 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:51:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:08 INFO  : Context for 'APU' is selected.
16:51:08 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:51:09 INFO  : 'ps7_init' command is executed.
16:51:09 INFO  : 'ps7_post_config' command is executed.
16:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:09 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:09 INFO  : 'con' command is executed.
16:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:09 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:51:37 INFO  : Disconnected from the channel tcfchan#20.
16:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:38 INFO  : 'jtag frequency' command is executed.
16:51:38 INFO  : Context for 'APU' is selected.
16:51:38 INFO  : System reset is completed.
16:51:41 INFO  : 'after 3000' command is executed.
16:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:51:44 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:51:44 INFO  : Context for 'APU' is selected.
16:51:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:51:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:44 INFO  : Context for 'APU' is selected.
16:51:44 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:51:44 INFO  : 'ps7_init' command is executed.
16:51:44 INFO  : 'ps7_post_config' command is executed.
16:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:45 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:45 INFO  : 'con' command is executed.
16:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:45 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:53:20 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:53:41 INFO  : Disconnected from the channel tcfchan#21.
16:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:42 INFO  : 'jtag frequency' command is executed.
16:53:42 INFO  : Context for 'APU' is selected.
16:53:42 INFO  : System reset is completed.
16:53:45 INFO  : 'after 3000' command is executed.
16:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:53:47 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:53:48 INFO  : 'ps7_init' command is executed.
16:53:48 INFO  : 'ps7_post_config' command is executed.
16:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:48 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:48 INFO  : 'con' command is executed.
16:53:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:48 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:54:04 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:54:10 INFO  : Disconnected from the channel tcfchan#22.
16:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:11 INFO  : 'jtag frequency' command is executed.
16:54:12 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : System reset is completed.
16:54:15 INFO  : 'after 3000' command is executed.
16:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:54:17 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:17 INFO  : Context for 'APU' is selected.
16:54:17 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:17 INFO  : Context for 'APU' is selected.
16:54:17 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:54:18 INFO  : 'ps7_init' command is executed.
16:54:18 INFO  : 'ps7_post_config' command is executed.
16:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:18 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:18 INFO  : 'jtag frequency' command is executed.
16:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:18 INFO  : Context for 'APU' is selected.
16:54:18 INFO  : 'con' command is executed.
16:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:18 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:54:18 INFO  : System reset is completed.
16:54:21 INFO  : 'after 3000' command is executed.
16:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:54:24 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:54:25 INFO  : 'ps7_init' command is executed.
16:54:25 INFO  : 'ps7_post_config' command is executed.
16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : 'con' command is executed.
16:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:25 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:54:48 INFO  : Disconnected from the channel tcfchan#23.
16:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:50 INFO  : 'jtag frequency' command is executed.
16:54:50 INFO  : Context for 'APU' is selected.
16:54:50 INFO  : System reset is completed.
16:54:53 INFO  : 'after 3000' command is executed.
16:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:54:55 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:54:55 INFO  : Context for 'APU' is selected.
16:54:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:55 INFO  : Context for 'APU' is selected.
16:54:55 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:54:56 INFO  : 'ps7_init' command is executed.
16:54:56 INFO  : 'ps7_post_config' command is executed.
16:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:56 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:57 INFO  : 'con' command is executed.
16:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:57 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:55:33 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:56:00 INFO  : Disconnected from the channel tcfchan#24.
16:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:02 INFO  : 'jtag frequency' command is executed.
16:56:02 INFO  : Context for 'APU' is selected.
16:56:02 INFO  : System reset is completed.
16:56:05 INFO  : 'after 3000' command is executed.
16:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:56:07 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:56:07 INFO  : Context for 'APU' is selected.
16:56:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:07 INFO  : Context for 'APU' is selected.
16:56:07 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:56:08 INFO  : 'ps7_init' command is executed.
16:56:08 INFO  : 'ps7_post_config' command is executed.
16:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:08 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:08 INFO  : 'con' command is executed.
16:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:08 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:58:07 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:58:14 INFO  : Disconnected from the channel tcfchan#25.
16:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:16 INFO  : 'jtag frequency' command is executed.
16:58:16 INFO  : Context for 'APU' is selected.
16:58:16 INFO  : System reset is completed.
16:58:19 INFO  : 'after 3000' command is executed.
16:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:58:21 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:58:21 INFO  : Context for 'APU' is selected.
16:58:21 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:58:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:21 INFO  : Context for 'APU' is selected.
16:58:21 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:58:22 INFO  : 'ps7_init' command is executed.
16:58:22 INFO  : 'ps7_post_config' command is executed.
16:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:22 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:23 INFO  : 'con' command is executed.
16:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:23 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
16:59:02 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:59:12 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
16:59:40 INFO  : Disconnected from the channel tcfchan#26.
16:59:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:41 INFO  : 'jtag frequency' command is executed.
16:59:41 INFO  : Context for 'APU' is selected.
16:59:41 INFO  : System reset is completed.
16:59:44 INFO  : 'after 3000' command is executed.
16:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:59:47 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
16:59:47 INFO  : Context for 'APU' is selected.
16:59:47 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
16:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:47 INFO  : Context for 'APU' is selected.
16:59:47 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
16:59:47 INFO  : 'ps7_init' command is executed.
16:59:47 INFO  : 'ps7_post_config' command is executed.
16:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:47 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:48 INFO  : 'con' command is executed.
16:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:48 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
17:00:10 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
17:01:09 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
17:01:20 INFO  : Disconnected from the channel tcfchan#27.
17:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:21 INFO  : 'jtag frequency' command is executed.
17:01:21 INFO  : Context for 'APU' is selected.
17:01:21 INFO  : System reset is completed.
17:01:24 INFO  : 'after 3000' command is executed.
17:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:01:26 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
17:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
17:01:27 INFO  : 'ps7_init' command is executed.
17:01:27 INFO  : 'ps7_post_config' command is executed.
17:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:27 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:28 INFO  : 'con' command is executed.
17:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:28 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
17:03:19 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
17:03:29 INFO  : Disconnected from the channel tcfchan#28.
17:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:03:30 INFO  : 'jtag frequency' command is executed.
17:03:31 INFO  : Context for 'APU' is selected.
17:03:31 INFO  : System reset is completed.
17:03:34 INFO  : 'after 3000' command is executed.
17:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:03:36 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
17:03:36 INFO  : Context for 'APU' is selected.
17:03:36 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
17:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:36 INFO  : Context for 'APU' is selected.
17:03:36 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
17:03:37 INFO  : 'ps7_init' command is executed.
17:03:37 INFO  : 'ps7_post_config' command is executed.
17:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:37 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:37 INFO  : 'con' command is executed.
17:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:37 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
17:05:04 INFO  : Disconnected from the channel tcfchan#29.
17:18:06 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
17:18:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
17:18:11 INFO  : XSCT server has started successfully.
17:18:11 INFO  : Successfully done setting XSCT server connection channel  
17:18:11 INFO  : plnx-install-location is set to ''
17:18:11 INFO  : Successfully done setting workspace for the tool. 
17:18:13 INFO  : Platform repository initialization has completed.
17:18:13 INFO  : Successfully done query RDI_DATADIR 
17:18:14 INFO  : Registering command handlers for Vitis TCF services
17:22:24 INFO  : Result from executing command 'getProjects': FinalFinalCar
17:22:24 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
17:22:25 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
17:22:35 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
17:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:49 INFO  : 'jtag frequency' command is executed.
17:22:49 INFO  : Context for 'APU' is selected.
17:22:49 INFO  : System reset is completed.
17:22:52 INFO  : 'after 3000' command is executed.
17:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:22:55 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
17:22:55 INFO  : Context for 'APU' is selected.
17:22:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
17:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:55 INFO  : Context for 'APU' is selected.
17:22:55 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
17:22:56 INFO  : 'ps7_init' command is executed.
17:22:56 INFO  : 'ps7_post_config' command is executed.
17:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:56 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:56 INFO  : 'con' command is executed.
17:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:56 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
17:24:18 INFO  : Result from executing command 'getProjects': FinalFinalCar
17:24:18 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
17:24:19 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
17:24:24 INFO  : Disconnected from the channel tcfchan#2.
17:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:26 INFO  : 'jtag frequency' command is executed.
17:24:26 INFO  : Context for 'APU' is selected.
17:24:26 INFO  : System reset is completed.
17:24:29 INFO  : 'after 3000' command is executed.
17:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:24:31 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
17:24:31 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
17:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:31 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
17:24:32 INFO  : 'ps7_init' command is executed.
17:24:32 INFO  : 'ps7_post_config' command is executed.
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : 'con' command is executed.
17:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:32 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:15:01 INFO  : Disconnected from the channel tcfchan#4.
18:15:28 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
18:15:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:15:33 INFO  : XSCT server has started successfully.
18:15:33 INFO  : plnx-install-location is set to ''
18:15:33 INFO  : Successfully done setting XSCT server connection channel  
18:15:33 INFO  : Successfully done setting workspace for the tool. 
18:15:34 INFO  : Platform repository initialization has completed.
18:15:34 INFO  : Successfully done query RDI_DATADIR 
18:15:35 INFO  : Registering command handlers for Vitis TCF services
18:16:55 INFO  : Result from executing command 'getProjects': FinalFinalCar
18:16:55 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
18:16:56 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:17:03 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:23 INFO  : 'jtag frequency' command is executed.
18:17:23 INFO  : Context for 'APU' is selected.
18:17:23 INFO  : System reset is completed.
18:17:26 INFO  : 'after 3000' command is executed.
18:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:17:29 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:17:29 INFO  : Context for 'APU' is selected.
18:17:29 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:29 INFO  : Context for 'APU' is selected.
18:17:29 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:17:30 INFO  : 'ps7_init' command is executed.
18:17:30 INFO  : 'ps7_post_config' command is executed.
18:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:30 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:30 INFO  : 'con' command is executed.
18:17:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:30 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:19:46 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:22:15 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:22:45 INFO  : Disconnected from the channel tcfchan#2.
18:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:46 INFO  : 'jtag frequency' command is executed.
18:22:46 INFO  : Context for 'APU' is selected.
18:22:46 INFO  : System reset is completed.
18:22:49 INFO  : 'after 3000' command is executed.
18:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:22:52 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:22:52 INFO  : 'ps7_init' command is executed.
18:22:52 INFO  : 'ps7_post_config' command is executed.
18:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:52 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : 'con' command is executed.
18:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:53 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:24:39 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:24:52 INFO  : Disconnected from the channel tcfchan#3.
18:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:54 INFO  : 'jtag frequency' command is executed.
18:24:54 INFO  : Context for 'APU' is selected.
18:24:54 INFO  : System reset is completed.
18:24:57 INFO  : 'after 3000' command is executed.
18:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:24:59 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:24:59 INFO  : Context for 'APU' is selected.
18:24:59 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:59 INFO  : Context for 'APU' is selected.
18:24:59 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:25:00 INFO  : 'ps7_init' command is executed.
18:25:00 INFO  : 'ps7_post_config' command is executed.
18:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:00 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:00 INFO  : 'con' command is executed.
18:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:00 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:26:16 INFO  : Disconnected from the channel tcfchan#4.
18:29:04 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
18:29:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:29:10 INFO  : XSCT server has started successfully.
18:29:10 INFO  : Successfully done setting XSCT server connection channel  
18:29:10 INFO  : plnx-install-location is set to ''
18:29:10 INFO  : Successfully done setting workspace for the tool. 
18:29:10 INFO  : Platform repository initialization has completed.
18:29:10 INFO  : Successfully done query RDI_DATADIR 
18:29:11 INFO  : Registering command handlers for Vitis TCF services
18:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:08 INFO  : 'jtag frequency' command is executed.
18:31:08 INFO  : Context for 'APU' is selected.
18:31:08 INFO  : System reset is completed.
18:31:11 INFO  : 'after 3000' command is executed.
18:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:31:14 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:31:14 INFO  : Context for 'APU' is selected.
18:31:14 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:14 INFO  : Context for 'APU' is selected.
18:31:14 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:31:15 INFO  : 'ps7_init' command is executed.
18:31:15 INFO  : 'ps7_post_config' command is executed.
18:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:15 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:15 INFO  : 'con' command is executed.
18:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:15 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:31:26 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:31:37 INFO  : Disconnected from the channel tcfchan#1.
18:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:38 INFO  : 'jtag frequency' command is executed.
18:31:38 INFO  : Context for 'APU' is selected.
18:31:38 INFO  : System reset is completed.
18:31:41 INFO  : 'after 3000' command is executed.
18:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:31:43 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:31:43 INFO  : Context for 'APU' is selected.
18:31:47 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:47 INFO  : Context for 'APU' is selected.
18:31:47 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:31:47 INFO  : 'ps7_init' command is executed.
18:31:47 INFO  : 'ps7_post_config' command is executed.
18:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:48 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:48 INFO  : 'con' command is executed.
18:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:48 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:33:34 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:33:54 INFO  : Disconnected from the channel tcfchan#2.
18:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:33:55 INFO  : 'jtag frequency' command is executed.
18:33:55 INFO  : Context for 'APU' is selected.
18:33:55 INFO  : System reset is completed.
18:33:58 INFO  : 'after 3000' command is executed.
18:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:34:01 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:34:01 INFO  : Context for 'APU' is selected.
18:34:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:04 INFO  : Context for 'APU' is selected.
18:34:04 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:34:05 INFO  : 'ps7_init' command is executed.
18:34:05 INFO  : 'ps7_post_config' command is executed.
18:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:05 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:05 INFO  : 'con' command is executed.
18:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:05 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:35:10 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
18:35:20 INFO  : Disconnected from the channel tcfchan#3.
18:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:21 INFO  : 'jtag frequency' command is executed.
18:35:21 INFO  : Context for 'APU' is selected.
18:35:21 INFO  : System reset is completed.
18:35:24 INFO  : 'after 3000' command is executed.
18:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:35:26 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:35:26 INFO  : Context for 'APU' is selected.
18:35:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:30 INFO  : Context for 'APU' is selected.
18:35:30 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:35:31 INFO  : 'ps7_init' command is executed.
18:35:31 INFO  : 'ps7_post_config' command is executed.
18:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:31 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:31 INFO  : 'con' command is executed.
18:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:31 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
18:35:49 INFO  : Disconnected from the channel tcfchan#4.
18:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:51 INFO  : 'jtag frequency' command is executed.
18:35:51 INFO  : Context for 'APU' is selected.
18:35:51 INFO  : System reset is completed.
18:35:54 INFO  : 'after 3000' command is executed.
18:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:35:56 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
18:35:56 INFO  : Context for 'APU' is selected.
18:36:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
18:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:00 INFO  : Context for 'APU' is selected.
18:36:00 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
18:36:00 INFO  : 'ps7_init' command is executed.
18:36:00 INFO  : 'ps7_post_config' command is executed.
18:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:01 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:01 INFO  : 'con' command is executed.
18:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:01 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
19:08:18 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
19:10:12 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
19:11:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
19:11:48 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
19:12:08 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
19:13:02 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
19:22:49 INFO  : Disconnected from the channel tcfchan#5.
08:53:54 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
08:53:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
08:53:57 INFO  : Platform repository initialization has completed.
08:53:57 INFO  : Registering command handlers for Vitis TCF services
08:53:57 INFO  : XSCT server has started successfully.
08:53:57 INFO  : plnx-install-location is set to ''
08:53:57 INFO  : Successfully done setting XSCT server connection channel  
08:53:57 INFO  : Successfully done query RDI_DATADIR 
08:53:57 INFO  : Successfully done setting workspace for the tool. 
08:54:48 INFO  : Result from executing command 'getProjects': FinalFinalCar
08:54:48 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
08:54:48 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
08:55:17 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
08:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:55:41 INFO  : 'jtag frequency' command is executed.
08:55:41 INFO  : Context for 'APU' is selected.
08:55:41 INFO  : System reset is completed.
08:55:44 INFO  : 'after 3000' command is executed.
08:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:55:46 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
08:55:46 INFO  : Context for 'APU' is selected.
08:55:46 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
08:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:46 INFO  : Context for 'APU' is selected.
08:55:46 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
08:55:47 INFO  : 'ps7_init' command is executed.
08:55:47 INFO  : 'ps7_post_config' command is executed.
08:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:47 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:47 INFO  : 'con' command is executed.
08:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:47 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
08:56:08 INFO  : Disconnected from the channel tcfchan#2.
08:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:56:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:46 INFO  : 'jtag frequency' command is executed.
08:56:46 INFO  : Context for 'APU' is selected.
08:56:46 INFO  : System reset is completed.
08:56:49 INFO  : 'after 3000' command is executed.
08:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:56:51 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
08:56:51 INFO  : Context for 'APU' is selected.
08:56:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
08:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:51 INFO  : Context for 'APU' is selected.
08:56:51 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
08:56:52 INFO  : 'ps7_init' command is executed.
08:56:52 INFO  : 'ps7_post_config' command is executed.
08:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:52 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:52 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:52 INFO  : 'con' command is executed.
08:56:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:56:52 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
08:57:48 INFO  : Disconnected from the channel tcfchan#3.
08:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:57:49 INFO  : 'jtag frequency' command is executed.
08:57:49 INFO  : Context for 'APU' is selected.
08:57:49 INFO  : System reset is completed.
08:57:52 INFO  : 'after 3000' command is executed.
08:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:57:54 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
08:57:54 INFO  : Context for 'APU' is selected.
08:57:54 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
08:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
08:57:54 INFO  : Context for 'APU' is selected.
08:57:54 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
08:57:55 INFO  : 'ps7_init' command is executed.
08:57:55 INFO  : 'ps7_post_config' command is executed.
08:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:55 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
08:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

08:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:55 INFO  : 'con' command is executed.
08:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:57:55 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
09:11:54 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:13:13 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:15:45 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:15:52 INFO  : Disconnected from the channel tcfchan#4.
09:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:16:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:16:58 INFO  : 'jtag frequency' command is executed.
09:16:59 INFO  : Context for 'APU' is selected.
09:16:59 INFO  : System reset is completed.
09:17:02 INFO  : 'after 3000' command is executed.
09:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:17:04 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
09:17:04 INFO  : Context for 'APU' is selected.
09:17:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
09:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:04 INFO  : Context for 'APU' is selected.
09:17:04 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:17:04 INFO  : 'ps7_init' command is executed.
09:17:04 INFO  : 'ps7_post_config' command is executed.
09:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:05 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:05 INFO  : 'con' command is executed.
09:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:17:05 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
09:18:45 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:19:11 INFO  : Disconnected from the channel tcfchan#5.
09:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:19:14 INFO  : 'jtag frequency' command is executed.
09:19:14 INFO  : Context for 'APU' is selected.
09:19:14 INFO  : System reset is completed.
09:19:17 INFO  : 'after 3000' command is executed.
09:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:19:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit"
09:19:20 INFO  : Context for 'APU' is selected.
09:19:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa'.
09:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:19:20 INFO  : Context for 'APU' is selected.
09:19:20 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:19:20 INFO  : 'ps7_init' command is executed.
09:19:20 INFO  : 'ps7_post_config' command is executed.
09:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:20 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/FinalFinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Debug/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:20 INFO  : 'con' command is executed.
09:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:19:20 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default.tcl'
09:49:16 INFO  : Disconnected from the channel tcfchan#6.
08:58:00 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
08:58:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
08:58:05 INFO  : Platform repository initialization has completed.
08:58:06 INFO  : Registering command handlers for Vitis TCF services
08:58:07 INFO  : XSCT server has started successfully.
08:58:07 INFO  : plnx-install-location is set to ''
08:58:13 INFO  : Successfully done setting XSCT server connection channel  
08:58:13 INFO  : Successfully done query RDI_DATADIR 
08:58:13 INFO  : Successfully done setting workspace for the tool. 
09:14:37 INFO  : Hardware specification for platform project 'FinalFinalCar' is updated.
09:18:24 INFO  : Result from executing command 'getProjects': FinalFinalCar
09:18:24 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
09:18:25 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:22:57 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:23:02 INFO  : The hardware specification used by project 'Roomba' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:23:02 INFO  : The file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba\_ide\bitstream\FinalFinalCar.bit' stored in project is removed.
09:23:02 INFO  : The updated bitstream files are copied from platform to folder 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba\_ide\bitstream' in project 'Roomba'.
09:23:02 INFO  : The file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba\_ide\psinit\ps7_init.tcl' stored in project is removed.
09:23:09 INFO  : The updated ps init files are copied from platform to folder 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba\_ide\psinit' in project 'Roomba'.
09:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:23:12 INFO  : 'jtag frequency' command is executed.
09:23:12 INFO  : Context for 'APU' is selected.
09:23:12 INFO  : System reset is completed.
09:23:15 INFO  : 'after 3000' command is executed.
09:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:23:15 ERROR : couldn't open "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit": no such file or directory
09:23:15 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit": no such file or directory
09:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

09:23:15 ERROR : couldn't open "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit": no such file or directory
09:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:00 INFO  : 'jtag frequency' command is executed.
09:25:00 INFO  : Context for 'APU' is selected.
09:25:00 INFO  : System reset is completed.
09:25:03 INFO  : 'after 3000' command is executed.
09:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:03 ERROR : couldn't open "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit": no such file or directory
09:25:03 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit": no such file or directory
09:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

09:25:03 ERROR : couldn't open "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/FinalFinalCar.bit": no such file or directory
09:25:55 INFO  : Build configuration of 'Roomba_system' is updated to 'Release'
09:25:55 INFO  : Build configuration of system project is automatically updated to 'Release'.
09:26:00 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:26:09 INFO  : 'jtag frequency' command is executed.
09:26:09 INFO  : Context for 'APU' is selected.
09:26:09 INFO  : System reset is completed.
09:26:12 INFO  : 'after 3000' command is executed.
09:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:26:14 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
09:26:15 INFO  : Context for 'APU' is selected.
09:26:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
09:26:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:15 INFO  : Context for 'APU' is selected.
09:26:15 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:26:15 INFO  : 'ps7_init' command is executed.
09:26:15 INFO  : 'ps7_post_config' command is executed.
09:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:15 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:16 INFO  : 'con' command is executed.
09:26:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:16 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
09:26:43 INFO  : Disconnected from the channel tcfchan#2.
09:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:26:44 INFO  : 'jtag frequency' command is executed.
09:26:44 INFO  : Context for 'APU' is selected.
09:26:44 INFO  : System reset is completed.
09:26:47 INFO  : 'after 3000' command is executed.
09:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:26:50 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
09:26:50 INFO  : Context for 'APU' is selected.
09:26:50 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
09:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:50 INFO  : Context for 'APU' is selected.
09:26:50 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:26:50 INFO  : 'ps7_init' command is executed.
09:26:50 INFO  : 'ps7_post_config' command is executed.
09:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:50 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:50 INFO  : 'con' command is executed.
09:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:50 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
09:47:06 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:47:33 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:47:53 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:48:00 INFO  : Disconnected from the channel tcfchan#3.
09:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:11 INFO  : 'jtag frequency' command is executed.
09:48:11 INFO  : Context for 'APU' is selected.
09:48:11 INFO  : System reset is completed.
09:48:14 INFO  : 'after 3000' command is executed.
09:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:48:17 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
09:48:17 INFO  : Context for 'APU' is selected.
09:48:17 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
09:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:17 INFO  : Context for 'APU' is selected.
09:48:17 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:48:17 INFO  : 'ps7_init' command is executed.
09:48:17 INFO  : 'ps7_post_config' command is executed.
09:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:18 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:18 INFO  : 'con' command is executed.
09:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:48:18 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
09:49:54 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:50:13 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:50:23 INFO  : Disconnected from the channel tcfchan#4.
09:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:50:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:38 INFO  : 'jtag frequency' command is executed.
09:50:38 INFO  : Context for 'APU' is selected.
09:50:38 INFO  : System reset is completed.
09:50:41 INFO  : 'after 3000' command is executed.
09:50:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:50:43 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
09:50:43 INFO  : Context for 'APU' is selected.
09:50:43 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
09:50:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:43 INFO  : Context for 'APU' is selected.
09:50:43 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:50:44 INFO  : 'ps7_init' command is executed.
09:50:44 INFO  : 'ps7_post_config' command is executed.
09:50:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:44 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:44 INFO  : 'con' command is executed.
09:50:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:50:44 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
09:56:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:56:30 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:56:40 INFO  : Disconnected from the channel tcfchan#5.
09:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:56:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:03 INFO  : 'jtag frequency' command is executed.
09:57:03 INFO  : Context for 'APU' is selected.
09:57:03 INFO  : System reset is completed.
09:57:06 INFO  : 'after 3000' command is executed.
09:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:57:09 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
09:57:09 INFO  : Context for 'APU' is selected.
09:57:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
09:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:09 INFO  : Context for 'APU' is selected.
09:57:09 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:57:09 INFO  : 'ps7_init' command is executed.
09:57:09 INFO  : 'ps7_post_config' command is executed.
09:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:10 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:10 INFO  : 'con' command is executed.
09:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:10 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
09:58:49 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
09:58:58 INFO  : Disconnected from the channel tcfchan#6.
09:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:59:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:59:13 INFO  : 'jtag frequency' command is executed.
09:59:13 INFO  : Context for 'APU' is selected.
09:59:13 INFO  : System reset is completed.
09:59:16 INFO  : 'after 3000' command is executed.
09:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:59:18 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
09:59:18 INFO  : Context for 'APU' is selected.
09:59:18 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
09:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:18 INFO  : Context for 'APU' is selected.
09:59:18 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
09:59:19 INFO  : 'ps7_init' command is executed.
09:59:19 INFO  : 'ps7_post_config' command is executed.
09:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:19 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:19 INFO  : 'con' command is executed.
09:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:59:19 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:00:20 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:00:26 INFO  : Disconnected from the channel tcfchan#7.
10:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:00:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:00:40 INFO  : 'jtag frequency' command is executed.
10:00:40 INFO  : Context for 'APU' is selected.
10:00:40 INFO  : System reset is completed.
10:00:43 INFO  : 'after 3000' command is executed.
10:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:00:45 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:00:45 INFO  : Context for 'APU' is selected.
10:00:45 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:45 INFO  : Context for 'APU' is selected.
10:00:45 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:00:46 INFO  : 'ps7_init' command is executed.
10:00:46 INFO  : 'ps7_post_config' command is executed.
10:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:46 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:46 INFO  : 'con' command is executed.
10:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:00:46 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:02:57 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:03:02 INFO  : Disconnected from the channel tcfchan#8.
10:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:03:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:03:33 INFO  : 'jtag frequency' command is executed.
10:03:33 INFO  : Context for 'APU' is selected.
10:03:33 INFO  : System reset is completed.
10:03:36 INFO  : 'after 3000' command is executed.
10:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:03:39 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:03:39 INFO  : Context for 'APU' is selected.
10:03:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:03:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:39 INFO  : Context for 'APU' is selected.
10:03:39 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:03:39 INFO  : 'ps7_init' command is executed.
10:03:39 INFO  : 'ps7_post_config' command is executed.
10:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:39 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:40 INFO  : 'con' command is executed.
10:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:03:40 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:04:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:04:49 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:04:57 INFO  : Disconnected from the channel tcfchan#9.
10:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:05:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:05:20 INFO  : 'jtag frequency' command is executed.
10:05:20 INFO  : Context for 'APU' is selected.
10:05:21 INFO  : System reset is completed.
10:05:24 INFO  : 'after 3000' command is executed.
10:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:05:26 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:05:26 INFO  : Context for 'APU' is selected.
10:05:26 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:26 INFO  : Context for 'APU' is selected.
10:05:26 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:05:26 INFO  : 'ps7_init' command is executed.
10:05:26 INFO  : 'ps7_post_config' command is executed.
10:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:27 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:27 INFO  : 'con' command is executed.
10:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:27 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:05:48 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:05:56 INFO  : Disconnected from the channel tcfchan#10.
10:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:05:57 INFO  : 'jtag frequency' command is executed.
10:05:57 INFO  : Context for 'APU' is selected.
10:05:57 INFO  : System reset is completed.
10:06:00 INFO  : 'after 3000' command is executed.
10:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:06:03 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:06:03 INFO  : Context for 'APU' is selected.
10:06:03 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:03 INFO  : Context for 'APU' is selected.
10:06:03 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:06:03 INFO  : 'ps7_init' command is executed.
10:06:03 INFO  : 'ps7_post_config' command is executed.
10:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:03 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:04 INFO  : 'con' command is executed.
10:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:04 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:06:33 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:06:43 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:06:48 INFO  : Disconnected from the channel tcfchan#11.
10:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:06:58 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:07:12 INFO  : 'jtag frequency' command is executed.
10:07:12 INFO  : Context for 'APU' is selected.
10:07:12 INFO  : System reset is completed.
10:07:15 INFO  : 'after 3000' command is executed.
10:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:07:18 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:07:18 INFO  : Context for 'APU' is selected.
10:07:18 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:07:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:18 INFO  : Context for 'APU' is selected.
10:07:18 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:07:18 INFO  : 'ps7_init' command is executed.
10:07:18 INFO  : 'ps7_post_config' command is executed.
10:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:18 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:19 INFO  : 'con' command is executed.
10:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:19 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:08:25 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:08:44 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:08:59 INFO  : Disconnected from the channel tcfchan#12.
10:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:09:01 INFO  : 'jtag frequency' command is executed.
10:09:01 INFO  : Context for 'APU' is selected.
10:09:01 INFO  : System reset is completed.
10:09:04 INFO  : 'after 3000' command is executed.
10:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:09:06 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:09:06 INFO  : Context for 'APU' is selected.
10:09:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:06 INFO  : Context for 'APU' is selected.
10:09:06 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:09:07 INFO  : 'ps7_init' command is executed.
10:09:07 INFO  : 'ps7_post_config' command is executed.
10:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:07 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:07 INFO  : 'con' command is executed.
10:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:07 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:09:40 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:09:45 INFO  : Disconnected from the channel tcfchan#13.
10:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:14:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:14:28 INFO  : 'jtag frequency' command is executed.
10:14:28 INFO  : Context for 'APU' is selected.
10:14:28 INFO  : System reset is completed.
10:14:31 INFO  : 'after 3000' command is executed.
10:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:14:34 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:14:34 INFO  : Context for 'APU' is selected.
10:14:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:34 INFO  : Context for 'APU' is selected.
10:14:34 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:14:34 INFO  : 'ps7_init' command is executed.
10:14:34 INFO  : 'ps7_post_config' command is executed.
10:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:34 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:34 INFO  : 'con' command is executed.
10:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:14:34 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:14:59 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:15:07 INFO  : Disconnected from the channel tcfchan#14.
10:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:15:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:15:27 INFO  : 'jtag frequency' command is executed.
10:15:27 INFO  : Context for 'APU' is selected.
10:15:27 INFO  : System reset is completed.
10:15:30 INFO  : 'after 3000' command is executed.
10:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:15:32 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:15:32 INFO  : Context for 'APU' is selected.
10:15:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:33 INFO  : Context for 'APU' is selected.
10:15:33 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:15:33 INFO  : 'ps7_init' command is executed.
10:15:33 INFO  : 'ps7_post_config' command is executed.
10:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:33 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:33 INFO  : 'con' command is executed.
10:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:33 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:16:22 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:16:35 INFO  : Disconnected from the channel tcfchan#15.
10:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:16:36 INFO  : 'jtag frequency' command is executed.
10:16:36 INFO  : Context for 'APU' is selected.
10:16:36 INFO  : System reset is completed.
10:16:39 INFO  : 'after 3000' command is executed.
10:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:16:42 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:16:42 INFO  : Context for 'APU' is selected.
10:16:42 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:42 INFO  : Context for 'APU' is selected.
10:16:42 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:16:42 INFO  : 'ps7_init' command is executed.
10:16:42 INFO  : 'ps7_post_config' command is executed.
10:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:42 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:42 INFO  : 'con' command is executed.
10:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:16:42 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:17:11 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:17:27 INFO  : Disconnected from the channel tcfchan#16.
10:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:17:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:17:47 INFO  : 'jtag frequency' command is executed.
10:17:47 INFO  : Context for 'APU' is selected.
10:17:47 INFO  : System reset is completed.
10:17:50 INFO  : 'after 3000' command is executed.
10:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:17:52 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:17:52 INFO  : Context for 'APU' is selected.
10:17:52 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:52 INFO  : Context for 'APU' is selected.
10:17:52 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:17:52 INFO  : 'ps7_init' command is executed.
10:17:52 INFO  : 'ps7_post_config' command is executed.
10:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:53 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:53 INFO  : 'con' command is executed.
10:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:17:53 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:18:07 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:18:22 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:18:27 INFO  : Disconnected from the channel tcfchan#17.
10:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:18:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:18:47 INFO  : 'jtag frequency' command is executed.
10:18:47 INFO  : Context for 'APU' is selected.
10:18:47 INFO  : System reset is completed.
10:18:50 INFO  : 'after 3000' command is executed.
10:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:18:53 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:18:53 INFO  : Context for 'APU' is selected.
10:18:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:53 INFO  : Context for 'APU' is selected.
10:18:53 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:18:53 INFO  : 'ps7_init' command is executed.
10:18:53 INFO  : 'ps7_post_config' command is executed.
10:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:53 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:53 INFO  : 'con' command is executed.
10:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:18:53 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:21:02 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:21:07 INFO  : Disconnected from the channel tcfchan#18.
10:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:21:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:24 INFO  : 'jtag frequency' command is executed.
10:21:24 INFO  : Context for 'APU' is selected.
10:21:24 INFO  : System reset is completed.
10:21:27 INFO  : 'after 3000' command is executed.
10:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:21:29 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:21:29 INFO  : Context for 'APU' is selected.
10:21:29 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:29 INFO  : Context for 'APU' is selected.
10:21:29 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:21:30 INFO  : 'ps7_init' command is executed.
10:21:30 INFO  : 'ps7_post_config' command is executed.
10:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:30 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:30 INFO  : 'con' command is executed.
10:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:30 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:23:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:26:25 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:26:31 INFO  : Disconnected from the channel tcfchan#19.
10:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:33 INFO  : 'jtag frequency' command is executed.
10:26:33 INFO  : Context for 'APU' is selected.
10:26:33 INFO  : System reset is completed.
10:26:36 INFO  : 'after 3000' command is executed.
10:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:26:39 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:26:39 INFO  : Context for 'APU' is selected.
10:26:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:39 INFO  : Context for 'APU' is selected.
10:26:39 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:26:39 INFO  : 'ps7_init' command is executed.
10:26:39 INFO  : 'ps7_post_config' command is executed.
10:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:39 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:39 INFO  : 'con' command is executed.
10:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:39 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:27:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
10:27:42 INFO  : Disconnected from the channel tcfchan#20.
10:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:27:43 INFO  : 'jtag frequency' command is executed.
10:27:43 INFO  : Context for 'APU' is selected.
10:27:43 INFO  : System reset is completed.
10:27:46 INFO  : 'after 3000' command is executed.
10:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:27:48 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
10:27:48 INFO  : Context for 'APU' is selected.
10:27:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:48 INFO  : Context for 'APU' is selected.
10:27:48 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
10:27:49 INFO  : 'ps7_init' command is executed.
10:27:49 INFO  : 'ps7_post_config' command is executed.
10:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:49 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:49 INFO  : 'con' command is executed.
10:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:49 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
10:29:43 INFO  : Disconnected from the channel tcfchan#21.
10:43:05 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
10:43:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
10:43:11 INFO  : XSCT server has started successfully.
10:43:11 INFO  : plnx-install-location is set to ''
10:43:11 INFO  : Successfully done setting XSCT server connection channel  
10:43:11 INFO  : Successfully done setting workspace for the tool. 
10:43:13 INFO  : Platform repository initialization has completed.
10:43:14 INFO  : Successfully done query RDI_DATADIR 
10:43:15 INFO  : Registering command handlers for Vitis TCF services
10:44:23 INFO  : Checking for BSP changes to sync application flags for project 'I2C'...
10:45:57 INFO  : Checking for BSP changes to sync application flags for project 'I2C'...
10:46:30 INFO  : Checking for BSP changes to sync application flags for project 'I2C'...
10:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:49 INFO  : 'jtag frequency' command is executed.
10:46:49 INFO  : Context for 'APU' is selected.
10:46:49 INFO  : System reset is completed.
10:46:52 INFO  : 'after 3000' command is executed.
10:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:46:55 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
10:46:55 INFO  : Context for 'APU' is selected.
10:46:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:55 INFO  : Context for 'APU' is selected.
10:46:55 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
10:46:55 INFO  : 'ps7_init' command is executed.
10:46:55 INFO  : 'ps7_post_config' command is executed.
10:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:56 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:56 INFO  : 'con' command is executed.
10:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:56 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
10:47:02 INFO  : Disconnected from the channel tcfchan#1.
10:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:06 INFO  : 'jtag frequency' command is executed.
10:47:06 INFO  : Context for 'APU' is selected.
10:47:06 INFO  : System reset is completed.
10:47:09 INFO  : 'after 3000' command is executed.
10:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:47:11 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
10:47:11 INFO  : Context for 'APU' is selected.
10:47:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
10:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:13 INFO  : Context for 'APU' is selected.
10:47:13 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
10:47:14 INFO  : 'ps7_init' command is executed.
10:47:14 INFO  : 'ps7_post_config' command is executed.
10:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:14 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:14 INFO  : 'con' command is executed.
10:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:47:14 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
11:13:09 INFO  : Disconnected from the channel tcfchan#2.
11:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:13:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:14 INFO  : 'jtag frequency' command is executed.
11:14:14 INFO  : Context for 'APU' is selected.
11:14:14 INFO  : System reset is completed.
11:14:17 INFO  : 'after 3000' command is executed.
11:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:14:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
11:14:20 INFO  : Context for 'APU' is selected.
11:14:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:24 INFO  : Context for 'APU' is selected.
11:14:24 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
11:14:24 INFO  : 'ps7_init' command is executed.
11:14:24 INFO  : 'ps7_post_config' command is executed.
11:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:25 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:25 INFO  : 'con' command is executed.
11:14:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:25 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
11:17:06 INFO  : Disconnected from the channel tcfchan#3.
11:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:07 INFO  : 'jtag frequency' command is executed.
11:17:07 INFO  : Context for 'APU' is selected.
11:17:07 INFO  : System reset is completed.
11:17:10 INFO  : 'after 3000' command is executed.
11:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:17:13 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
11:17:13 INFO  : Context for 'APU' is selected.
11:17:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:15 INFO  : Context for 'APU' is selected.
11:17:15 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
11:17:16 INFO  : 'ps7_init' command is executed.
11:17:16 INFO  : 'ps7_post_config' command is executed.
11:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:16 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:16 INFO  : 'con' command is executed.
11:17:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:17:16 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
11:18:00 INFO  : Checking for BSP changes to sync application flags for project 'I2C'...
11:18:36 INFO  : Disconnected from the channel tcfchan#4.
11:19:00 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
11:19:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
11:19:04 INFO  : XSCT server has started successfully.
11:19:04 INFO  : plnx-install-location is set to ''
11:19:04 INFO  : Platform repository initialization has completed.
11:19:04 INFO  : Registering command handlers for Vitis TCF services
11:19:04 INFO  : Successfully done setting XSCT server connection channel  
11:19:04 INFO  : Successfully done query RDI_DATADIR 
11:19:04 INFO  : Successfully done setting workspace for the tool. 
11:20:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:03 INFO  : 'jtag frequency' command is executed.
11:20:03 INFO  : Context for 'APU' is selected.
11:20:03 INFO  : System reset is completed.
11:20:06 INFO  : 'after 3000' command is executed.
11:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:20:09 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
11:20:09 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:10 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
11:20:11 INFO  : 'ps7_init' command is executed.
11:20:11 INFO  : 'ps7_post_config' command is executed.
11:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:11 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:11 INFO  : 'con' command is executed.
11:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:11 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
11:20:43 INFO  : Disconnected from the channel tcfchan#1.
11:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:20:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:03 INFO  : 'jtag frequency' command is executed.
11:21:03 INFO  : Context for 'APU' is selected.
11:21:03 INFO  : System reset is completed.
11:21:06 INFO  : 'after 3000' command is executed.
11:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:21:08 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
11:21:08 INFO  : Context for 'APU' is selected.
11:21:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:21:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:11 INFO  : Context for 'APU' is selected.
11:21:11 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
11:21:12 INFO  : 'ps7_init' command is executed.
11:21:12 INFO  : 'ps7_post_config' command is executed.
11:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:12 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:12 INFO  : 'con' command is executed.
11:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:12 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
11:22:55 INFO  : Disconnected from the channel tcfchan#2.
11:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:56 INFO  : 'jtag frequency' command is executed.
11:22:56 INFO  : Context for 'APU' is selected.
11:22:56 INFO  : System reset is completed.
11:22:59 INFO  : 'after 3000' command is executed.
11:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:23:01 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:23:01 INFO  : Context for 'APU' is selected.
11:23:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:04 INFO  : Context for 'APU' is selected.
11:23:04 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:23:04 INFO  : 'ps7_init' command is executed.
11:23:04 INFO  : 'ps7_post_config' command is executed.
11:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:05 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:05 INFO  : 'con' command is executed.
11:23:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:05 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:28:05 INFO  : Disconnected from the channel tcfchan#3.
11:32:30 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
11:32:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
11:32:34 INFO  : XSCT server has started successfully.
11:32:34 INFO  : Successfully done setting XSCT server connection channel  
11:32:34 INFO  : plnx-install-location is set to ''
11:32:34 INFO  : Successfully done setting workspace for the tool. 
11:32:34 INFO  : Platform repository initialization has completed.
11:32:34 INFO  : Successfully done query RDI_DATADIR 
11:32:34 INFO  : Registering command handlers for Vitis TCF services
11:33:26 INFO  : Result from executing command 'getProjects': FinalFinalCar
11:33:26 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
11:33:27 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:34 INFO  : 'jtag frequency' command is executed.
11:33:34 INFO  : Context for 'APU' is selected.
11:33:34 INFO  : System reset is completed.
11:33:37 INFO  : 'after 3000' command is executed.
11:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:33:39 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:33:39 INFO  : Context for 'APU' is selected.
11:33:40 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:40 INFO  : Context for 'APU' is selected.
11:33:40 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:33:40 INFO  : 'ps7_init' command is executed.
11:33:40 INFO  : 'ps7_post_config' command is executed.
11:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:40 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:41 INFO  : 'con' command is executed.
11:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:41 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:36:05 INFO  : Disconnected from the channel tcfchan#2.
11:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:36:06 INFO  : 'jtag frequency' command is executed.
11:36:06 INFO  : Context for 'APU' is selected.
11:36:06 INFO  : System reset is completed.
11:36:09 INFO  : 'after 3000' command is executed.
11:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:36:12 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:36:12 INFO  : Context for 'APU' is selected.
11:36:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:12 INFO  : Context for 'APU' is selected.
11:36:12 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:36:12 INFO  : 'ps7_init' command is executed.
11:36:12 INFO  : 'ps7_post_config' command is executed.
11:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:12 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:13 INFO  : 'con' command is executed.
11:36:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:13 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:36:41 INFO  : Disconnected from the channel tcfchan#3.
11:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:36:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:49 INFO  : 'jtag frequency' command is executed.
11:37:49 INFO  : Context for 'APU' is selected.
11:37:49 INFO  : System reset is completed.
11:37:52 INFO  : 'after 3000' command is executed.
11:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:37:55 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:37:55 INFO  : Context for 'APU' is selected.
11:37:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:55 INFO  : Context for 'APU' is selected.
11:37:55 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:37:55 INFO  : 'ps7_init' command is executed.
11:37:55 INFO  : 'ps7_post_config' command is executed.
11:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:55 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:55 INFO  : 'con' command is executed.
11:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:55 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:38:45 INFO  : Disconnected from the channel tcfchan#4.
11:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:48 INFO  : 'jtag frequency' command is executed.
11:38:48 INFO  : Context for 'APU' is selected.
11:38:48 INFO  : System reset is completed.
11:38:51 INFO  : 'after 3000' command is executed.
11:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:38:53 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:38:53 INFO  : Context for 'APU' is selected.
11:38:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:53 INFO  : Context for 'APU' is selected.
11:38:53 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:38:54 INFO  : 'ps7_init' command is executed.
11:38:54 INFO  : 'ps7_post_config' command is executed.
11:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:54 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:54 INFO  : 'con' command is executed.
11:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:54 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:41:08 INFO  : Disconnected from the channel tcfchan#5.
11:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:41:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:28 INFO  : 'jtag frequency' command is executed.
11:41:28 INFO  : Context for 'APU' is selected.
11:41:28 INFO  : System reset is completed.
11:41:31 INFO  : 'after 3000' command is executed.
11:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:41:33 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:41:33 INFO  : Context for 'APU' is selected.
11:41:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:33 INFO  : Context for 'APU' is selected.
11:41:33 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:41:34 INFO  : 'ps7_init' command is executed.
11:41:34 INFO  : 'ps7_post_config' command is executed.
11:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:35 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:35 INFO  : 'con' command is executed.
11:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:35 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:41:43 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:41:52 INFO  : Disconnected from the channel tcfchan#6.
11:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:42:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:11 INFO  : 'jtag frequency' command is executed.
11:42:11 INFO  : Context for 'APU' is selected.
11:42:11 INFO  : System reset is completed.
11:42:14 INFO  : 'after 3000' command is executed.
11:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:42:16 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:42:16 INFO  : Context for 'APU' is selected.
11:42:16 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:16 INFO  : Context for 'APU' is selected.
11:42:16 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:42:17 INFO  : 'ps7_init' command is executed.
11:42:17 INFO  : 'ps7_post_config' command is executed.
11:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:17 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:17 INFO  : 'con' command is executed.
11:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:17 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:44:17 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:44:27 INFO  : Disconnected from the channel tcfchan#7.
11:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:44:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:44:45 INFO  : 'jtag frequency' command is executed.
11:44:45 INFO  : Context for 'APU' is selected.
11:44:45 INFO  : System reset is completed.
11:44:48 INFO  : 'after 3000' command is executed.
11:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:44:50 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:44:50 INFO  : Context for 'APU' is selected.
11:44:50 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:50 INFO  : Context for 'APU' is selected.
11:44:50 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:44:51 INFO  : 'ps7_init' command is executed.
11:44:51 INFO  : 'ps7_post_config' command is executed.
11:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:51 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:51 INFO  : 'con' command is executed.
11:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:51 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:46:02 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:46:19 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:46:50 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:47:02 INFO  : Disconnected from the channel tcfchan#8.
11:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:47:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:18 INFO  : 'jtag frequency' command is executed.
11:47:18 INFO  : Context for 'APU' is selected.
11:47:18 INFO  : System reset is completed.
11:47:21 INFO  : 'after 3000' command is executed.
11:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:47:24 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:47:24 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:24 INFO  : Context for 'APU' is selected.
11:47:24 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:47:24 INFO  : 'ps7_init' command is executed.
11:47:24 INFO  : 'ps7_post_config' command is executed.
11:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:25 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:25 INFO  : 'con' command is executed.
11:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:25 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:48:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:48:37 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:48:43 INFO  : Disconnected from the channel tcfchan#9.
11:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:44 INFO  : 'jtag frequency' command is executed.
11:48:44 INFO  : Context for 'APU' is selected.
11:48:44 INFO  : System reset is completed.
11:48:47 INFO  : 'after 3000' command is executed.
11:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:48:50 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:48:50 INFO  : Context for 'APU' is selected.
11:48:50 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:48:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:50 INFO  : Context for 'APU' is selected.
11:48:50 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:48:50 INFO  : 'ps7_init' command is executed.
11:48:50 INFO  : 'ps7_post_config' command is executed.
11:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:51 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:51 INFO  : 'con' command is executed.
11:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:51 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:49:59 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:50:07 INFO  : Disconnected from the channel tcfchan#10.
11:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:08 INFO  : 'jtag frequency' command is executed.
11:50:08 INFO  : Context for 'APU' is selected.
11:50:08 INFO  : System reset is completed.
11:50:11 INFO  : 'after 3000' command is executed.
11:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:50:14 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:50:14 INFO  : Context for 'APU' is selected.
11:50:14 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:14 INFO  : Context for 'APU' is selected.
11:50:14 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:50:14 INFO  : 'ps7_init' command is executed.
11:50:14 INFO  : 'ps7_post_config' command is executed.
11:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:14 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:15 INFO  : 'con' command is executed.
11:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:15 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:56:22 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:56:32 INFO  : Disconnected from the channel tcfchan#11.
11:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:34 INFO  : 'jtag frequency' command is executed.
11:56:34 INFO  : Context for 'APU' is selected.
11:56:34 INFO  : System reset is completed.
11:56:37 INFO  : 'after 3000' command is executed.
11:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:56:39 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit"
11:56:39 INFO  : Context for 'APU' is selected.
11:56:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:39 INFO  : Context for 'APU' is selected.
11:56:39 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl' is done.
11:56:40 INFO  : 'ps7_init' command is executed.
11:56:40 INFO  : 'ps7_post_config' command is executed.
11:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:40 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/I2C/Debug/I2C.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:40 INFO  : 'con' command is executed.
11:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:56:40 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\I2C_system\_ide\scripts\debugger_i2c-default.tcl'
11:56:53 INFO  : Disconnected from the channel tcfchan#12.
11:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:55 INFO  : 'jtag frequency' command is executed.
11:56:55 INFO  : Context for 'APU' is selected.
11:56:55 INFO  : System reset is completed.
11:56:58 INFO  : 'after 3000' command is executed.
11:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:57:00 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:57:00 INFO  : Context for 'APU' is selected.
11:57:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:00 INFO  : Context for 'APU' is selected.
11:57:00 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:57:01 INFO  : 'ps7_init' command is executed.
11:57:01 INFO  : 'ps7_post_config' command is executed.
11:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:01 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:01 INFO  : 'con' command is executed.
11:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:01 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:58:09 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:58:22 INFO  : Disconnected from the channel tcfchan#13.
11:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:23 INFO  : 'jtag frequency' command is executed.
11:58:23 INFO  : Context for 'APU' is selected.
11:58:23 INFO  : System reset is completed.
11:58:26 INFO  : 'after 3000' command is executed.
11:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:58:28 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:58:28 INFO  : Context for 'APU' is selected.
11:58:28 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:28 INFO  : Context for 'APU' is selected.
11:58:28 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:58:29 INFO  : 'ps7_init' command is executed.
11:58:29 INFO  : 'ps7_post_config' command is executed.
11:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:29 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:29 INFO  : 'con' command is executed.
11:58:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:58:29 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
11:59:11 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
11:59:20 INFO  : Disconnected from the channel tcfchan#14.
11:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:22 INFO  : 'jtag frequency' command is executed.
11:59:22 INFO  : Context for 'APU' is selected.
11:59:22 INFO  : System reset is completed.
11:59:25 INFO  : 'after 3000' command is executed.
11:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:59:27 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
11:59:27 INFO  : Context for 'APU' is selected.
11:59:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
11:59:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:27 INFO  : Context for 'APU' is selected.
11:59:27 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
11:59:27 INFO  : 'ps7_init' command is executed.
11:59:28 INFO  : 'ps7_post_config' command is executed.
11:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:28 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:28 INFO  : 'con' command is executed.
11:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:28 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
12:06:00 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
12:06:07 INFO  : Disconnected from the channel tcfchan#15.
12:06:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:09 INFO  : 'jtag frequency' command is executed.
12:06:09 INFO  : Context for 'APU' is selected.
12:06:09 INFO  : System reset is completed.
12:06:12 INFO  : 'after 3000' command is executed.
12:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:06:14 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
12:06:14 INFO  : Context for 'APU' is selected.
12:06:14 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
12:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:14 INFO  : Context for 'APU' is selected.
12:06:14 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
12:06:15 INFO  : 'ps7_init' command is executed.
12:06:15 INFO  : 'ps7_post_config' command is executed.
12:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:15 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:15 INFO  : 'con' command is executed.
12:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:15 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
12:06:42 INFO  : Disconnected from the channel tcfchan#16.
12:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:43 INFO  : 'jtag frequency' command is executed.
12:06:43 INFO  : Context for 'APU' is selected.
12:06:43 INFO  : System reset is completed.
12:06:46 INFO  : 'after 3000' command is executed.
12:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:06:48 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
12:06:48 INFO  : Context for 'APU' is selected.
12:06:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
12:06:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:48 INFO  : Context for 'APU' is selected.
12:06:48 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
12:06:49 INFO  : 'ps7_init' command is executed.
12:06:49 INFO  : 'ps7_post_config' command is executed.
12:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:50 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:50 INFO  : 'con' command is executed.
12:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:50 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
12:07:14 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
12:07:22 INFO  : Disconnected from the channel tcfchan#17.
12:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:23 INFO  : 'jtag frequency' command is executed.
12:07:23 INFO  : Context for 'APU' is selected.
12:07:23 INFO  : System reset is completed.
12:07:26 INFO  : 'after 3000' command is executed.
12:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:07:29 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
12:07:29 INFO  : Context for 'APU' is selected.
12:07:29 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
12:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:29 INFO  : Context for 'APU' is selected.
12:07:29 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
12:07:29 INFO  : 'ps7_init' command is executed.
12:07:29 INFO  : 'ps7_post_config' command is executed.
12:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:30 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:30 INFO  : 'con' command is executed.
12:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:30 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
12:07:53 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
12:08:02 INFO  : Disconnected from the channel tcfchan#18.
12:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:04 INFO  : 'jtag frequency' command is executed.
12:08:04 INFO  : Context for 'APU' is selected.
12:08:04 INFO  : System reset is completed.
12:08:07 INFO  : 'after 3000' command is executed.
12:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:08:09 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
12:08:09 INFO  : Context for 'APU' is selected.
12:08:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
12:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:09 INFO  : Context for 'APU' is selected.
12:08:09 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
12:08:09 INFO  : 'ps7_init' command is executed.
12:08:10 INFO  : 'ps7_post_config' command is executed.
12:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:10 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:10 INFO  : 'con' command is executed.
12:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:10 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
12:08:35 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
12:08:44 INFO  : Disconnected from the channel tcfchan#19.
12:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:45 INFO  : 'jtag frequency' command is executed.
12:08:45 INFO  : Context for 'APU' is selected.
12:08:45 INFO  : System reset is completed.
12:08:48 INFO  : 'after 3000' command is executed.
12:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:08:51 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
12:08:51 INFO  : Context for 'APU' is selected.
12:08:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
12:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:51 INFO  : Context for 'APU' is selected.
12:08:51 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
12:08:51 INFO  : 'ps7_init' command is executed.
12:08:51 INFO  : 'ps7_post_config' command is executed.
12:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:52 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:52 INFO  : 'con' command is executed.
12:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:52 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
12:53:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
12:59:59 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/IDE.log'.
13:00:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
13:00:06 INFO  : Platform repository initialization has completed.
13:00:06 INFO  : XSCT server has started successfully.
13:00:07 INFO  : Registering command handlers for Vitis TCF services
13:00:13 INFO  : plnx-install-location is set to ''
13:00:13 INFO  : Successfully done setting XSCT server connection channel  
13:00:13 INFO  : Successfully done query RDI_DATADIR 
13:00:13 INFO  : Successfully done setting workspace for the tool. 
13:01:25 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:47 INFO  : 'jtag frequency' command is executed.
13:01:48 INFO  : Context for 'APU' is selected.
13:01:48 INFO  : System reset is completed.
13:01:51 INFO  : 'after 3000' command is executed.
13:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:01:53 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:01:53 INFO  : Context for 'APU' is selected.
13:01:54 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:54 INFO  : Context for 'APU' is selected.
13:01:54 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:01:55 INFO  : 'ps7_init' command is executed.
13:01:55 INFO  : 'ps7_post_config' command is executed.
13:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:55 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:55 INFO  : 'con' command is executed.
13:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:55 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:04:11 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:04:18 INFO  : Disconnected from the channel tcfchan#1.
13:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:20 INFO  : 'jtag frequency' command is executed.
13:04:20 INFO  : Context for 'APU' is selected.
13:04:20 INFO  : System reset is completed.
13:04:23 INFO  : 'after 3000' command is executed.
13:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:04:25 ERROR : 'fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit' is cancelled.
13:04:25 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit' is cancelled.
13:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:04:25 ERROR : 'fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit' is cancelled.
13:04:32 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:43 INFO  : 'jtag frequency' command is executed.
13:04:43 INFO  : Context for 'APU' is selected.
13:04:43 INFO  : System reset is completed.
13:04:46 INFO  : 'after 3000' command is executed.
13:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:04:49 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:04:49 INFO  : Context for 'APU' is selected.
13:04:49 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:49 INFO  : Context for 'APU' is selected.
13:04:49 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:04:50 INFO  : 'ps7_init' command is executed.
13:04:50 INFO  : 'ps7_post_config' command is executed.
13:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:50 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:50 INFO  : 'con' command is executed.
13:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:50 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:20:30 INFO  : Disconnected from the channel tcfchan#2.
13:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:31 INFO  : 'jtag frequency' command is executed.
13:20:31 INFO  : Context for 'APU' is selected.
13:20:31 INFO  : System reset is completed.
13:20:34 INFO  : 'after 3000' command is executed.
13:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:20:36 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:20:36 INFO  : Context for 'APU' is selected.
13:20:42 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:42 INFO  : Context for 'APU' is selected.
13:20:42 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:20:43 INFO  : 'ps7_init' command is executed.
13:20:54 INFO  : 'ps7_post_config' command is executed.
13:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:54 INFO  : Result from executing command 'getProjects': FinalFinalCar
13:20:55 INFO  : Result from executing command 'getPlatforms': FinalFinalCar|C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/FinalFinalCar.xpfm
13:20:55 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:55 INFO  : 'con' command is executed.
13:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:55 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:20:56 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:24:39 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:24:47 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:37:27 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:37:34 INFO  : Disconnected from the channel tcfchan#3.
13:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:37:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:38:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:38:33 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:47 INFO  : 'jtag frequency' command is executed.
13:38:47 INFO  : Context for 'APU' is selected.
13:38:47 INFO  : System reset is completed.
13:38:50 INFO  : 'after 3000' command is executed.
13:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:38:53 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:38:53 INFO  : Context for 'APU' is selected.
13:38:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:53 INFO  : Context for 'APU' is selected.
13:38:53 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:38:54 INFO  : 'ps7_init' command is executed.
13:38:54 INFO  : 'ps7_post_config' command is executed.
13:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:54 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:55 INFO  : 'con' command is executed.
13:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:55 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:41:56 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:42:07 INFO  : Disconnected from the channel tcfchan#5.
13:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:08 INFO  : 'jtag frequency' command is executed.
13:42:08 INFO  : Context for 'APU' is selected.
13:42:08 INFO  : System reset is completed.
13:42:11 INFO  : 'after 3000' command is executed.
13:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:42:14 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:42:14 INFO  : Context for 'APU' is selected.
13:42:14 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:14 INFO  : Context for 'APU' is selected.
13:42:14 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:42:15 INFO  : 'ps7_init' command is executed.
13:42:15 INFO  : 'ps7_post_config' command is executed.
13:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:15 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:15 INFO  : 'con' command is executed.
13:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:15 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:47:08 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:47:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:47:59 INFO  : Disconnected from the channel tcfchan#6.
13:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:48:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:14 INFO  : 'jtag frequency' command is executed.
13:48:14 INFO  : Context for 'APU' is selected.
13:48:14 INFO  : System reset is completed.
13:48:17 INFO  : 'after 3000' command is executed.
13:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:48:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:48:20 INFO  : Context for 'APU' is selected.
13:48:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:20 INFO  : Context for 'APU' is selected.
13:48:20 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:48:21 INFO  : 'ps7_init' command is executed.
13:48:21 INFO  : 'ps7_post_config' command is executed.
13:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:21 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:21 INFO  : 'con' command is executed.
13:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:21 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:54:31 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:54:41 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:54:56 INFO  : Disconnected from the channel tcfchan#7.
13:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:55:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:15 INFO  : 'jtag frequency' command is executed.
13:55:15 INFO  : Context for 'APU' is selected.
13:55:15 INFO  : System reset is completed.
13:55:18 INFO  : 'after 3000' command is executed.
13:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:55:20 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:55:20 INFO  : Context for 'APU' is selected.
13:55:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:20 INFO  : Context for 'APU' is selected.
13:55:20 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:55:21 INFO  : 'ps7_init' command is executed.
13:55:21 INFO  : 'ps7_post_config' command is executed.
13:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:21 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:21 INFO  : 'con' command is executed.
13:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:21 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
13:57:16 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
13:57:27 INFO  : Disconnected from the channel tcfchan#8.
13:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:28 INFO  : 'jtag frequency' command is executed.
13:57:28 INFO  : Context for 'APU' is selected.
13:57:28 INFO  : System reset is completed.
13:57:31 INFO  : 'after 3000' command is executed.
13:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:57:34 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
13:57:34 INFO  : Context for 'APU' is selected.
13:57:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
13:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:34 INFO  : Context for 'APU' is selected.
13:57:34 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
13:57:34 INFO  : 'ps7_init' command is executed.
13:57:34 INFO  : 'ps7_post_config' command is executed.
13:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:35 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:35 INFO  : 'con' command is executed.
13:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:35 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
14:03:36 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
14:03:53 INFO  : Disconnected from the channel tcfchan#9.
14:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:04:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:17 INFO  : 'jtag frequency' command is executed.
14:04:17 INFO  : Context for 'APU' is selected.
14:04:17 INFO  : System reset is completed.
14:04:20 INFO  : 'after 3000' command is executed.
14:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:04:22 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
14:04:22 INFO  : Context for 'APU' is selected.
14:04:22 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
14:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:22 INFO  : Context for 'APU' is selected.
14:04:22 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
14:04:23 INFO  : 'ps7_init' command is executed.
14:04:23 INFO  : 'ps7_post_config' command is executed.
14:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:23 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:23 INFO  : 'con' command is executed.
14:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:23 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
14:08:24 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
14:08:34 INFO  : Disconnected from the channel tcfchan#10.
14:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:35 INFO  : 'jtag frequency' command is executed.
14:08:35 INFO  : Context for 'APU' is selected.
14:08:35 INFO  : System reset is completed.
14:08:38 INFO  : 'after 3000' command is executed.
14:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:08:41 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
14:08:41 INFO  : Context for 'APU' is selected.
14:08:41 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
14:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:41 INFO  : Context for 'APU' is selected.
14:08:41 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
14:08:41 INFO  : 'ps7_init' command is executed.
14:08:41 INFO  : 'ps7_post_config' command is executed.
14:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:42 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:42 INFO  : 'con' command is executed.
14:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:42 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
14:09:51 INFO  : Checking for BSP changes to sync application flags for project 'car_test'...
14:09:54 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
14:10:01 INFO  : Disconnected from the channel tcfchan#11.
14:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:04 INFO  : 'jtag frequency' command is executed.
14:10:04 INFO  : Context for 'APU' is selected.
14:10:04 INFO  : System reset is completed.
14:10:07 INFO  : 'after 3000' command is executed.
14:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:10:10 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
14:10:10 INFO  : Context for 'APU' is selected.
14:10:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
14:10:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:10 INFO  : Context for 'APU' is selected.
14:10:10 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
14:10:10 INFO  : 'ps7_init' command is executed.
14:10:10 INFO  : 'ps7_post_config' command is executed.
14:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:11 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:11 INFO  : 'con' command is executed.
14:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:11 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
14:10:52 INFO  : Checking for BSP changes to sync application flags for project 'Roomba'...
14:11:08 INFO  : Disconnected from the channel tcfchan#12.
14:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:11:09 INFO  : 'jtag frequency' command is executed.
14:11:09 INFO  : Context for 'APU' is selected.
14:11:09 INFO  : System reset is completed.
14:11:12 INFO  : 'after 3000' command is executed.
14:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:11:14 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit"
14:11:15 INFO  : Context for 'APU' is selected.
14:11:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa'.
14:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:15 INFO  : Context for 'APU' is selected.
14:11:15 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl' is done.
14:11:15 INFO  : 'ps7_init' command is executed.
14:11:15 INFO  : 'ps7_post_config' command is executed.
14:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:15 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/FinalFinalCar/export/FinalFinalCar/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/vitis/Roomba/Release/Roomba.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:15 INFO  : 'con' command is executed.
14:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:11:15 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\vitis\Roomba_system\_ide\scripts\debugger_roomba-default_1.tcl'
14:18:26 INFO  : Disconnected from the channel tcfchan#13.
