// Seed: 4196586445
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input integer id_9,
    input id_10
);
  initial id_2 = id_8;
  assign id_0 = 1'h0;
endmodule
`define pp_11 0
