`begin_keywords "1800-2017"
`line 1 "../../rtl/pipeline_registers/Fetch_Decode_Register.v" 1
module Fetch_Decode_Register
(
	input	logic 	clk,
	input	logic	enable,  
	input 	logic	clear,
	input	logic	reset,

`line 8 "../../rtl/pipeline_registers/Fetch_Decode_Register.v" 0
	input	logic	HALT_fetch,
	output	logic	HALT_decode,
	
	input	logic [31:0]	instruction_fetch,
	input	logic [31:0]	program_counter_plus_four_fetch,
	
	output	logic [31:0]	instruction_decode,
	output	logic [31:0]	program_counter_plus_four_decode

`line 17 "../../rtl/pipeline_registers/Fetch_Decode_Register.v" 0
);

`line 19 "../../rtl/pipeline_registers/Fetch_Decode_Register.v" 0
	always_ff @(posedge clk, posedge reset) begin
		if(reset) begin
			instruction_decode <= 0;
			program_counter_plus_four_decode <= {32{1'b0}};
			HALT_decode <= 0;
		end
		else if(!enable) begin
			if(clear) begin
				instruction_decode <= 0;
				program_counter_plus_four_decode <= {32{1'b0}};
				HALT_decode <= 0;
			end else begin
				instruction_decode <= instruction_fetch;
				program_counter_plus_four_decode <= program_counter_plus_four_fetch;
				HALT_decode <= HALT_fetch;
			end
		end
		
	end
	
	
endmodule
`line 41 "../../rtl/pipeline_registers/Fetch_Decode_Register.v" 2
