;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-21
	MOV -17, <-20
	DJN -1, @-20
	CMP 0, @0
	DJN -1, @-20
	SUB 0, @12
	CMP @127, 106
	CMP @127, 106
	SUB <0, @2
	SUB -7, <-120
	JMP <127, 106
	JMP <127, 106
	MOV @127, 806
	MOV -17, <-20
	CMP -7, <-25
	SUB @127, @106
	ADD 210, 31
	ADD -1, <-20
	SLT #12, @10
	JMN @12, #200
	JMZ <127, 106
	CMP 207, <-121
	MOV -17, <-20
	CMP 1, 5
	ADD -1, <-20
	SLT <0, @2
	SUB #72, @200
	JMP <127, 106
	MOV -7, <-25
	SUB 2, @0
	SUB #72, @250
	CMP -7, <-120
	DJN -1, @-20
	JMP 1, 40
	ADD -1, <-20
	SUB @121, 103
	MOV -7, <-25
	SUB @-127, 100
	CMP 1, 5
	SUB #72, @250
	MOV -1, <-21
	SUB 0, @12
	CMP @127, 106
	DJN -1, @-20
	JMP @72, #201
	DJN -1, @-20
	CMP @127, 106
	MOV -1, <-21
	SPL 0, <402
