
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116477                       # Number of seconds simulated
sim_ticks                                116476711505                       # Number of ticks simulated
final_tick                               1171307329584                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97544                       # Simulator instruction rate (inst/s)
host_op_rate                                   123215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3446695                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902480                       # Number of bytes of host memory used
host_seconds                                 33793.74                       # Real time elapsed on the host
sim_insts                                  3296391517                       # Number of instructions simulated
sim_ops                                    4163879608                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       750848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1776000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2043392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4574976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1552640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1552640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13875                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15964                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35742                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12130                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12130                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6446336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15247683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17543352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39278032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13330047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13330047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13330047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6446336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15247683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17543352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52608079                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139827986                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23423215                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19002671                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001441                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9680338                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9021064                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2523560                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92376                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102398493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128056956                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23423215                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11544624                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28210814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6521748                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2659327                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11960855                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137763411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109552597     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1987526      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648779      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3293988      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2101999      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1714440      1.24%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997594      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1040075      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13426413      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137763411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167514                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915818                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101358824                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4016462                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27845928                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47634                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4494555                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4050040                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155057094                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4494555                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102175543                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1050769                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1808020                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27058672                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175844                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153358041                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        221235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216886336                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714164271                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714164271                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45181767                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33813                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4230399                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14584220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83283                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610897                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150483070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139796424                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26426731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58132782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137763411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.014757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560340                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79211454     57.50%     57.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24092513     17.49%     74.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12671230      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7324221      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8108864      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3013947      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2666510      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512839      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161833      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137763411                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559290     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        118733     14.55%     83.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137851     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117727667     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978264      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12900377      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173210      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139796424                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999774                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815874                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418328632                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176943819                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136730727                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140612298                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271568                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3390785                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119258                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4494555                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         683261                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103900                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150516883                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14584220                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210300                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1116380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1122314                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238694                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137490505                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12390561                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2305919                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19563440                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19567040                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172879                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983283                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136856021                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136730727                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79810972                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224165276                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977850                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356036                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27387830                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026580                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133268856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.923917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694230                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82620403     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466421     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655394      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3956536      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4886163      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1706036      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1209124      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997209      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771570      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133268856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771570                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281014532                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305529232                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2064575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.398280                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.398280                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715164                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715164                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       619061796                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191392834                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144403621                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139827986                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22677375                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18691714                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1880585                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8793896                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8454046                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2377729                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85112                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    101822577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125166365                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22677375                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10831775                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26587670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6072616                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5082635                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11799380                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1531679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137656548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111068878     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2723220      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2328640      1.69%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2327930      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2210666      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1077682      0.78%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          752416      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1933704      1.40%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13233412      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137656548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162181                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.895145                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100707052                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6436505                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26246354                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109299                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4157335                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3638564                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6333                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151028816                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50108                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4157335                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101210937                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4076907                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1224452                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25837411                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1149503                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149637062                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          454                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        407894                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       603407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3507                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    209420572                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    697401418                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    697401418                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164776066                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44644487                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31876                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16182                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3754715                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14842617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7719013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       306882                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1702053                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145830483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136029135                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       101380                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24516579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56186723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137656548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585235                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81623535     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23152680     16.82%     76.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11660917      8.47%     84.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7626693      5.54%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6757481      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2651258      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2994084      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1095376      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        94524      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137656548                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         956848     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155539     12.15%     86.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       167408     13.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112378491     82.61%     82.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1962419      1.44%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15694      0.01%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14001873     10.29%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7670658      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136029135                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.972832                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1279795                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009408                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    411095985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170379602                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132022862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137308930                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       193568                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2893216                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       144634                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          580                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4157335                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3400985                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       266236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145862358                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1183430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14842617                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7719013                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16181                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        217663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12866                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1064270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2175362                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133721621                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13767437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2307506                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21436808                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18862048                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7669371                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.956329                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132028649                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132022862                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79645207                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216310504                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.944181                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368199                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97917453                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119875351                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25994489                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1902086                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133499213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.897948                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713819                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85437670     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22029534     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10569400      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4715554      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3699092      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1497741      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1529664      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1067166      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2953392      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133499213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97917453                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119875351                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19523771                       # Number of memory references committed
system.switch_cpus1.commit.loads             11949401                       # Number of loads committed
system.switch_cpus1.commit.membars              15694                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17209357                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107855374                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2363859                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2953392                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276415661                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295897414                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2171438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97917453                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119875351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97917453                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.428019                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.428019                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700271                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700271                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604133910                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182194522                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142513326                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31388                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139827986                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23270924                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18870851                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2015594                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9364169                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8928828                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2487989                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89532                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101451755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128117550                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23270924                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11416817                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27999087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6557451                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2863341                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11841437                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1628127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    136811034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.143633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.557556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       108811947     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2631968      1.92%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2018554      1.48%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4923943      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1110329      0.81%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1591421      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1201215      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          758288      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13763369     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    136811034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166425                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916251                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100266521                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4410229                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27568337                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110405                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4455537                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4003696                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154589305                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        75677                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4455537                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101115641                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1233834                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1747201                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26820139                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1438677                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153001318                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        18032                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        266067                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       598866                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       145885                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    214936346                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    712652198                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    712652198                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169555454                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45380871                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37458                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21033                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4946155                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14788940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7202229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122293                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1604592                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150265430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139505389                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187026                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27541159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59755905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    136811034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019694                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565761                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78387342     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24541185     17.94%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11478500      8.39%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8416426      6.15%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7474962      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2968651      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2940376      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       456169      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       147423      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    136811034                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         560158     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        115647     14.15%     82.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141400     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117083071     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097266      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16424      0.01%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13174633      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7133995      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139505389                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997693                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             817205                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    416826043                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177844451                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135996007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140322594                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       343810                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3629884                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       223225                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4455537                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         766947                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90003                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150302872                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       107101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14788940                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7202229                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21018                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         78554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1094419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1153012                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2247431                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136997595                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12662154                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2507794                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19794417                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19455344                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7132263                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.979758                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136174314                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135996007                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81592703                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226048331                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.972595                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360952                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99332091                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121989492                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28314551                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2019023                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    132355497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921681                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694333                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     82325761     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23406582     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10314094      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5404740      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4309081      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1547258      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1316483      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       982994      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2748504      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    132355497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99332091                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121989492                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18138060                       # Number of memory references committed
system.switch_cpus2.commit.loads             11159056                       # Number of loads committed
system.switch_cpus2.commit.membars              16424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17527591                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109916940                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2483544                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2748504                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           279911036                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305063836                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3016952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99332091                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121989492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99332091                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.407682                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.407682                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710388                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710388                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       617747036                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      189428891                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144580641                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32848                       # number of misc regfile writes
system.l2.replacements                          35744                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1881897                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68512                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.468137                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           733.044892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.949702                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2440.321232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.071152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5968.208962                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.997438                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5259.954620                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4661.591533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7945.394974                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5733.465494                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022371                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.074473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.182135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.160521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.142260                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.242474                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.174971                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32978                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        81302                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56579                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  170859                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52715                       # number of Writeback hits
system.l2.Writeback_hits::total                 52715                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32978                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        81302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56579                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170859                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32978                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        81302                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56579                       # number of overall hits
system.l2.overall_hits::total                  170859                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5866                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13875                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15964                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35742                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5866                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13875                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15964                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35742                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5866                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13875                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15964                       # number of overall misses
system.l2.overall_misses::total                 35742                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2327941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1210003967                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1696075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2862084601                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2289428                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3105887464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7184289476                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2327941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1210003967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1696075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2862084601                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2289428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3105887464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7184289476                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2327941                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1210003967                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1696075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2862084601                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2289428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3105887464                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7184289476                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              206601                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52715                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52715                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38844                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206601                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38844                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206601                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.145781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.220063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173000                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.145781                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.220063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173000                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.145781                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.220063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173000                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 166281.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206274.116434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169607.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 206276.367640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 176109.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 194555.716863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 201004.126126                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 166281.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206274.116434                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169607.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 206276.367640                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 176109.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 194555.716863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201004.126126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 166281.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206274.116434                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169607.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 206276.367640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 176109.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 194555.716863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201004.126126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12130                       # number of writebacks
system.l2.writebacks::total                     12130                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5866                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35742                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35742                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35742                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1510612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    868409128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1112964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2054341608                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1533031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2175757334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5102664677                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1510612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    868409128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1112964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2054341608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1533031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2175757334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5102664677                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1510612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    868409128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1112964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2054341608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1533031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2175757334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5102664677                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.145781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.220063                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173000                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.145781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.220063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.145781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.220063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173000                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 107900.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148041.106035                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111296.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 148060.656432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117925.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136291.489226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142763.826227                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 107900.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148041.106035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111296.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 148060.656432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 117925.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 136291.489226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142763.826227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 107900.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148041.106035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111296.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 148060.656432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 117925.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 136291.489226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142763.826227                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996527                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011968488                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185677.079914                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11960839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11960839                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11960839                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11960839                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11960839                       # number of overall hits
system.cpu0.icache.overall_hits::total       11960839                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2835772                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2835772                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2835772                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2835772                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2835772                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2835772                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11960855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11960855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11960855                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11960855                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11960855                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11960855                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 177235.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 177235.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 177235.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 177235.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 177235.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 177235.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2444141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2444141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2444141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2444141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2444141                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2444141                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 174581.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 174581.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 174581.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 174581.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 174581.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 174581.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38844                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168060054                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39100                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.211100                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608966                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391034                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904723                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095277                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9318177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9318177                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16375954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16375954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16375954                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16375954                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117623                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117623                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117623                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117623                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117623                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13019963485                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13019963485                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13019963485                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13019963485                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13019963485                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13019963485                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16493577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16493577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16493577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16493577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110692.326203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110692.326203                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110692.326203                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110692.326203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110692.326203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110692.326203                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10322                       # number of writebacks
system.cpu0.dcache.writebacks::total            10322                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78779                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78779                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78779                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38844                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3416181174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3416181174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3416181174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3416181174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3416181174                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3416181174                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87946.173772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87946.173772                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87946.173772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87946.173772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87946.173772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87946.173772                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.594879                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008835932                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834247.149091                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.594879                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015376                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.880761                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11799369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11799369                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11799369                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11799369                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11799369                       # number of overall hits
system.cpu1.icache.overall_hits::total       11799369                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2032431                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2032431                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2032431                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2032431                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2032431                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2032431                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11799380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11799380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11799380                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11799380                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11799380                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11799380                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 184766.454545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 184766.454545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 184766.454545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 184766.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 184766.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 184766.454545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1779075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1779075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1779075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1779075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1779075                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1779075                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177907.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177907.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177907.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177907.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177907.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177907.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95177                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190305672                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95433                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1994.128572                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.873704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.126296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917475                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082525                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10685541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10685541                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7542808                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7542808                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15694                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18228349                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18228349                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18228349                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18228349                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       396876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       396876                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           75                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       396951                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        396951                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       396951                       # number of overall misses
system.cpu1.dcache.overall_misses::total       396951                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38418947387                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38418947387                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7700620                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7700620                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38426648007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38426648007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38426648007                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38426648007                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11082417                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11082417                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7542883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7542883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15694                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15694                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18625300                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18625300                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18625300                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18625300                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035811                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035811                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021312                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021312                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021312                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96803.403045                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96803.403045                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102674.933333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102674.933333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96804.512413                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96804.512413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96804.512413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96804.512413                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21765                       # number of writebacks
system.cpu1.dcache.writebacks::total            21765                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       301699                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       301699                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       301774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       301774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       301774                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       301774                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95177                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95177                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95177                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8456547180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8456547180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8456547180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8456547180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8456547180                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8456547180                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88850.743142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88850.743142                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88850.743142                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88850.743142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88850.743142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88850.743142                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996546                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013962104                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044278.435484                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996546                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11841419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11841419                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11841419                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11841419                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11841419                       # number of overall hits
system.cpu2.icache.overall_hits::total       11841419                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3072691                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3072691                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3072691                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3072691                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3072691                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3072691                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11841437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11841437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11841437                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11841437                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11841437                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11841437                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 170705.055556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 170705.055556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 170705.055556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 170705.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 170705.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 170705.055556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2435899                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2435899                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2435899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2435899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2435899                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2435899                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187376.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 187376.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 187376.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 187376.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 187376.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 187376.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72543                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179799254                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72799                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2469.803898                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.456715                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.543285                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900222                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099778                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9533411                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9533411                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6946156                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6946156                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20820                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20820                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16479567                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16479567                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16479567                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16479567                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174453                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174453                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174453                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174453                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174453                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174453                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18902954627                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18902954627                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18902954627                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18902954627                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18902954627                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18902954627                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9707864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9707864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6946156                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6946156                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16654020                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16654020                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16654020                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16654020                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017970                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017970                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010475                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010475                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010475                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010475                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108355.572143                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108355.572143                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108355.572143                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108355.572143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108355.572143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108355.572143                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20628                       # number of writebacks
system.cpu2.dcache.writebacks::total            20628                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101910                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101910                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101910                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101910                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101910                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101910                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72543                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72543                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72543                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72543                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72543                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72543                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6956715181                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6956715181                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6956715181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6956715181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6956715181                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6956715181                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95897.814827                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95897.814827                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95897.814827                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95897.814827                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95897.814827                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95897.814827                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
