<DOC>
<DOCNO>
EP-0006753
</DOCNO>
<TEXT>
<DATE>
19800109
</DATE>
<IPC-CLASSIFICATIONS>
<main>G11C-11/40</main> G11C-5/06 G11C-11/414 G11C-11/415 G11C-11/411 H03K-3/288 H01L-27/02 H01L-27/102 H03K-3/00 
</IPC-CLASSIFICATIONS>
<TITLE>
semiconductor integrated circuit device.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited<sep>
</APPLICANT>
<INVENTOR>
ono chikai<sep>toyoda kazuhiro<sep>ono, chikai<sep>toyoda, kazuhiro<sep>ono, chikai322, seki, tama-kukawasaki-shi, kanagawa 214jp<sep>toyoda, kazuhiro39, sakuradai, midori-kuyokohama-shi, kanagawa 227jp<sep>ono, chikai<sep>toyoda, kazuhiro<sep>ono, chikai322, seki, tama-kukawasaki-shi, kanagawa 214jp<sep>toyoda, kazuhiro39, sakuradai, midori-kuyokohama-shi, kanagawa 227jp<sep>
</INVENTOR>
<ABSTRACT>
in a semiconductor integrated circuit device constitut­ ing a memory cell array which is formed by integrated in­ jection logic memory cells, the cells are arranged in matrix  form, bit lines (bo, b1) being connected to the memory  cells in the column direction and word lines (w+w-)  being connected to the memory cells in the row direction;  one word line (w-) is formed by a semiconductor bulk.   dummy cells (dc), which include a shunt circuit for shunt­ ing a write current of the memory cell and a hold circuit for  supplying a hold current to the memory cell are arranged in  each line of the memory array.  
</ABSTRACT>
</TEXT>
</DOC>
