
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcmk_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401960 <ferror@plt+0x60>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <memcpy@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 416000 <ferror@plt+0x14700>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15700>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15700>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <strtoul@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15700>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <strlen@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15700>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <fputs@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15700>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15700>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <dup@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15700>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <strtoimax@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15700>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <strtod@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <semget@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <getuid@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15700>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15700>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <getpid@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15700>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15700>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <open@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15700>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <getppid@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15700>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15700>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15700>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15700>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15700>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <gettimeofday@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <random@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <strdup@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <close@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <__gmon_start__@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <strtoumax@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <abort@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15700>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <textdomain@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15700>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <getopt_long@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15700>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <msgget@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15700>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <strcmp@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15700>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <warn@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15700>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__ctype_b_loc@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15700>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strtol@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15700>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <free@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15700>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <shmget@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15700>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <nanosleep@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <vasprintf@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <strndup@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <strspn@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <strchr@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <fcntl@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <fflush@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15700>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <warnx@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15700>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <read@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15700>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <jrand48@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15700>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <srandom@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15700>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <errx@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15700>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <getrandom@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15700>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <strcspn@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15700>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <printf@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15700>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__assert_fail@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15700>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <__errno_location@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <syscall@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <gettext@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <fprintf@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

00000000004018e0 <err@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4018e4:	ldr	x17, [x16, #480]
  4018e8:	add	x16, x16, #0x1e0
  4018ec:	br	x17

00000000004018f0 <setlocale@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15700>
  4018f4:	ldr	x17, [x16, #488]
  4018f8:	add	x16, x16, #0x1e8
  4018fc:	br	x17

0000000000401900 <ferror@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15700>
  401904:	ldr	x17, [x16, #496]
  401908:	add	x16, x16, #0x1f0
  40190c:	br	x17

Disassembly of section .text:

0000000000401910 <.text>:
  401910:	mov	x29, #0x0                   	// #0
  401914:	mov	x30, #0x0                   	// #0
  401918:	mov	x5, x0
  40191c:	ldr	x1, [sp]
  401920:	add	x2, sp, #0x8
  401924:	mov	x6, sp
  401928:	movz	x0, #0x0, lsl #48
  40192c:	movk	x0, #0x0, lsl #32
  401930:	movk	x0, #0x40, lsl #16
  401934:	movk	x0, #0x1e44
  401938:	movz	x3, #0x0, lsl #48
  40193c:	movk	x3, #0x0, lsl #32
  401940:	movk	x3, #0x40, lsl #16
  401944:	movk	x3, #0x5358
  401948:	movz	x4, #0x0, lsl #48
  40194c:	movk	x4, #0x0, lsl #32
  401950:	movk	x4, #0x40, lsl #16
  401954:	movk	x4, #0x53d8
  401958:	bl	401680 <__libc_start_main@plt>
  40195c:	bl	401700 <abort@plt>
  401960:	adrp	x0, 416000 <ferror@plt+0x14700>
  401964:	ldr	x0, [x0, #4064]
  401968:	cbz	x0, 401970 <ferror@plt+0x70>
  40196c:	b	4016e0 <__gmon_start__@plt>
  401970:	ret
  401974:	stp	x29, x30, [sp, #-32]!
  401978:	mov	x29, sp
  40197c:	adrp	x0, 417000 <ferror@plt+0x15700>
  401980:	add	x0, x0, #0x220
  401984:	str	x0, [sp, #24]
  401988:	ldr	x0, [sp, #24]
  40198c:	str	x0, [sp, #24]
  401990:	ldr	x1, [sp, #24]
  401994:	adrp	x0, 417000 <ferror@plt+0x15700>
  401998:	add	x0, x0, #0x220
  40199c:	cmp	x1, x0
  4019a0:	b.eq	4019dc <ferror@plt+0xdc>  // b.none
  4019a4:	adrp	x0, 405000 <ferror@plt+0x3700>
  4019a8:	add	x0, x0, #0x408
  4019ac:	ldr	x0, [x0]
  4019b0:	str	x0, [sp, #16]
  4019b4:	ldr	x0, [sp, #16]
  4019b8:	str	x0, [sp, #16]
  4019bc:	ldr	x0, [sp, #16]
  4019c0:	cmp	x0, #0x0
  4019c4:	b.eq	4019e0 <ferror@plt+0xe0>  // b.none
  4019c8:	ldr	x1, [sp, #16]
  4019cc:	adrp	x0, 417000 <ferror@plt+0x15700>
  4019d0:	add	x0, x0, #0x220
  4019d4:	blr	x1
  4019d8:	b	4019e0 <ferror@plt+0xe0>
  4019dc:	nop
  4019e0:	ldp	x29, x30, [sp], #32
  4019e4:	ret
  4019e8:	stp	x29, x30, [sp, #-48]!
  4019ec:	mov	x29, sp
  4019f0:	adrp	x0, 417000 <ferror@plt+0x15700>
  4019f4:	add	x0, x0, #0x220
  4019f8:	str	x0, [sp, #40]
  4019fc:	ldr	x0, [sp, #40]
  401a00:	str	x0, [sp, #40]
  401a04:	ldr	x1, [sp, #40]
  401a08:	adrp	x0, 417000 <ferror@plt+0x15700>
  401a0c:	add	x0, x0, #0x220
  401a10:	sub	x0, x1, x0
  401a14:	asr	x0, x0, #3
  401a18:	lsr	x1, x0, #63
  401a1c:	add	x0, x1, x0
  401a20:	asr	x0, x0, #1
  401a24:	str	x0, [sp, #32]
  401a28:	ldr	x0, [sp, #32]
  401a2c:	cmp	x0, #0x0
  401a30:	b.eq	401a70 <ferror@plt+0x170>  // b.none
  401a34:	adrp	x0, 405000 <ferror@plt+0x3700>
  401a38:	add	x0, x0, #0x410
  401a3c:	ldr	x0, [x0]
  401a40:	str	x0, [sp, #24]
  401a44:	ldr	x0, [sp, #24]
  401a48:	str	x0, [sp, #24]
  401a4c:	ldr	x0, [sp, #24]
  401a50:	cmp	x0, #0x0
  401a54:	b.eq	401a74 <ferror@plt+0x174>  // b.none
  401a58:	ldr	x2, [sp, #24]
  401a5c:	ldr	x1, [sp, #32]
  401a60:	adrp	x0, 417000 <ferror@plt+0x15700>
  401a64:	add	x0, x0, #0x220
  401a68:	blr	x2
  401a6c:	b	401a74 <ferror@plt+0x174>
  401a70:	nop
  401a74:	ldp	x29, x30, [sp], #48
  401a78:	ret
  401a7c:	stp	x29, x30, [sp, #-16]!
  401a80:	mov	x29, sp
  401a84:	adrp	x0, 417000 <ferror@plt+0x15700>
  401a88:	add	x0, x0, #0x240
  401a8c:	ldrb	w0, [x0]
  401a90:	and	x0, x0, #0xff
  401a94:	cmp	x0, #0x0
  401a98:	b.ne	401ab4 <ferror@plt+0x1b4>  // b.any
  401a9c:	bl	401974 <ferror@plt+0x74>
  401aa0:	adrp	x0, 417000 <ferror@plt+0x15700>
  401aa4:	add	x0, x0, #0x240
  401aa8:	mov	w1, #0x1                   	// #1
  401aac:	strb	w1, [x0]
  401ab0:	b	401ab8 <ferror@plt+0x1b8>
  401ab4:	nop
  401ab8:	ldp	x29, x30, [sp], #16
  401abc:	ret
  401ac0:	stp	x29, x30, [sp, #-16]!
  401ac4:	mov	x29, sp
  401ac8:	bl	4019e8 <ferror@plt+0xe8>
  401acc:	nop
  401ad0:	ldp	x29, x30, [sp], #16
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-48]!
  401adc:	mov	x29, sp
  401ae0:	str	x0, [sp, #24]
  401ae4:	bl	4018a0 <__errno_location@plt>
  401ae8:	str	wzr, [x0]
  401aec:	ldr	x0, [sp, #24]
  401af0:	bl	401900 <ferror@plt>
  401af4:	cmp	w0, #0x0
  401af8:	b.ne	401b54 <ferror@plt+0x254>  // b.any
  401afc:	ldr	x0, [sp, #24]
  401b00:	bl	401800 <fflush@plt>
  401b04:	cmp	w0, #0x0
  401b08:	b.ne	401b54 <ferror@plt+0x254>  // b.any
  401b0c:	ldr	x0, [sp, #24]
  401b10:	bl	401610 <fileno@plt>
  401b14:	str	w0, [sp, #44]
  401b18:	ldr	w0, [sp, #44]
  401b1c:	cmp	w0, #0x0
  401b20:	b.lt	401b5c <ferror@plt+0x25c>  // b.tstop
  401b24:	ldr	w0, [sp, #44]
  401b28:	bl	401580 <dup@plt>
  401b2c:	str	w0, [sp, #44]
  401b30:	ldr	w0, [sp, #44]
  401b34:	cmp	w0, #0x0
  401b38:	b.lt	401b5c <ferror@plt+0x25c>  // b.tstop
  401b3c:	ldr	w0, [sp, #44]
  401b40:	bl	4016d0 <close@plt>
  401b44:	cmp	w0, #0x0
  401b48:	b.ne	401b5c <ferror@plt+0x25c>  // b.any
  401b4c:	mov	w0, #0x0                   	// #0
  401b50:	b	401b7c <ferror@plt+0x27c>
  401b54:	nop
  401b58:	b	401b60 <ferror@plt+0x260>
  401b5c:	nop
  401b60:	bl	4018a0 <__errno_location@plt>
  401b64:	ldr	w0, [x0]
  401b68:	cmp	w0, #0x9
  401b6c:	b.ne	401b78 <ferror@plt+0x278>  // b.any
  401b70:	mov	w0, #0x0                   	// #0
  401b74:	b	401b7c <ferror@plt+0x27c>
  401b78:	mov	w0, #0xffffffff            	// #-1
  401b7c:	ldp	x29, x30, [sp], #48
  401b80:	ret
  401b84:	stp	x29, x30, [sp, #-16]!
  401b88:	mov	x29, sp
  401b8c:	adrp	x0, 417000 <ferror@plt+0x15700>
  401b90:	add	x0, x0, #0x230
  401b94:	ldr	x0, [x0]
  401b98:	bl	401ad8 <ferror@plt+0x1d8>
  401b9c:	cmp	w0, #0x0
  401ba0:	b.eq	401bf0 <ferror@plt+0x2f0>  // b.none
  401ba4:	bl	4018a0 <__errno_location@plt>
  401ba8:	ldr	w0, [x0]
  401bac:	cmp	w0, #0x20
  401bb0:	b.eq	401bf0 <ferror@plt+0x2f0>  // b.none
  401bb4:	bl	4018a0 <__errno_location@plt>
  401bb8:	ldr	w0, [x0]
  401bbc:	cmp	w0, #0x0
  401bc0:	b.eq	401bd8 <ferror@plt+0x2d8>  // b.none
  401bc4:	adrp	x0, 405000 <ferror@plt+0x3700>
  401bc8:	add	x0, x0, #0x418
  401bcc:	bl	4018c0 <gettext@plt>
  401bd0:	bl	401750 <warn@plt>
  401bd4:	b	401be8 <ferror@plt+0x2e8>
  401bd8:	adrp	x0, 405000 <ferror@plt+0x3700>
  401bdc:	add	x0, x0, #0x418
  401be0:	bl	4018c0 <gettext@plt>
  401be4:	bl	401810 <warnx@plt>
  401be8:	mov	w0, #0x1                   	// #1
  401bec:	bl	401530 <_exit@plt>
  401bf0:	adrp	x0, 417000 <ferror@plt+0x15700>
  401bf4:	add	x0, x0, #0x220
  401bf8:	ldr	x0, [x0]
  401bfc:	bl	401ad8 <ferror@plt+0x1d8>
  401c00:	cmp	w0, #0x0
  401c04:	b.eq	401c10 <ferror@plt+0x310>  // b.none
  401c08:	mov	w0, #0x1                   	// #1
  401c0c:	bl	401530 <_exit@plt>
  401c10:	nop
  401c14:	ldp	x29, x30, [sp], #16
  401c18:	ret
  401c1c:	stp	x29, x30, [sp, #-16]!
  401c20:	mov	x29, sp
  401c24:	adrp	x0, 401000 <memcpy@plt-0x520>
  401c28:	add	x0, x0, #0xb84
  401c2c:	bl	4053e0 <ferror@plt+0x3ae0>
  401c30:	nop
  401c34:	ldp	x29, x30, [sp], #16
  401c38:	ret
  401c3c:	stp	x29, x30, [sp, #-48]!
  401c40:	mov	x29, sp
  401c44:	str	x0, [sp, #24]
  401c48:	str	w1, [sp, #20]
  401c4c:	add	x0, sp, #0x2c
  401c50:	mov	x1, #0x4                   	// #4
  401c54:	bl	402488 <ferror@plt+0xb88>
  401c58:	ldr	w3, [sp, #44]
  401c5c:	ldr	w0, [sp, #20]
  401c60:	orr	w0, w0, #0x200
  401c64:	mov	w2, w0
  401c68:	ldr	x1, [sp, #24]
  401c6c:	mov	w0, w3
  401c70:	bl	401790 <shmget@plt>
  401c74:	ldp	x29, x30, [sp], #48
  401c78:	ret
  401c7c:	stp	x29, x30, [sp, #-48]!
  401c80:	mov	x29, sp
  401c84:	str	w0, [sp, #28]
  401c88:	add	x0, sp, #0x2c
  401c8c:	mov	x1, #0x4                   	// #4
  401c90:	bl	402488 <ferror@plt+0xb88>
  401c94:	ldr	w2, [sp, #44]
  401c98:	ldr	w0, [sp, #28]
  401c9c:	orr	w0, w0, #0x200
  401ca0:	mov	w1, w0
  401ca4:	mov	w0, w2
  401ca8:	bl	401730 <msgget@plt>
  401cac:	ldp	x29, x30, [sp], #48
  401cb0:	ret
  401cb4:	stp	x29, x30, [sp, #-48]!
  401cb8:	mov	x29, sp
  401cbc:	str	w0, [sp, #28]
  401cc0:	str	w1, [sp, #24]
  401cc4:	add	x0, sp, #0x2c
  401cc8:	mov	x1, #0x4                   	// #4
  401ccc:	bl	402488 <ferror@plt+0xb88>
  401cd0:	ldr	w3, [sp, #44]
  401cd4:	ldr	w0, [sp, #24]
  401cd8:	orr	w0, w0, #0x200
  401cdc:	mov	w2, w0
  401ce0:	ldr	w1, [sp, #28]
  401ce4:	mov	w0, w3
  401ce8:	bl	4015b0 <semget@plt>
  401cec:	ldp	x29, x30, [sp], #48
  401cf0:	ret
  401cf4:	stp	x29, x30, [sp, #-48]!
  401cf8:	mov	x29, sp
  401cfc:	str	x19, [sp, #16]
  401d00:	adrp	x0, 417000 <ferror@plt+0x15700>
  401d04:	add	x0, x0, #0x230
  401d08:	ldr	x0, [x0]
  401d0c:	str	x0, [sp, #40]
  401d10:	adrp	x0, 405000 <ferror@plt+0x3700>
  401d14:	add	x0, x0, #0x428
  401d18:	bl	4018c0 <gettext@plt>
  401d1c:	ldr	x1, [sp, #40]
  401d20:	bl	401560 <fputs@plt>
  401d24:	adrp	x0, 405000 <ferror@plt+0x3700>
  401d28:	add	x0, x0, #0x438
  401d2c:	bl	4018c0 <gettext@plt>
  401d30:	mov	x1, x0
  401d34:	adrp	x0, 417000 <ferror@plt+0x15700>
  401d38:	add	x0, x0, #0x238
  401d3c:	ldr	x0, [x0]
  401d40:	mov	x2, x0
  401d44:	ldr	x0, [sp, #40]
  401d48:	bl	4018d0 <fprintf@plt>
  401d4c:	ldr	x1, [sp, #40]
  401d50:	mov	w0, #0xa                   	// #10
  401d54:	bl	4015e0 <fputc@plt>
  401d58:	adrp	x0, 405000 <ferror@plt+0x3700>
  401d5c:	add	x0, x0, #0x448
  401d60:	bl	4018c0 <gettext@plt>
  401d64:	ldr	x1, [sp, #40]
  401d68:	bl	401560 <fputs@plt>
  401d6c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401d70:	add	x0, x0, #0x468
  401d74:	bl	4018c0 <gettext@plt>
  401d78:	ldr	x1, [sp, #40]
  401d7c:	bl	401560 <fputs@plt>
  401d80:	adrp	x0, 405000 <ferror@plt+0x3700>
  401d84:	add	x0, x0, #0x478
  401d88:	bl	4018c0 <gettext@plt>
  401d8c:	ldr	x1, [sp, #40]
  401d90:	bl	401560 <fputs@plt>
  401d94:	adrp	x0, 405000 <ferror@plt+0x3700>
  401d98:	add	x0, x0, #0x4c0
  401d9c:	bl	4018c0 <gettext@plt>
  401da0:	ldr	x1, [sp, #40]
  401da4:	bl	401560 <fputs@plt>
  401da8:	adrp	x0, 405000 <ferror@plt+0x3700>
  401dac:	add	x0, x0, #0x510
  401db0:	bl	4018c0 <gettext@plt>
  401db4:	ldr	x1, [sp, #40]
  401db8:	bl	401560 <fputs@plt>
  401dbc:	adrp	x0, 405000 <ferror@plt+0x3700>
  401dc0:	add	x0, x0, #0x540
  401dc4:	bl	4018c0 <gettext@plt>
  401dc8:	ldr	x1, [sp, #40]
  401dcc:	bl	401560 <fputs@plt>
  401dd0:	ldr	x1, [sp, #40]
  401dd4:	mov	w0, #0xa                   	// #10
  401dd8:	bl	4015e0 <fputc@plt>
  401ddc:	adrp	x0, 405000 <ferror@plt+0x3700>
  401de0:	add	x0, x0, #0x590
  401de4:	bl	4018c0 <gettext@plt>
  401de8:	mov	x19, x0
  401dec:	adrp	x0, 405000 <ferror@plt+0x3700>
  401df0:	add	x0, x0, #0x5a8
  401df4:	bl	4018c0 <gettext@plt>
  401df8:	mov	x4, x0
  401dfc:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e00:	add	x3, x0, #0x5b8
  401e04:	mov	x2, x19
  401e08:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e0c:	add	x1, x0, #0x5c8
  401e10:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e14:	add	x0, x0, #0x5d8
  401e18:	bl	401880 <printf@plt>
  401e1c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e20:	add	x0, x0, #0x5f0
  401e24:	bl	4018c0 <gettext@plt>
  401e28:	mov	x2, x0
  401e2c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e30:	add	x1, x0, #0x610
  401e34:	mov	x0, x2
  401e38:	bl	401880 <printf@plt>
  401e3c:	mov	w0, #0x0                   	// #0
  401e40:	bl	401570 <exit@plt>
  401e44:	stp	x29, x30, [sp, #-96]!
  401e48:	mov	x29, sp
  401e4c:	str	x19, [sp, #16]
  401e50:	str	w0, [sp, #44]
  401e54:	str	x1, [sp, #32]
  401e58:	mov	w0, #0x1a4                 	// #420
  401e5c:	str	w0, [sp, #92]
  401e60:	str	xzr, [sp, #80]
  401e64:	str	wzr, [sp, #76]
  401e68:	str	wzr, [sp, #72]
  401e6c:	str	wzr, [sp, #68]
  401e70:	str	wzr, [sp, #64]
  401e74:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e78:	add	x1, x0, #0x620
  401e7c:	mov	w0, #0x6                   	// #6
  401e80:	bl	4018f0 <setlocale@plt>
  401e84:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e88:	add	x1, x0, #0x628
  401e8c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e90:	add	x0, x0, #0x640
  401e94:	bl	401670 <bindtextdomain@plt>
  401e98:	adrp	x0, 405000 <ferror@plt+0x3700>
  401e9c:	add	x0, x0, #0x640
  401ea0:	bl	401710 <textdomain@plt>
  401ea4:	bl	401c1c <ferror@plt+0x31c>
  401ea8:	b	402030 <ferror@plt+0x730>
  401eac:	ldr	w0, [sp, #60]
  401eb0:	cmp	w0, #0x70
  401eb4:	b.eq	401f9c <ferror@plt+0x69c>  // b.none
  401eb8:	ldr	w0, [sp, #60]
  401ebc:	cmp	w0, #0x70
  401ec0:	b.gt	401ff4 <ferror@plt+0x6f4>
  401ec4:	ldr	w0, [sp, #60]
  401ec8:	cmp	w0, #0x68
  401ecc:	b.eq	401fbc <ferror@plt+0x6bc>  // b.none
  401ed0:	ldr	w0, [sp, #60]
  401ed4:	cmp	w0, #0x68
  401ed8:	b.gt	401ff4 <ferror@plt+0x6f4>
  401edc:	ldr	w0, [sp, #60]
  401ee0:	cmp	w0, #0x56
  401ee4:	b.eq	401fc0 <ferror@plt+0x6c0>  // b.none
  401ee8:	ldr	w0, [sp, #60]
  401eec:	cmp	w0, #0x56
  401ef0:	b.gt	401ff4 <ferror@plt+0x6f4>
  401ef4:	ldr	w0, [sp, #60]
  401ef8:	cmp	w0, #0x53
  401efc:	b.eq	401f68 <ferror@plt+0x668>  // b.none
  401f00:	ldr	w0, [sp, #60]
  401f04:	cmp	w0, #0x53
  401f08:	b.gt	401ff4 <ferror@plt+0x6f4>
  401f0c:	ldr	w0, [sp, #60]
  401f10:	cmp	w0, #0x4d
  401f14:	b.eq	401f28 <ferror@plt+0x628>  // b.none
  401f18:	ldr	w0, [sp, #60]
  401f1c:	cmp	w0, #0x51
  401f20:	b.eq	401f5c <ferror@plt+0x65c>  // b.none
  401f24:	b	401ff4 <ferror@plt+0x6f4>
  401f28:	adrp	x0, 417000 <ferror@plt+0x15700>
  401f2c:	add	x0, x0, #0x228
  401f30:	ldr	x19, [x0]
  401f34:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f38:	add	x0, x0, #0x650
  401f3c:	bl	4018c0 <gettext@plt>
  401f40:	mov	x1, x0
  401f44:	mov	x0, x19
  401f48:	bl	403a7c <ferror@plt+0x217c>
  401f4c:	str	x0, [sp, #80]
  401f50:	mov	w0, #0x1                   	// #1
  401f54:	str	w0, [sp, #72]
  401f58:	b	402030 <ferror@plt+0x730>
  401f5c:	mov	w0, #0x1                   	// #1
  401f60:	str	w0, [sp, #68]
  401f64:	b	402030 <ferror@plt+0x730>
  401f68:	adrp	x0, 417000 <ferror@plt+0x15700>
  401f6c:	add	x0, x0, #0x228
  401f70:	ldr	x19, [x0]
  401f74:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f78:	add	x0, x0, #0x668
  401f7c:	bl	4018c0 <gettext@plt>
  401f80:	mov	x1, x0
  401f84:	mov	x0, x19
  401f88:	bl	4033e4 <ferror@plt+0x1ae4>
  401f8c:	str	w0, [sp, #76]
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	str	w0, [sp, #64]
  401f98:	b	402030 <ferror@plt+0x730>
  401f9c:	adrp	x0, 417000 <ferror@plt+0x15700>
  401fa0:	add	x0, x0, #0x228
  401fa4:	ldr	x0, [x0]
  401fa8:	mov	w2, #0x8                   	// #8
  401fac:	mov	x1, #0x0                   	// #0
  401fb0:	bl	401540 <strtoul@plt>
  401fb4:	str	w0, [sp, #92]
  401fb8:	b	402030 <ferror@plt+0x730>
  401fbc:	bl	401cf4 <ferror@plt+0x3f4>
  401fc0:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fc4:	add	x0, x0, #0x688
  401fc8:	bl	4018c0 <gettext@plt>
  401fcc:	mov	x3, x0
  401fd0:	adrp	x0, 417000 <ferror@plt+0x15700>
  401fd4:	add	x0, x0, #0x238
  401fd8:	ldr	x1, [x0]
  401fdc:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fe0:	add	x2, x0, #0x698
  401fe4:	mov	x0, x3
  401fe8:	bl	401880 <printf@plt>
  401fec:	mov	w0, #0x0                   	// #0
  401ff0:	bl	401570 <exit@plt>
  401ff4:	adrp	x0, 417000 <ferror@plt+0x15700>
  401ff8:	add	x0, x0, #0x220
  401ffc:	ldr	x19, [x0]
  402000:	adrp	x0, 405000 <ferror@plt+0x3700>
  402004:	add	x0, x0, #0x6b0
  402008:	bl	4018c0 <gettext@plt>
  40200c:	mov	x1, x0
  402010:	adrp	x0, 417000 <ferror@plt+0x15700>
  402014:	add	x0, x0, #0x238
  402018:	ldr	x0, [x0]
  40201c:	mov	x2, x0
  402020:	mov	x0, x19
  402024:	bl	4018d0 <fprintf@plt>
  402028:	mov	w0, #0x1                   	// #1
  40202c:	bl	401570 <exit@plt>
  402030:	mov	x4, #0x0                   	// #0
  402034:	adrp	x0, 405000 <ferror@plt+0x3700>
  402038:	add	x3, x0, #0x7d0
  40203c:	adrp	x0, 405000 <ferror@plt+0x3700>
  402040:	add	x2, x0, #0x6d8
  402044:	ldr	x1, [sp, #32]
  402048:	ldr	w0, [sp, #44]
  40204c:	bl	401720 <getopt_long@plt>
  402050:	str	w0, [sp, #60]
  402054:	ldr	w0, [sp, #60]
  402058:	cmn	w0, #0x1
  40205c:	b.ne	401eac <ferror@plt+0x5ac>  // b.any
  402060:	ldr	w0, [sp, #72]
  402064:	cmp	w0, #0x0
  402068:	b.ne	4020d0 <ferror@plt+0x7d0>  // b.any
  40206c:	ldr	w0, [sp, #68]
  402070:	cmp	w0, #0x0
  402074:	b.ne	4020d0 <ferror@plt+0x7d0>  // b.any
  402078:	ldr	w0, [sp, #64]
  40207c:	cmp	w0, #0x0
  402080:	b.ne	4020d0 <ferror@plt+0x7d0>  // b.any
  402084:	adrp	x0, 405000 <ferror@plt+0x3700>
  402088:	add	x0, x0, #0x6e8
  40208c:	bl	4018c0 <gettext@plt>
  402090:	bl	401810 <warnx@plt>
  402094:	adrp	x0, 417000 <ferror@plt+0x15700>
  402098:	add	x0, x0, #0x220
  40209c:	ldr	x19, [x0]
  4020a0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4020a4:	add	x0, x0, #0x6b0
  4020a8:	bl	4018c0 <gettext@plt>
  4020ac:	mov	x1, x0
  4020b0:	adrp	x0, 417000 <ferror@plt+0x15700>
  4020b4:	add	x0, x0, #0x238
  4020b8:	ldr	x0, [x0]
  4020bc:	mov	x2, x0
  4020c0:	mov	x0, x19
  4020c4:	bl	4018d0 <fprintf@plt>
  4020c8:	mov	w0, #0x1                   	// #1
  4020cc:	bl	401570 <exit@plt>
  4020d0:	ldr	w0, [sp, #72]
  4020d4:	cmp	w0, #0x0
  4020d8:	b.eq	402124 <ferror@plt+0x824>  // b.none
  4020dc:	ldr	w1, [sp, #92]
  4020e0:	ldr	x0, [sp, #80]
  4020e4:	bl	401c3c <ferror@plt+0x33c>
  4020e8:	str	w0, [sp, #56]
  4020ec:	ldr	w0, [sp, #56]
  4020f0:	cmn	w0, #0x1
  4020f4:	b.ne	402110 <ferror@plt+0x810>  // b.any
  4020f8:	adrp	x0, 405000 <ferror@plt+0x3700>
  4020fc:	add	x0, x0, #0x6f8
  402100:	bl	4018c0 <gettext@plt>
  402104:	mov	x1, x0
  402108:	mov	w0, #0x1                   	// #1
  40210c:	bl	4018e0 <err@plt>
  402110:	adrp	x0, 405000 <ferror@plt+0x3700>
  402114:	add	x0, x0, #0x718
  402118:	bl	4018c0 <gettext@plt>
  40211c:	ldr	w1, [sp, #56]
  402120:	bl	401880 <printf@plt>
  402124:	ldr	w0, [sp, #68]
  402128:	cmp	w0, #0x0
  40212c:	b.eq	402174 <ferror@plt+0x874>  // b.none
  402130:	ldr	w0, [sp, #92]
  402134:	bl	401c7c <ferror@plt+0x37c>
  402138:	str	w0, [sp, #52]
  40213c:	ldr	w0, [sp, #52]
  402140:	cmn	w0, #0x1
  402144:	b.ne	402160 <ferror@plt+0x860>  // b.any
  402148:	adrp	x0, 405000 <ferror@plt+0x3700>
  40214c:	add	x0, x0, #0x730
  402150:	bl	4018c0 <gettext@plt>
  402154:	mov	x1, x0
  402158:	mov	w0, #0x1                   	// #1
  40215c:	bl	4018e0 <err@plt>
  402160:	adrp	x0, 405000 <ferror@plt+0x3700>
  402164:	add	x0, x0, #0x750
  402168:	bl	4018c0 <gettext@plt>
  40216c:	ldr	w1, [sp, #52]
  402170:	bl	401880 <printf@plt>
  402174:	ldr	w0, [sp, #64]
  402178:	cmp	w0, #0x0
  40217c:	b.eq	4021c8 <ferror@plt+0x8c8>  // b.none
  402180:	ldr	w1, [sp, #92]
  402184:	ldr	w0, [sp, #76]
  402188:	bl	401cb4 <ferror@plt+0x3b4>
  40218c:	str	w0, [sp, #48]
  402190:	ldr	w0, [sp, #48]
  402194:	cmn	w0, #0x1
  402198:	b.ne	4021b4 <ferror@plt+0x8b4>  // b.any
  40219c:	adrp	x0, 405000 <ferror@plt+0x3700>
  4021a0:	add	x0, x0, #0x768
  4021a4:	bl	4018c0 <gettext@plt>
  4021a8:	mov	x1, x0
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	bl	4018e0 <err@plt>
  4021b4:	adrp	x0, 405000 <ferror@plt+0x3700>
  4021b8:	add	x0, x0, #0x780
  4021bc:	bl	4018c0 <gettext@plt>
  4021c0:	ldr	w1, [sp, #48]
  4021c4:	bl	401880 <printf@plt>
  4021c8:	mov	w0, #0x0                   	// #0
  4021cc:	ldr	x19, [sp, #16]
  4021d0:	ldp	x29, x30, [sp], #96
  4021d4:	ret
  4021d8:	stp	x29, x30, [sp, #-48]!
  4021dc:	mov	x29, sp
  4021e0:	str	w0, [sp, #28]
  4021e4:	ldr	w1, [sp, #28]
  4021e8:	mov	w0, #0xde83                	// #56963
  4021ec:	movk	w0, #0x431b, lsl #16
  4021f0:	umull	x0, w1, w0
  4021f4:	lsr	x0, x0, #32
  4021f8:	lsr	w0, w0, #18
  4021fc:	mov	w0, w0
  402200:	str	x0, [sp, #32]
  402204:	ldr	w1, [sp, #28]
  402208:	mov	w0, #0xde83                	// #56963
  40220c:	movk	w0, #0x431b, lsl #16
  402210:	umull	x0, w1, w0
  402214:	lsr	x0, x0, #32
  402218:	lsr	w0, w0, #18
  40221c:	mov	w2, #0x4240                	// #16960
  402220:	movk	w2, #0xf, lsl #16
  402224:	mul	w0, w0, w2
  402228:	sub	w0, w1, w0
  40222c:	mov	w1, w0
  402230:	mov	x0, x1
  402234:	lsl	x0, x0, #5
  402238:	sub	x0, x0, x1
  40223c:	lsl	x0, x0, #2
  402240:	add	x0, x0, x1
  402244:	lsl	x0, x0, #3
  402248:	str	x0, [sp, #40]
  40224c:	add	x0, sp, #0x20
  402250:	mov	x1, #0x0                   	// #0
  402254:	bl	4017a0 <nanosleep@plt>
  402258:	ldp	x29, x30, [sp], #48
  40225c:	ret
  402260:	stp	x29, x30, [sp, #-32]!
  402264:	mov	x29, sp
  402268:	str	w0, [sp, #28]
  40226c:	str	w1, [sp, #24]
  402270:	bl	4016b0 <random@plt>
  402274:	mov	x1, x0
  402278:	ldr	w2, [sp, #24]
  40227c:	ldr	w0, [sp, #28]
  402280:	sub	w0, w2, w0
  402284:	add	w0, w0, #0x1
  402288:	sxtw	x0, w0
  40228c:	sdiv	x2, x1, x0
  402290:	mul	x0, x2, x0
  402294:	sub	x0, x1, x0
  402298:	mov	w1, w0
  40229c:	ldr	w0, [sp, #28]
  4022a0:	add	w0, w1, w0
  4022a4:	ldp	x29, x30, [sp], #32
  4022a8:	ret
  4022ac:	stp	x29, x30, [sp, #-48]!
  4022b0:	mov	x29, sp
  4022b4:	add	x0, sp, #0x10
  4022b8:	mov	x1, #0x0                   	// #0
  4022bc:	bl	4016a0 <gettimeofday@plt>
  4022c0:	bl	401620 <getpid@plt>
  4022c4:	str	w0, [sp, #40]
  4022c8:	bl	4015c0 <getuid@plt>
  4022cc:	str	w0, [sp, #36]
  4022d0:	ldr	w0, [sp, #40]
  4022d4:	lsl	w1, w0, #16
  4022d8:	ldr	w0, [sp, #36]
  4022dc:	eor	w0, w1, w0
  4022e0:	mov	w1, w0
  4022e4:	ldr	x0, [sp, #16]
  4022e8:	eor	w0, w1, w0
  4022ec:	ldr	x1, [sp, #24]
  4022f0:	eor	w0, w0, w1
  4022f4:	bl	401840 <srandom@plt>
  4022f8:	bl	401620 <getpid@plt>
  4022fc:	sxth	w1, w0
  402300:	ldr	x0, [sp, #16]
  402304:	sxth	w0, w0
  402308:	eor	w0, w1, w0
  40230c:	sxth	w0, w0
  402310:	and	w2, w0, #0xffff
  402314:	movz	x0, #0x0, lsl #16
  402318:	movk	x0, #0x10
  40231c:	nop
  402320:	nop
  402324:	mrs	x1, tpidr_el0
  402328:	add	x0, x1, x0
  40232c:	mov	w1, w2
  402330:	strh	w1, [x0]
  402334:	bl	401650 <getppid@plt>
  402338:	sxth	w1, w0
  40233c:	ldr	x0, [sp, #24]
  402340:	sxth	w0, w0
  402344:	eor	w0, w1, w0
  402348:	sxth	w0, w0
  40234c:	and	w2, w0, #0xffff
  402350:	movz	x0, #0x0, lsl #16
  402354:	movk	x0, #0x10
  402358:	nop
  40235c:	nop
  402360:	mrs	x1, tpidr_el0
  402364:	add	x0, x1, x0
  402368:	mov	w1, w2
  40236c:	strh	w1, [x0, #2]
  402370:	ldr	x1, [sp, #16]
  402374:	ldr	x0, [sp, #24]
  402378:	eor	x0, x1, x0
  40237c:	asr	x0, x0, #16
  402380:	and	w2, w0, #0xffff
  402384:	movz	x0, #0x0, lsl #16
  402388:	movk	x0, #0x10
  40238c:	nop
  402390:	nop
  402394:	mrs	x1, tpidr_el0
  402398:	add	x0, x1, x0
  40239c:	mov	w1, w2
  4023a0:	strh	w1, [x0, #4]
  4023a4:	add	x0, sp, #0x10
  4023a8:	mov	x1, #0x0                   	// #0
  4023ac:	bl	4016a0 <gettimeofday@plt>
  4023b0:	ldr	x0, [sp, #16]
  4023b4:	mov	w1, w0
  4023b8:	ldr	x0, [sp, #24]
  4023bc:	eor	w0, w1, w0
  4023c0:	and	w0, w0, #0x1f
  4023c4:	str	w0, [sp, #44]
  4023c8:	b	4023dc <ferror@plt+0xadc>
  4023cc:	bl	4016b0 <random@plt>
  4023d0:	ldr	w0, [sp, #44]
  4023d4:	sub	w0, w0, #0x1
  4023d8:	str	w0, [sp, #44]
  4023dc:	ldr	w0, [sp, #44]
  4023e0:	cmp	w0, #0x0
  4023e4:	b.gt	4023cc <ferror@plt+0xacc>
  4023e8:	nop
  4023ec:	nop
  4023f0:	ldp	x29, x30, [sp], #48
  4023f4:	ret
  4023f8:	stp	x29, x30, [sp, #-32]!
  4023fc:	mov	x29, sp
  402400:	mov	w1, #0x80000               	// #524288
  402404:	adrp	x0, 405000 <ferror@plt+0x3700>
  402408:	add	x0, x0, #0x8b0
  40240c:	bl	401640 <open@plt>
  402410:	str	w0, [sp, #28]
  402414:	ldr	w0, [sp, #28]
  402418:	cmn	w0, #0x1
  40241c:	b.ne	402438 <ferror@plt+0xb38>  // b.any
  402420:	mov	w1, #0x800                 	// #2048
  402424:	movk	w1, #0x8, lsl #16
  402428:	adrp	x0, 405000 <ferror@plt+0x3700>
  40242c:	add	x0, x0, #0x8c0
  402430:	bl	401640 <open@plt>
  402434:	str	w0, [sp, #28]
  402438:	ldr	w0, [sp, #28]
  40243c:	cmp	w0, #0x0
  402440:	b.lt	402478 <ferror@plt+0xb78>  // b.tstop
  402444:	mov	w1, #0x1                   	// #1
  402448:	ldr	w0, [sp, #28]
  40244c:	bl	4017f0 <fcntl@plt>
  402450:	str	w0, [sp, #24]
  402454:	ldr	w0, [sp, #24]
  402458:	cmp	w0, #0x0
  40245c:	b.lt	402478 <ferror@plt+0xb78>  // b.tstop
  402460:	ldr	w0, [sp, #24]
  402464:	orr	w0, w0, #0x1
  402468:	mov	w2, w0
  40246c:	mov	w1, #0x2                   	// #2
  402470:	ldr	w0, [sp, #28]
  402474:	bl	4017f0 <fcntl@plt>
  402478:	bl	4022ac <ferror@plt+0x9ac>
  40247c:	ldr	w0, [sp, #28]
  402480:	ldp	x29, x30, [sp], #32
  402484:	ret
  402488:	stp	x29, x30, [sp, #-112]!
  40248c:	mov	x29, sp
  402490:	str	x19, [sp, #16]
  402494:	str	x0, [sp, #40]
  402498:	str	x1, [sp, #32]
  40249c:	ldr	x0, [sp, #40]
  4024a0:	str	x0, [sp, #104]
  4024a4:	ldr	x0, [sp, #32]
  4024a8:	str	x0, [sp, #88]
  4024ac:	str	wzr, [sp, #84]
  4024b0:	b	402548 <ferror@plt+0xc48>
  4024b4:	bl	4018a0 <__errno_location@plt>
  4024b8:	str	wzr, [x0]
  4024bc:	mov	w2, #0x1                   	// #1
  4024c0:	ldr	x1, [sp, #88]
  4024c4:	ldr	x0, [sp, #104]
  4024c8:	bl	401860 <getrandom@plt>
  4024cc:	str	w0, [sp, #80]
  4024d0:	ldr	w0, [sp, #80]
  4024d4:	cmp	w0, #0x0
  4024d8:	b.le	402504 <ferror@plt+0xc04>
  4024dc:	ldrsw	x0, [sp, #80]
  4024e0:	ldr	x1, [sp, #88]
  4024e4:	sub	x0, x1, x0
  4024e8:	str	x0, [sp, #88]
  4024ec:	ldrsw	x0, [sp, #80]
  4024f0:	ldr	x1, [sp, #104]
  4024f4:	add	x0, x1, x0
  4024f8:	str	x0, [sp, #104]
  4024fc:	str	wzr, [sp, #84]
  402500:	b	402548 <ferror@plt+0xc48>
  402504:	bl	4018a0 <__errno_location@plt>
  402508:	ldr	w0, [x0]
  40250c:	cmp	w0, #0x26
  402510:	b.eq	402558 <ferror@plt+0xc58>  // b.none
  402514:	bl	4018a0 <__errno_location@plt>
  402518:	ldr	w0, [x0]
  40251c:	cmp	w0, #0xb
  402520:	b.ne	40255c <ferror@plt+0xc5c>  // b.any
  402524:	ldr	w0, [sp, #84]
  402528:	cmp	w0, #0x7
  40252c:	b.gt	40255c <ferror@plt+0xc5c>
  402530:	mov	w0, #0xe848                	// #59464
  402534:	movk	w0, #0x1, lsl #16
  402538:	bl	4021d8 <ferror@plt+0x8d8>
  40253c:	ldr	w0, [sp, #84]
  402540:	add	w0, w0, #0x1
  402544:	str	w0, [sp, #84]
  402548:	ldr	x0, [sp, #88]
  40254c:	cmp	x0, #0x0
  402550:	b.ne	4024b4 <ferror@plt+0xbb4>  // b.any
  402554:	b	40255c <ferror@plt+0xc5c>
  402558:	nop
  40255c:	bl	4018a0 <__errno_location@plt>
  402560:	ldr	w0, [x0]
  402564:	cmp	w0, #0x26
  402568:	b.ne	40260c <ferror@plt+0xd0c>  // b.any
  40256c:	bl	4023f8 <ferror@plt+0xaf8>
  402570:	str	w0, [sp, #76]
  402574:	str	wzr, [sp, #84]
  402578:	ldr	w0, [sp, #76]
  40257c:	cmp	w0, #0x0
  402580:	b.lt	40260c <ferror@plt+0xd0c>  // b.tstop
  402584:	b	4025f0 <ferror@plt+0xcf0>
  402588:	ldr	x2, [sp, #88]
  40258c:	ldr	x1, [sp, #104]
  402590:	ldr	w0, [sp, #76]
  402594:	bl	401820 <read@plt>
  402598:	str	x0, [sp, #64]
  40259c:	ldr	x0, [sp, #64]
  4025a0:	cmp	x0, #0x0
  4025a4:	b.gt	4025cc <ferror@plt+0xccc>
  4025a8:	ldr	w0, [sp, #84]
  4025ac:	add	w1, w0, #0x1
  4025b0:	str	w1, [sp, #84]
  4025b4:	cmp	w0, #0x8
  4025b8:	b.gt	402600 <ferror@plt+0xd00>
  4025bc:	mov	w0, #0xe848                	// #59464
  4025c0:	movk	w0, #0x1, lsl #16
  4025c4:	bl	4021d8 <ferror@plt+0x8d8>
  4025c8:	b	4025f0 <ferror@plt+0xcf0>
  4025cc:	ldr	x0, [sp, #64]
  4025d0:	ldr	x1, [sp, #88]
  4025d4:	sub	x0, x1, x0
  4025d8:	str	x0, [sp, #88]
  4025dc:	ldr	x0, [sp, #64]
  4025e0:	ldr	x1, [sp, #104]
  4025e4:	add	x0, x1, x0
  4025e8:	str	x0, [sp, #104]
  4025ec:	str	wzr, [sp, #84]
  4025f0:	ldr	x0, [sp, #88]
  4025f4:	cmp	x0, #0x0
  4025f8:	b.ne	402588 <ferror@plt+0xc88>  // b.any
  4025fc:	b	402604 <ferror@plt+0xd04>
  402600:	nop
  402604:	ldr	w0, [sp, #76]
  402608:	bl	4016d0 <close@plt>
  40260c:	bl	4022ac <ferror@plt+0x9ac>
  402610:	ldr	x0, [sp, #40]
  402614:	str	x0, [sp, #104]
  402618:	str	xzr, [sp, #96]
  40261c:	b	402660 <ferror@plt+0xd60>
  402620:	bl	4016b0 <random@plt>
  402624:	asr	x0, x0, #7
  402628:	and	x3, x0, #0xff
  40262c:	ldr	x0, [sp, #104]
  402630:	add	x1, x0, #0x1
  402634:	str	x1, [sp, #104]
  402638:	ldrb	w1, [x0]
  40263c:	sxtb	w2, w1
  402640:	sxtb	w1, w3
  402644:	eor	w1, w2, w1
  402648:	sxtb	w1, w1
  40264c:	and	w1, w1, #0xff
  402650:	strb	w1, [x0]
  402654:	ldr	x0, [sp, #96]
  402658:	add	x0, x0, #0x1
  40265c:	str	x0, [sp, #96]
  402660:	ldr	x1, [sp, #96]
  402664:	ldr	x0, [sp, #32]
  402668:	cmp	x1, x0
  40266c:	b.cc	402620 <ferror@plt+0xd20>  // b.lo, b.ul, b.last
  402670:	movz	x0, #0x0, lsl #16
  402674:	movk	x0, #0x10
  402678:	nop
  40267c:	nop
  402680:	mrs	x1, tpidr_el0
  402684:	add	x1, x1, x0
  402688:	add	x0, sp, #0x38
  40268c:	ldr	w2, [x1]
  402690:	str	w2, [x0]
  402694:	ldrh	w1, [x1, #4]
  402698:	strh	w1, [x0, #4]
  40269c:	movz	x0, #0x0, lsl #16
  4026a0:	movk	x0, #0x10
  4026a4:	nop
  4026a8:	nop
  4026ac:	mrs	x1, tpidr_el0
  4026b0:	add	x0, x1, x0
  4026b4:	ldrh	w0, [x0, #4]
  4026b8:	sxth	w19, w0
  4026bc:	mov	x0, #0xb2                  	// #178
  4026c0:	bl	4018b0 <syscall@plt>
  4026c4:	sxth	w0, w0
  4026c8:	eor	w0, w19, w0
  4026cc:	sxth	w0, w0
  4026d0:	and	w2, w0, #0xffff
  4026d4:	movz	x0, #0x0, lsl #16
  4026d8:	movk	x0, #0x10
  4026dc:	nop
  4026e0:	nop
  4026e4:	mrs	x1, tpidr_el0
  4026e8:	add	x0, x1, x0
  4026ec:	mov	w1, w2
  4026f0:	strh	w1, [x0, #4]
  4026f4:	ldr	x0, [sp, #40]
  4026f8:	str	x0, [sp, #104]
  4026fc:	str	xzr, [sp, #96]
  402700:	b	402748 <ferror@plt+0xe48>
  402704:	add	x0, sp, #0x38
  402708:	bl	401830 <jrand48@plt>
  40270c:	asr	x0, x0, #7
  402710:	and	x3, x0, #0xff
  402714:	ldr	x0, [sp, #104]
  402718:	add	x1, x0, #0x1
  40271c:	str	x1, [sp, #104]
  402720:	ldrb	w1, [x0]
  402724:	sxtb	w2, w1
  402728:	sxtb	w1, w3
  40272c:	eor	w1, w2, w1
  402730:	sxtb	w1, w1
  402734:	and	w1, w1, #0xff
  402738:	strb	w1, [x0]
  40273c:	ldr	x0, [sp, #96]
  402740:	add	x0, x0, #0x1
  402744:	str	x0, [sp, #96]
  402748:	ldr	x1, [sp, #96]
  40274c:	ldr	x0, [sp, #32]
  402750:	cmp	x1, x0
  402754:	b.cc	402704 <ferror@plt+0xe04>  // b.lo, b.ul, b.last
  402758:	ldr	w1, [sp, #56]
  40275c:	movz	x0, #0x0, lsl #16
  402760:	movk	x0, #0x10
  402764:	nop
  402768:	nop
  40276c:	mrs	x2, tpidr_el0
  402770:	add	x0, x2, x0
  402774:	str	w1, [x0]
  402778:	nop
  40277c:	ldr	x19, [sp, #16]
  402780:	ldp	x29, x30, [sp], #112
  402784:	ret
  402788:	stp	x29, x30, [sp, #-16]!
  40278c:	mov	x29, sp
  402790:	adrp	x0, 405000 <ferror@plt+0x3700>
  402794:	add	x0, x0, #0x8d0
  402798:	bl	4018c0 <gettext@plt>
  40279c:	ldp	x29, x30, [sp], #16
  4027a0:	ret
  4027a4:	sub	sp, sp, #0x10
  4027a8:	str	w0, [sp, #12]
  4027ac:	adrp	x0, 417000 <ferror@plt+0x15700>
  4027b0:	add	x0, x0, #0x208
  4027b4:	ldr	w1, [sp, #12]
  4027b8:	str	w1, [x0]
  4027bc:	nop
  4027c0:	add	sp, sp, #0x10
  4027c4:	ret
  4027c8:	sub	sp, sp, #0x10
  4027cc:	str	x0, [sp, #8]
  4027d0:	str	w1, [sp, #4]
  4027d4:	str	w2, [sp]
  4027d8:	b	402828 <ferror@plt+0xf28>
  4027dc:	ldr	x0, [sp, #8]
  4027e0:	ldr	x1, [x0]
  4027e4:	ldrsw	x0, [sp, #4]
  4027e8:	mov	x2, #0x0                   	// #0
  4027ec:	umulh	x0, x1, x0
  4027f0:	cmp	x0, #0x0
  4027f4:	b.eq	4027fc <ferror@plt+0xefc>  // b.none
  4027f8:	mov	x2, #0x1                   	// #1
  4027fc:	mov	x0, x2
  402800:	cmp	x0, #0x0
  402804:	b.eq	402810 <ferror@plt+0xf10>  // b.none
  402808:	mov	w0, #0xffffffde            	// #-34
  40280c:	b	402840 <ferror@plt+0xf40>
  402810:	ldr	x0, [sp, #8]
  402814:	ldr	x1, [x0]
  402818:	ldrsw	x0, [sp, #4]
  40281c:	mul	x1, x1, x0
  402820:	ldr	x0, [sp, #8]
  402824:	str	x1, [x0]
  402828:	ldr	w0, [sp]
  40282c:	sub	w1, w0, #0x1
  402830:	str	w1, [sp]
  402834:	cmp	w0, #0x0
  402838:	b.ne	4027dc <ferror@plt+0xedc>  // b.any
  40283c:	mov	w0, #0x0                   	// #0
  402840:	add	sp, sp, #0x10
  402844:	ret
  402848:	stp	x29, x30, [sp, #-192]!
  40284c:	mov	x29, sp
  402850:	str	x0, [sp, #40]
  402854:	str	x1, [sp, #32]
  402858:	str	x2, [sp, #24]
  40285c:	str	xzr, [sp, #176]
  402860:	mov	w0, #0x400                 	// #1024
  402864:	str	w0, [sp, #172]
  402868:	str	wzr, [sp, #168]
  40286c:	str	wzr, [sp, #164]
  402870:	str	wzr, [sp, #160]
  402874:	ldr	x0, [sp, #32]
  402878:	str	xzr, [x0]
  40287c:	ldr	x0, [sp, #40]
  402880:	cmp	x0, #0x0
  402884:	b.eq	402898 <ferror@plt+0xf98>  // b.none
  402888:	ldr	x0, [sp, #40]
  40288c:	ldrsb	w0, [x0]
  402890:	cmp	w0, #0x0
  402894:	b.ne	4028a4 <ferror@plt+0xfa4>  // b.any
  402898:	mov	w0, #0xffffffea            	// #-22
  40289c:	str	w0, [sp, #168]
  4028a0:	b	402e8c <ferror@plt+0x158c>
  4028a4:	ldr	x0, [sp, #40]
  4028a8:	str	x0, [sp, #184]
  4028ac:	b	4028bc <ferror@plt+0xfbc>
  4028b0:	ldr	x0, [sp, #184]
  4028b4:	add	x0, x0, #0x1
  4028b8:	str	x0, [sp, #184]
  4028bc:	bl	401760 <__ctype_b_loc@plt>
  4028c0:	ldr	x1, [x0]
  4028c4:	ldr	x0, [sp, #184]
  4028c8:	ldrsb	w0, [x0]
  4028cc:	and	w0, w0, #0xff
  4028d0:	and	x0, x0, #0xff
  4028d4:	lsl	x0, x0, #1
  4028d8:	add	x0, x1, x0
  4028dc:	ldrh	w0, [x0]
  4028e0:	and	w0, w0, #0x2000
  4028e4:	cmp	w0, #0x0
  4028e8:	b.ne	4028b0 <ferror@plt+0xfb0>  // b.any
  4028ec:	ldr	x0, [sp, #184]
  4028f0:	ldrsb	w0, [x0]
  4028f4:	cmp	w0, #0x2d
  4028f8:	b.ne	402908 <ferror@plt+0x1008>  // b.any
  4028fc:	mov	w0, #0xffffffea            	// #-22
  402900:	str	w0, [sp, #168]
  402904:	b	402e8c <ferror@plt+0x158c>
  402908:	bl	4018a0 <__errno_location@plt>
  40290c:	str	wzr, [x0]
  402910:	str	xzr, [sp, #72]
  402914:	add	x0, sp, #0x48
  402918:	mov	w2, #0x0                   	// #0
  40291c:	mov	x1, x0
  402920:	ldr	x0, [sp, #40]
  402924:	bl	4016f0 <strtoumax@plt>
  402928:	str	x0, [sp, #64]
  40292c:	ldr	x0, [sp, #72]
  402930:	ldr	x1, [sp, #40]
  402934:	cmp	x1, x0
  402938:	b.eq	402964 <ferror@plt+0x1064>  // b.none
  40293c:	bl	4018a0 <__errno_location@plt>
  402940:	ldr	w0, [x0]
  402944:	cmp	w0, #0x0
  402948:	b.eq	402990 <ferror@plt+0x1090>  // b.none
  40294c:	ldr	x0, [sp, #64]
  402950:	cmn	x0, #0x1
  402954:	b.eq	402964 <ferror@plt+0x1064>  // b.none
  402958:	ldr	x0, [sp, #64]
  40295c:	cmp	x0, #0x0
  402960:	b.ne	402990 <ferror@plt+0x1090>  // b.any
  402964:	bl	4018a0 <__errno_location@plt>
  402968:	ldr	w0, [x0]
  40296c:	cmp	w0, #0x0
  402970:	b.eq	402984 <ferror@plt+0x1084>  // b.none
  402974:	bl	4018a0 <__errno_location@plt>
  402978:	ldr	w0, [x0]
  40297c:	neg	w0, w0
  402980:	b	402988 <ferror@plt+0x1088>
  402984:	mov	w0, #0xffffffea            	// #-22
  402988:	str	w0, [sp, #168]
  40298c:	b	402e8c <ferror@plt+0x158c>
  402990:	ldr	x0, [sp, #72]
  402994:	cmp	x0, #0x0
  402998:	b.eq	402e74 <ferror@plt+0x1574>  // b.none
  40299c:	ldr	x0, [sp, #72]
  4029a0:	ldrsb	w0, [x0]
  4029a4:	cmp	w0, #0x0
  4029a8:	b.eq	402e74 <ferror@plt+0x1574>  // b.none
  4029ac:	ldr	x0, [sp, #72]
  4029b0:	str	x0, [sp, #184]
  4029b4:	ldr	x0, [sp, #184]
  4029b8:	add	x0, x0, #0x1
  4029bc:	ldrsb	w0, [x0]
  4029c0:	cmp	w0, #0x69
  4029c4:	b.ne	402a10 <ferror@plt+0x1110>  // b.any
  4029c8:	ldr	x0, [sp, #184]
  4029cc:	add	x0, x0, #0x2
  4029d0:	ldrsb	w0, [x0]
  4029d4:	cmp	w0, #0x42
  4029d8:	b.eq	4029f0 <ferror@plt+0x10f0>  // b.none
  4029dc:	ldr	x0, [sp, #184]
  4029e0:	add	x0, x0, #0x2
  4029e4:	ldrsb	w0, [x0]
  4029e8:	cmp	w0, #0x62
  4029ec:	b.ne	402a10 <ferror@plt+0x1110>  // b.any
  4029f0:	ldr	x0, [sp, #184]
  4029f4:	add	x0, x0, #0x3
  4029f8:	ldrsb	w0, [x0]
  4029fc:	cmp	w0, #0x0
  402a00:	b.ne	402a10 <ferror@plt+0x1110>  // b.any
  402a04:	mov	w0, #0x400                 	// #1024
  402a08:	str	w0, [sp, #172]
  402a0c:	b	402c48 <ferror@plt+0x1348>
  402a10:	ldr	x0, [sp, #184]
  402a14:	add	x0, x0, #0x1
  402a18:	ldrsb	w0, [x0]
  402a1c:	cmp	w0, #0x42
  402a20:	b.eq	402a38 <ferror@plt+0x1138>  // b.none
  402a24:	ldr	x0, [sp, #184]
  402a28:	add	x0, x0, #0x1
  402a2c:	ldrsb	w0, [x0]
  402a30:	cmp	w0, #0x62
  402a34:	b.ne	402a58 <ferror@plt+0x1158>  // b.any
  402a38:	ldr	x0, [sp, #184]
  402a3c:	add	x0, x0, #0x2
  402a40:	ldrsb	w0, [x0]
  402a44:	cmp	w0, #0x0
  402a48:	b.ne	402a58 <ferror@plt+0x1158>  // b.any
  402a4c:	mov	w0, #0x3e8                 	// #1000
  402a50:	str	w0, [sp, #172]
  402a54:	b	402c48 <ferror@plt+0x1348>
  402a58:	ldr	x0, [sp, #184]
  402a5c:	add	x0, x0, #0x1
  402a60:	ldrsb	w0, [x0]
  402a64:	cmp	w0, #0x0
  402a68:	b.eq	402c48 <ferror@plt+0x1348>  // b.none
  402a6c:	bl	401600 <localeconv@plt>
  402a70:	str	x0, [sp, #128]
  402a74:	ldr	x0, [sp, #128]
  402a78:	cmp	x0, #0x0
  402a7c:	b.eq	402a8c <ferror@plt+0x118c>  // b.none
  402a80:	ldr	x0, [sp, #128]
  402a84:	ldr	x0, [x0]
  402a88:	b	402a90 <ferror@plt+0x1190>
  402a8c:	mov	x0, #0x0                   	// #0
  402a90:	str	x0, [sp, #120]
  402a94:	ldr	x0, [sp, #120]
  402a98:	cmp	x0, #0x0
  402a9c:	b.eq	402aac <ferror@plt+0x11ac>  // b.none
  402aa0:	ldr	x0, [sp, #120]
  402aa4:	bl	401550 <strlen@plt>
  402aa8:	b	402ab0 <ferror@plt+0x11b0>
  402aac:	mov	x0, #0x0                   	// #0
  402ab0:	str	x0, [sp, #112]
  402ab4:	ldr	x0, [sp, #176]
  402ab8:	cmp	x0, #0x0
  402abc:	b.ne	402c3c <ferror@plt+0x133c>  // b.any
  402ac0:	ldr	x0, [sp, #184]
  402ac4:	ldrsb	w0, [x0]
  402ac8:	cmp	w0, #0x0
  402acc:	b.eq	402c3c <ferror@plt+0x133c>  // b.none
  402ad0:	ldr	x0, [sp, #120]
  402ad4:	cmp	x0, #0x0
  402ad8:	b.eq	402c3c <ferror@plt+0x133c>  // b.none
  402adc:	ldr	x2, [sp, #112]
  402ae0:	ldr	x1, [sp, #184]
  402ae4:	ldr	x0, [sp, #120]
  402ae8:	bl	401660 <strncmp@plt>
  402aec:	cmp	w0, #0x0
  402af0:	b.ne	402c3c <ferror@plt+0x133c>  // b.any
  402af4:	ldr	x1, [sp, #184]
  402af8:	ldr	x0, [sp, #112]
  402afc:	add	x0, x1, x0
  402b00:	str	x0, [sp, #104]
  402b04:	ldr	x0, [sp, #104]
  402b08:	str	x0, [sp, #184]
  402b0c:	b	402b28 <ferror@plt+0x1228>
  402b10:	ldr	w0, [sp, #160]
  402b14:	add	w0, w0, #0x1
  402b18:	str	w0, [sp, #160]
  402b1c:	ldr	x0, [sp, #184]
  402b20:	add	x0, x0, #0x1
  402b24:	str	x0, [sp, #184]
  402b28:	ldr	x0, [sp, #184]
  402b2c:	ldrsb	w0, [x0]
  402b30:	cmp	w0, #0x30
  402b34:	b.eq	402b10 <ferror@plt+0x1210>  // b.none
  402b38:	ldr	x0, [sp, #184]
  402b3c:	str	x0, [sp, #104]
  402b40:	bl	401760 <__ctype_b_loc@plt>
  402b44:	ldr	x1, [x0]
  402b48:	ldr	x0, [sp, #104]
  402b4c:	ldrsb	w0, [x0]
  402b50:	sxtb	x0, w0
  402b54:	lsl	x0, x0, #1
  402b58:	add	x0, x1, x0
  402b5c:	ldrh	w0, [x0]
  402b60:	and	w0, w0, #0x800
  402b64:	cmp	w0, #0x0
  402b68:	b.eq	402bf4 <ferror@plt+0x12f4>  // b.none
  402b6c:	bl	4018a0 <__errno_location@plt>
  402b70:	str	wzr, [x0]
  402b74:	str	xzr, [sp, #72]
  402b78:	add	x0, sp, #0x48
  402b7c:	mov	w2, #0x0                   	// #0
  402b80:	mov	x1, x0
  402b84:	ldr	x0, [sp, #104]
  402b88:	bl	4016f0 <strtoumax@plt>
  402b8c:	str	x0, [sp, #176]
  402b90:	ldr	x0, [sp, #72]
  402b94:	ldr	x1, [sp, #104]
  402b98:	cmp	x1, x0
  402b9c:	b.eq	402bc8 <ferror@plt+0x12c8>  // b.none
  402ba0:	bl	4018a0 <__errno_location@plt>
  402ba4:	ldr	w0, [x0]
  402ba8:	cmp	w0, #0x0
  402bac:	b.eq	402bfc <ferror@plt+0x12fc>  // b.none
  402bb0:	ldr	x0, [sp, #176]
  402bb4:	cmn	x0, #0x1
  402bb8:	b.eq	402bc8 <ferror@plt+0x12c8>  // b.none
  402bbc:	ldr	x0, [sp, #176]
  402bc0:	cmp	x0, #0x0
  402bc4:	b.ne	402bfc <ferror@plt+0x12fc>  // b.any
  402bc8:	bl	4018a0 <__errno_location@plt>
  402bcc:	ldr	w0, [x0]
  402bd0:	cmp	w0, #0x0
  402bd4:	b.eq	402be8 <ferror@plt+0x12e8>  // b.none
  402bd8:	bl	4018a0 <__errno_location@plt>
  402bdc:	ldr	w0, [x0]
  402be0:	neg	w0, w0
  402be4:	b	402bec <ferror@plt+0x12ec>
  402be8:	mov	w0, #0xffffffea            	// #-22
  402bec:	str	w0, [sp, #168]
  402bf0:	b	402e8c <ferror@plt+0x158c>
  402bf4:	ldr	x0, [sp, #184]
  402bf8:	str	x0, [sp, #72]
  402bfc:	ldr	x0, [sp, #176]
  402c00:	cmp	x0, #0x0
  402c04:	b.eq	402c30 <ferror@plt+0x1330>  // b.none
  402c08:	ldr	x0, [sp, #72]
  402c0c:	cmp	x0, #0x0
  402c10:	b.eq	402c24 <ferror@plt+0x1324>  // b.none
  402c14:	ldr	x0, [sp, #72]
  402c18:	ldrsb	w0, [x0]
  402c1c:	cmp	w0, #0x0
  402c20:	b.ne	402c30 <ferror@plt+0x1330>  // b.any
  402c24:	mov	w0, #0xffffffea            	// #-22
  402c28:	str	w0, [sp, #168]
  402c2c:	b	402e8c <ferror@plt+0x158c>
  402c30:	ldr	x0, [sp, #72]
  402c34:	str	x0, [sp, #184]
  402c38:	b	4029b4 <ferror@plt+0x10b4>
  402c3c:	mov	w0, #0xffffffea            	// #-22
  402c40:	str	w0, [sp, #168]
  402c44:	b	402e8c <ferror@plt+0x158c>
  402c48:	adrp	x0, 417000 <ferror@plt+0x15700>
  402c4c:	add	x0, x0, #0x210
  402c50:	ldr	x2, [x0]
  402c54:	ldr	x0, [sp, #184]
  402c58:	ldrsb	w0, [x0]
  402c5c:	mov	w1, w0
  402c60:	mov	x0, x2
  402c64:	bl	4017e0 <strchr@plt>
  402c68:	str	x0, [sp, #96]
  402c6c:	ldr	x0, [sp, #96]
  402c70:	cmp	x0, #0x0
  402c74:	b.eq	402c98 <ferror@plt+0x1398>  // b.none
  402c78:	adrp	x0, 417000 <ferror@plt+0x15700>
  402c7c:	add	x0, x0, #0x210
  402c80:	ldr	x0, [x0]
  402c84:	ldr	x1, [sp, #96]
  402c88:	sub	x0, x1, x0
  402c8c:	add	w0, w0, #0x1
  402c90:	str	w0, [sp, #164]
  402c94:	b	402cf4 <ferror@plt+0x13f4>
  402c98:	adrp	x0, 417000 <ferror@plt+0x15700>
  402c9c:	add	x0, x0, #0x218
  402ca0:	ldr	x2, [x0]
  402ca4:	ldr	x0, [sp, #184]
  402ca8:	ldrsb	w0, [x0]
  402cac:	mov	w1, w0
  402cb0:	mov	x0, x2
  402cb4:	bl	4017e0 <strchr@plt>
  402cb8:	str	x0, [sp, #96]
  402cbc:	ldr	x0, [sp, #96]
  402cc0:	cmp	x0, #0x0
  402cc4:	b.eq	402ce8 <ferror@plt+0x13e8>  // b.none
  402cc8:	adrp	x0, 417000 <ferror@plt+0x15700>
  402ccc:	add	x0, x0, #0x218
  402cd0:	ldr	x0, [x0]
  402cd4:	ldr	x1, [sp, #96]
  402cd8:	sub	x0, x1, x0
  402cdc:	add	w0, w0, #0x1
  402ce0:	str	w0, [sp, #164]
  402ce4:	b	402cf4 <ferror@plt+0x13f4>
  402ce8:	mov	w0, #0xffffffea            	// #-22
  402cec:	str	w0, [sp, #168]
  402cf0:	b	402e8c <ferror@plt+0x158c>
  402cf4:	add	x0, sp, #0x40
  402cf8:	ldr	w2, [sp, #164]
  402cfc:	ldr	w1, [sp, #172]
  402d00:	bl	4027c8 <ferror@plt+0xec8>
  402d04:	str	w0, [sp, #168]
  402d08:	ldr	x0, [sp, #24]
  402d0c:	cmp	x0, #0x0
  402d10:	b.eq	402d20 <ferror@plt+0x1420>  // b.none
  402d14:	ldr	x0, [sp, #24]
  402d18:	ldr	w1, [sp, #164]
  402d1c:	str	w1, [x0]
  402d20:	ldr	x0, [sp, #176]
  402d24:	cmp	x0, #0x0
  402d28:	b.eq	402e7c <ferror@plt+0x157c>  // b.none
  402d2c:	ldr	w0, [sp, #164]
  402d30:	cmp	w0, #0x0
  402d34:	b.eq	402e7c <ferror@plt+0x157c>  // b.none
  402d38:	mov	x0, #0xa                   	// #10
  402d3c:	str	x0, [sp, #144]
  402d40:	mov	x0, #0x1                   	// #1
  402d44:	str	x0, [sp, #136]
  402d48:	mov	x0, #0x1                   	// #1
  402d4c:	str	x0, [sp, #56]
  402d50:	add	x0, sp, #0x38
  402d54:	ldr	w2, [sp, #164]
  402d58:	ldr	w1, [sp, #172]
  402d5c:	bl	4027c8 <ferror@plt+0xec8>
  402d60:	b	402d7c <ferror@plt+0x147c>
  402d64:	ldr	x1, [sp, #144]
  402d68:	mov	x0, x1
  402d6c:	lsl	x0, x0, #2
  402d70:	add	x0, x0, x1
  402d74:	lsl	x0, x0, #1
  402d78:	str	x0, [sp, #144]
  402d7c:	ldr	x1, [sp, #144]
  402d80:	ldr	x0, [sp, #176]
  402d84:	cmp	x1, x0
  402d88:	b.cc	402d64 <ferror@plt+0x1464>  // b.lo, b.ul, b.last
  402d8c:	str	wzr, [sp, #156]
  402d90:	b	402db8 <ferror@plt+0x14b8>
  402d94:	ldr	x1, [sp, #144]
  402d98:	mov	x0, x1
  402d9c:	lsl	x0, x0, #2
  402da0:	add	x0, x0, x1
  402da4:	lsl	x0, x0, #1
  402da8:	str	x0, [sp, #144]
  402dac:	ldr	w0, [sp, #156]
  402db0:	add	w0, w0, #0x1
  402db4:	str	w0, [sp, #156]
  402db8:	ldr	w1, [sp, #156]
  402dbc:	ldr	w0, [sp, #160]
  402dc0:	cmp	w1, w0
  402dc4:	b.lt	402d94 <ferror@plt+0x1494>  // b.tstop
  402dc8:	ldr	x2, [sp, #176]
  402dcc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402dd0:	movk	x0, #0xcccd
  402dd4:	umulh	x0, x2, x0
  402dd8:	lsr	x1, x0, #3
  402ddc:	mov	x0, x1
  402de0:	lsl	x0, x0, #2
  402de4:	add	x0, x0, x1
  402de8:	lsl	x0, x0, #1
  402dec:	sub	x1, x2, x0
  402df0:	mov	w0, w1
  402df4:	str	w0, [sp, #92]
  402df8:	ldr	x1, [sp, #144]
  402dfc:	ldr	x0, [sp, #136]
  402e00:	udiv	x0, x1, x0
  402e04:	str	x0, [sp, #80]
  402e08:	ldr	x1, [sp, #176]
  402e0c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402e10:	movk	x0, #0xcccd
  402e14:	umulh	x0, x1, x0
  402e18:	lsr	x0, x0, #3
  402e1c:	str	x0, [sp, #176]
  402e20:	ldr	x1, [sp, #136]
  402e24:	mov	x0, x1
  402e28:	lsl	x0, x0, #2
  402e2c:	add	x0, x0, x1
  402e30:	lsl	x0, x0, #1
  402e34:	str	x0, [sp, #136]
  402e38:	ldr	w0, [sp, #92]
  402e3c:	cmp	w0, #0x0
  402e40:	b.eq	402e64 <ferror@plt+0x1564>  // b.none
  402e44:	ldr	x1, [sp, #56]
  402e48:	ldr	w0, [sp, #92]
  402e4c:	ldr	x2, [sp, #80]
  402e50:	udiv	x0, x2, x0
  402e54:	udiv	x1, x1, x0
  402e58:	ldr	x0, [sp, #64]
  402e5c:	add	x0, x1, x0
  402e60:	str	x0, [sp, #64]
  402e64:	ldr	x0, [sp, #176]
  402e68:	cmp	x0, #0x0
  402e6c:	b.ne	402dc8 <ferror@plt+0x14c8>  // b.any
  402e70:	b	402e80 <ferror@plt+0x1580>
  402e74:	nop
  402e78:	b	402e80 <ferror@plt+0x1580>
  402e7c:	nop
  402e80:	ldr	x1, [sp, #64]
  402e84:	ldr	x0, [sp, #32]
  402e88:	str	x1, [x0]
  402e8c:	ldr	w0, [sp, #168]
  402e90:	cmp	w0, #0x0
  402e94:	b.ge	402eac <ferror@plt+0x15ac>  // b.tcont
  402e98:	bl	4018a0 <__errno_location@plt>
  402e9c:	mov	x1, x0
  402ea0:	ldr	w0, [sp, #168]
  402ea4:	neg	w0, w0
  402ea8:	str	w0, [x1]
  402eac:	ldr	w0, [sp, #168]
  402eb0:	ldp	x29, x30, [sp], #192
  402eb4:	ret
  402eb8:	stp	x29, x30, [sp, #-32]!
  402ebc:	mov	x29, sp
  402ec0:	str	x0, [sp, #24]
  402ec4:	str	x1, [sp, #16]
  402ec8:	mov	x2, #0x0                   	// #0
  402ecc:	ldr	x1, [sp, #16]
  402ed0:	ldr	x0, [sp, #24]
  402ed4:	bl	402848 <ferror@plt+0xf48>
  402ed8:	ldp	x29, x30, [sp], #32
  402edc:	ret
  402ee0:	stp	x29, x30, [sp, #-48]!
  402ee4:	mov	x29, sp
  402ee8:	str	x0, [sp, #24]
  402eec:	str	x1, [sp, #16]
  402ef0:	ldr	x0, [sp, #24]
  402ef4:	str	x0, [sp, #40]
  402ef8:	b	402f08 <ferror@plt+0x1608>
  402efc:	ldr	x0, [sp, #40]
  402f00:	add	x0, x0, #0x1
  402f04:	str	x0, [sp, #40]
  402f08:	ldr	x0, [sp, #40]
  402f0c:	cmp	x0, #0x0
  402f10:	b.eq	402f54 <ferror@plt+0x1654>  // b.none
  402f14:	ldr	x0, [sp, #40]
  402f18:	ldrsb	w0, [x0]
  402f1c:	cmp	w0, #0x0
  402f20:	b.eq	402f54 <ferror@plt+0x1654>  // b.none
  402f24:	bl	401760 <__ctype_b_loc@plt>
  402f28:	ldr	x1, [x0]
  402f2c:	ldr	x0, [sp, #40]
  402f30:	ldrsb	w0, [x0]
  402f34:	and	w0, w0, #0xff
  402f38:	and	x0, x0, #0xff
  402f3c:	lsl	x0, x0, #1
  402f40:	add	x0, x1, x0
  402f44:	ldrh	w0, [x0]
  402f48:	and	w0, w0, #0x800
  402f4c:	cmp	w0, #0x0
  402f50:	b.ne	402efc <ferror@plt+0x15fc>  // b.any
  402f54:	ldr	x0, [sp, #16]
  402f58:	cmp	x0, #0x0
  402f5c:	b.eq	402f6c <ferror@plt+0x166c>  // b.none
  402f60:	ldr	x0, [sp, #16]
  402f64:	ldr	x1, [sp, #40]
  402f68:	str	x1, [x0]
  402f6c:	ldr	x0, [sp, #40]
  402f70:	cmp	x0, #0x0
  402f74:	b.eq	402fa0 <ferror@plt+0x16a0>  // b.none
  402f78:	ldr	x1, [sp, #40]
  402f7c:	ldr	x0, [sp, #24]
  402f80:	cmp	x1, x0
  402f84:	b.ls	402fa0 <ferror@plt+0x16a0>  // b.plast
  402f88:	ldr	x0, [sp, #40]
  402f8c:	ldrsb	w0, [x0]
  402f90:	cmp	w0, #0x0
  402f94:	b.ne	402fa0 <ferror@plt+0x16a0>  // b.any
  402f98:	mov	w0, #0x1                   	// #1
  402f9c:	b	402fa4 <ferror@plt+0x16a4>
  402fa0:	mov	w0, #0x0                   	// #0
  402fa4:	ldp	x29, x30, [sp], #48
  402fa8:	ret
  402fac:	stp	x29, x30, [sp, #-48]!
  402fb0:	mov	x29, sp
  402fb4:	str	x0, [sp, #24]
  402fb8:	str	x1, [sp, #16]
  402fbc:	ldr	x0, [sp, #24]
  402fc0:	str	x0, [sp, #40]
  402fc4:	b	402fd4 <ferror@plt+0x16d4>
  402fc8:	ldr	x0, [sp, #40]
  402fcc:	add	x0, x0, #0x1
  402fd0:	str	x0, [sp, #40]
  402fd4:	ldr	x0, [sp, #40]
  402fd8:	cmp	x0, #0x0
  402fdc:	b.eq	403020 <ferror@plt+0x1720>  // b.none
  402fe0:	ldr	x0, [sp, #40]
  402fe4:	ldrsb	w0, [x0]
  402fe8:	cmp	w0, #0x0
  402fec:	b.eq	403020 <ferror@plt+0x1720>  // b.none
  402ff0:	bl	401760 <__ctype_b_loc@plt>
  402ff4:	ldr	x1, [x0]
  402ff8:	ldr	x0, [sp, #40]
  402ffc:	ldrsb	w0, [x0]
  403000:	and	w0, w0, #0xff
  403004:	and	x0, x0, #0xff
  403008:	lsl	x0, x0, #1
  40300c:	add	x0, x1, x0
  403010:	ldrh	w0, [x0]
  403014:	and	w0, w0, #0x1000
  403018:	cmp	w0, #0x0
  40301c:	b.ne	402fc8 <ferror@plt+0x16c8>  // b.any
  403020:	ldr	x0, [sp, #16]
  403024:	cmp	x0, #0x0
  403028:	b.eq	403038 <ferror@plt+0x1738>  // b.none
  40302c:	ldr	x0, [sp, #16]
  403030:	ldr	x1, [sp, #40]
  403034:	str	x1, [x0]
  403038:	ldr	x0, [sp, #40]
  40303c:	cmp	x0, #0x0
  403040:	b.eq	40306c <ferror@plt+0x176c>  // b.none
  403044:	ldr	x1, [sp, #40]
  403048:	ldr	x0, [sp, #24]
  40304c:	cmp	x1, x0
  403050:	b.ls	40306c <ferror@plt+0x176c>  // b.plast
  403054:	ldr	x0, [sp, #40]
  403058:	ldrsb	w0, [x0]
  40305c:	cmp	w0, #0x0
  403060:	b.ne	40306c <ferror@plt+0x176c>  // b.any
  403064:	mov	w0, #0x1                   	// #1
  403068:	b	403070 <ferror@plt+0x1770>
  40306c:	mov	w0, #0x0                   	// #0
  403070:	ldp	x29, x30, [sp], #48
  403074:	ret
  403078:	stp	x29, x30, [sp, #-256]!
  40307c:	mov	x29, sp
  403080:	str	x0, [sp, #24]
  403084:	str	x1, [sp, #16]
  403088:	str	x2, [sp, #208]
  40308c:	str	x3, [sp, #216]
  403090:	str	x4, [sp, #224]
  403094:	str	x5, [sp, #232]
  403098:	str	x6, [sp, #240]
  40309c:	str	x7, [sp, #248]
  4030a0:	str	q0, [sp, #80]
  4030a4:	str	q1, [sp, #96]
  4030a8:	str	q2, [sp, #112]
  4030ac:	str	q3, [sp, #128]
  4030b0:	str	q4, [sp, #144]
  4030b4:	str	q5, [sp, #160]
  4030b8:	str	q6, [sp, #176]
  4030bc:	str	q7, [sp, #192]
  4030c0:	add	x0, sp, #0x100
  4030c4:	str	x0, [sp, #32]
  4030c8:	add	x0, sp, #0x100
  4030cc:	str	x0, [sp, #40]
  4030d0:	add	x0, sp, #0xd0
  4030d4:	str	x0, [sp, #48]
  4030d8:	mov	w0, #0xffffffd0            	// #-48
  4030dc:	str	w0, [sp, #56]
  4030e0:	mov	w0, #0xffffff80            	// #-128
  4030e4:	str	w0, [sp, #60]
  4030e8:	ldr	w1, [sp, #56]
  4030ec:	ldr	x0, [sp, #32]
  4030f0:	cmp	w1, #0x0
  4030f4:	b.lt	403108 <ferror@plt+0x1808>  // b.tstop
  4030f8:	add	x1, x0, #0xf
  4030fc:	and	x1, x1, #0xfffffffffffffff8
  403100:	str	x1, [sp, #32]
  403104:	b	403138 <ferror@plt+0x1838>
  403108:	add	w2, w1, #0x8
  40310c:	str	w2, [sp, #56]
  403110:	ldr	w2, [sp, #56]
  403114:	cmp	w2, #0x0
  403118:	b.le	40312c <ferror@plt+0x182c>
  40311c:	add	x1, x0, #0xf
  403120:	and	x1, x1, #0xfffffffffffffff8
  403124:	str	x1, [sp, #32]
  403128:	b	403138 <ferror@plt+0x1838>
  40312c:	ldr	x2, [sp, #40]
  403130:	sxtw	x0, w1
  403134:	add	x0, x2, x0
  403138:	ldr	x0, [x0]
  40313c:	str	x0, [sp, #72]
  403140:	ldr	x0, [sp, #72]
  403144:	cmp	x0, #0x0
  403148:	b.eq	4031e8 <ferror@plt+0x18e8>  // b.none
  40314c:	ldr	w1, [sp, #56]
  403150:	ldr	x0, [sp, #32]
  403154:	cmp	w1, #0x0
  403158:	b.lt	40316c <ferror@plt+0x186c>  // b.tstop
  40315c:	add	x1, x0, #0xf
  403160:	and	x1, x1, #0xfffffffffffffff8
  403164:	str	x1, [sp, #32]
  403168:	b	40319c <ferror@plt+0x189c>
  40316c:	add	w2, w1, #0x8
  403170:	str	w2, [sp, #56]
  403174:	ldr	w2, [sp, #56]
  403178:	cmp	w2, #0x0
  40317c:	b.le	403190 <ferror@plt+0x1890>
  403180:	add	x1, x0, #0xf
  403184:	and	x1, x1, #0xfffffffffffffff8
  403188:	str	x1, [sp, #32]
  40318c:	b	40319c <ferror@plt+0x189c>
  403190:	ldr	x2, [sp, #40]
  403194:	sxtw	x0, w1
  403198:	add	x0, x2, x0
  40319c:	ldr	x0, [x0]
  4031a0:	str	x0, [sp, #64]
  4031a4:	ldr	x0, [sp, #64]
  4031a8:	cmp	x0, #0x0
  4031ac:	b.eq	4031f0 <ferror@plt+0x18f0>  // b.none
  4031b0:	ldr	x1, [sp, #72]
  4031b4:	ldr	x0, [sp, #24]
  4031b8:	bl	401740 <strcmp@plt>
  4031bc:	cmp	w0, #0x0
  4031c0:	b.ne	4031cc <ferror@plt+0x18cc>  // b.any
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	b	403218 <ferror@plt+0x1918>
  4031cc:	ldr	x1, [sp, #64]
  4031d0:	ldr	x0, [sp, #24]
  4031d4:	bl	401740 <strcmp@plt>
  4031d8:	cmp	w0, #0x0
  4031dc:	b.ne	4030e8 <ferror@plt+0x17e8>  // b.any
  4031e0:	mov	w0, #0x0                   	// #0
  4031e4:	b	403218 <ferror@plt+0x1918>
  4031e8:	nop
  4031ec:	b	4031f4 <ferror@plt+0x18f4>
  4031f0:	nop
  4031f4:	adrp	x0, 417000 <ferror@plt+0x15700>
  4031f8:	add	x0, x0, #0x208
  4031fc:	ldr	w4, [x0]
  403200:	ldr	x3, [sp, #24]
  403204:	ldr	x2, [sp, #16]
  403208:	adrp	x0, 405000 <ferror@plt+0x3700>
  40320c:	add	x1, x0, #0x8e8
  403210:	mov	w0, w4
  403214:	bl	401850 <errx@plt>
  403218:	ldp	x29, x30, [sp], #256
  40321c:	ret
  403220:	sub	sp, sp, #0x20
  403224:	str	x0, [sp, #24]
  403228:	str	x1, [sp, #16]
  40322c:	str	w2, [sp, #12]
  403230:	b	403260 <ferror@plt+0x1960>
  403234:	ldr	x0, [sp, #24]
  403238:	ldrsb	w1, [x0]
  40323c:	ldr	w0, [sp, #12]
  403240:	sxtb	w0, w0
  403244:	cmp	w1, w0
  403248:	b.ne	403254 <ferror@plt+0x1954>  // b.any
  40324c:	ldr	x0, [sp, #24]
  403250:	b	403288 <ferror@plt+0x1988>
  403254:	ldr	x0, [sp, #24]
  403258:	add	x0, x0, #0x1
  40325c:	str	x0, [sp, #24]
  403260:	ldr	x0, [sp, #16]
  403264:	sub	x1, x0, #0x1
  403268:	str	x1, [sp, #16]
  40326c:	cmp	x0, #0x0
  403270:	b.eq	403284 <ferror@plt+0x1984>  // b.none
  403274:	ldr	x0, [sp, #24]
  403278:	ldrsb	w0, [x0]
  40327c:	cmp	w0, #0x0
  403280:	b.ne	403234 <ferror@plt+0x1934>  // b.any
  403284:	mov	x0, #0x0                   	// #0
  403288:	add	sp, sp, #0x20
  40328c:	ret
  403290:	stp	x29, x30, [sp, #-48]!
  403294:	mov	x29, sp
  403298:	str	x0, [sp, #24]
  40329c:	str	x1, [sp, #16]
  4032a0:	ldr	x1, [sp, #16]
  4032a4:	ldr	x0, [sp, #24]
  4032a8:	bl	4033e4 <ferror@plt+0x1ae4>
  4032ac:	str	w0, [sp, #44]
  4032b0:	ldr	w0, [sp, #44]
  4032b4:	cmn	w0, #0x8, lsl #12
  4032b8:	b.lt	4032cc <ferror@plt+0x19cc>  // b.tstop
  4032bc:	ldr	w1, [sp, #44]
  4032c0:	mov	w0, #0x7fff                	// #32767
  4032c4:	cmp	w1, w0
  4032c8:	b.le	403300 <ferror@plt+0x1a00>
  4032cc:	bl	4018a0 <__errno_location@plt>
  4032d0:	mov	x1, x0
  4032d4:	mov	w0, #0x22                  	// #34
  4032d8:	str	w0, [x1]
  4032dc:	adrp	x0, 417000 <ferror@plt+0x15700>
  4032e0:	add	x0, x0, #0x208
  4032e4:	ldr	w4, [x0]
  4032e8:	ldr	x3, [sp, #24]
  4032ec:	ldr	x2, [sp, #16]
  4032f0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4032f4:	add	x1, x0, #0x8e8
  4032f8:	mov	w0, w4
  4032fc:	bl	4018e0 <err@plt>
  403300:	ldr	w0, [sp, #44]
  403304:	sxth	w0, w0
  403308:	ldp	x29, x30, [sp], #48
  40330c:	ret
  403310:	stp	x29, x30, [sp, #-64]!
  403314:	mov	x29, sp
  403318:	str	x0, [sp, #40]
  40331c:	str	x1, [sp, #32]
  403320:	str	w2, [sp, #28]
  403324:	ldr	w2, [sp, #28]
  403328:	ldr	x1, [sp, #32]
  40332c:	ldr	x0, [sp, #40]
  403330:	bl	403464 <ferror@plt+0x1b64>
  403334:	str	w0, [sp, #60]
  403338:	ldr	w1, [sp, #60]
  40333c:	mov	w0, #0xffff                	// #65535
  403340:	cmp	w1, w0
  403344:	b.ls	40337c <ferror@plt+0x1a7c>  // b.plast
  403348:	bl	4018a0 <__errno_location@plt>
  40334c:	mov	x1, x0
  403350:	mov	w0, #0x22                  	// #34
  403354:	str	w0, [x1]
  403358:	adrp	x0, 417000 <ferror@plt+0x15700>
  40335c:	add	x0, x0, #0x208
  403360:	ldr	w4, [x0]
  403364:	ldr	x3, [sp, #40]
  403368:	ldr	x2, [sp, #32]
  40336c:	adrp	x0, 405000 <ferror@plt+0x3700>
  403370:	add	x1, x0, #0x8e8
  403374:	mov	w0, w4
  403378:	bl	4018e0 <err@plt>
  40337c:	ldr	w0, [sp, #60]
  403380:	and	w0, w0, #0xffff
  403384:	ldp	x29, x30, [sp], #64
  403388:	ret
  40338c:	stp	x29, x30, [sp, #-32]!
  403390:	mov	x29, sp
  403394:	str	x0, [sp, #24]
  403398:	str	x1, [sp, #16]
  40339c:	mov	w2, #0xa                   	// #10
  4033a0:	ldr	x1, [sp, #16]
  4033a4:	ldr	x0, [sp, #24]
  4033a8:	bl	403310 <ferror@plt+0x1a10>
  4033ac:	and	w0, w0, #0xffff
  4033b0:	ldp	x29, x30, [sp], #32
  4033b4:	ret
  4033b8:	stp	x29, x30, [sp, #-32]!
  4033bc:	mov	x29, sp
  4033c0:	str	x0, [sp, #24]
  4033c4:	str	x1, [sp, #16]
  4033c8:	mov	w2, #0x10                  	// #16
  4033cc:	ldr	x1, [sp, #16]
  4033d0:	ldr	x0, [sp, #24]
  4033d4:	bl	403310 <ferror@plt+0x1a10>
  4033d8:	and	w0, w0, #0xffff
  4033dc:	ldp	x29, x30, [sp], #32
  4033e0:	ret
  4033e4:	stp	x29, x30, [sp, #-48]!
  4033e8:	mov	x29, sp
  4033ec:	str	x0, [sp, #24]
  4033f0:	str	x1, [sp, #16]
  4033f4:	ldr	x1, [sp, #16]
  4033f8:	ldr	x0, [sp, #24]
  4033fc:	bl	40352c <ferror@plt+0x1c2c>
  403400:	str	x0, [sp, #40]
  403404:	ldr	x1, [sp, #40]
  403408:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40340c:	cmp	x1, x0
  403410:	b.lt	403424 <ferror@plt+0x1b24>  // b.tstop
  403414:	ldr	x1, [sp, #40]
  403418:	mov	x0, #0x7fffffff            	// #2147483647
  40341c:	cmp	x1, x0
  403420:	b.le	403458 <ferror@plt+0x1b58>
  403424:	bl	4018a0 <__errno_location@plt>
  403428:	mov	x1, x0
  40342c:	mov	w0, #0x22                  	// #34
  403430:	str	w0, [x1]
  403434:	adrp	x0, 417000 <ferror@plt+0x15700>
  403438:	add	x0, x0, #0x208
  40343c:	ldr	w4, [x0]
  403440:	ldr	x3, [sp, #24]
  403444:	ldr	x2, [sp, #16]
  403448:	adrp	x0, 405000 <ferror@plt+0x3700>
  40344c:	add	x1, x0, #0x8e8
  403450:	mov	w0, w4
  403454:	bl	4018e0 <err@plt>
  403458:	ldr	x0, [sp, #40]
  40345c:	ldp	x29, x30, [sp], #48
  403460:	ret
  403464:	stp	x29, x30, [sp, #-64]!
  403468:	mov	x29, sp
  40346c:	str	x0, [sp, #40]
  403470:	str	x1, [sp, #32]
  403474:	str	w2, [sp, #28]
  403478:	ldr	w2, [sp, #28]
  40347c:	ldr	x1, [sp, #32]
  403480:	ldr	x0, [sp, #40]
  403484:	bl	40362c <ferror@plt+0x1d2c>
  403488:	str	x0, [sp, #56]
  40348c:	ldr	x1, [sp, #56]
  403490:	mov	x0, #0xffffffff            	// #4294967295
  403494:	cmp	x1, x0
  403498:	b.ls	4034d0 <ferror@plt+0x1bd0>  // b.plast
  40349c:	bl	4018a0 <__errno_location@plt>
  4034a0:	mov	x1, x0
  4034a4:	mov	w0, #0x22                  	// #34
  4034a8:	str	w0, [x1]
  4034ac:	adrp	x0, 417000 <ferror@plt+0x15700>
  4034b0:	add	x0, x0, #0x208
  4034b4:	ldr	w4, [x0]
  4034b8:	ldr	x3, [sp, #40]
  4034bc:	ldr	x2, [sp, #32]
  4034c0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4034c4:	add	x1, x0, #0x8e8
  4034c8:	mov	w0, w4
  4034cc:	bl	4018e0 <err@plt>
  4034d0:	ldr	x0, [sp, #56]
  4034d4:	ldp	x29, x30, [sp], #64
  4034d8:	ret
  4034dc:	stp	x29, x30, [sp, #-32]!
  4034e0:	mov	x29, sp
  4034e4:	str	x0, [sp, #24]
  4034e8:	str	x1, [sp, #16]
  4034ec:	mov	w2, #0xa                   	// #10
  4034f0:	ldr	x1, [sp, #16]
  4034f4:	ldr	x0, [sp, #24]
  4034f8:	bl	403464 <ferror@plt+0x1b64>
  4034fc:	ldp	x29, x30, [sp], #32
  403500:	ret
  403504:	stp	x29, x30, [sp, #-32]!
  403508:	mov	x29, sp
  40350c:	str	x0, [sp, #24]
  403510:	str	x1, [sp, #16]
  403514:	mov	w2, #0x10                  	// #16
  403518:	ldr	x1, [sp, #16]
  40351c:	ldr	x0, [sp, #24]
  403520:	bl	403464 <ferror@plt+0x1b64>
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	stp	x29, x30, [sp, #-48]!
  403530:	mov	x29, sp
  403534:	str	x0, [sp, #24]
  403538:	str	x1, [sp, #16]
  40353c:	str	xzr, [sp, #32]
  403540:	bl	4018a0 <__errno_location@plt>
  403544:	str	wzr, [x0]
  403548:	ldr	x0, [sp, #24]
  40354c:	cmp	x0, #0x0
  403550:	b.eq	4035c0 <ferror@plt+0x1cc0>  // b.none
  403554:	ldr	x0, [sp, #24]
  403558:	ldrsb	w0, [x0]
  40355c:	cmp	w0, #0x0
  403560:	b.eq	4035c0 <ferror@plt+0x1cc0>  // b.none
  403564:	add	x0, sp, #0x20
  403568:	mov	w2, #0xa                   	// #10
  40356c:	mov	x1, x0
  403570:	ldr	x0, [sp, #24]
  403574:	bl	401590 <strtoimax@plt>
  403578:	str	x0, [sp, #40]
  40357c:	bl	4018a0 <__errno_location@plt>
  403580:	ldr	w0, [x0]
  403584:	cmp	w0, #0x0
  403588:	b.ne	4035c8 <ferror@plt+0x1cc8>  // b.any
  40358c:	ldr	x0, [sp, #32]
  403590:	ldr	x1, [sp, #24]
  403594:	cmp	x1, x0
  403598:	b.eq	4035c8 <ferror@plt+0x1cc8>  // b.none
  40359c:	ldr	x0, [sp, #32]
  4035a0:	cmp	x0, #0x0
  4035a4:	b.eq	4035b8 <ferror@plt+0x1cb8>  // b.none
  4035a8:	ldr	x0, [sp, #32]
  4035ac:	ldrsb	w0, [x0]
  4035b0:	cmp	w0, #0x0
  4035b4:	b.ne	4035c8 <ferror@plt+0x1cc8>  // b.any
  4035b8:	ldr	x0, [sp, #40]
  4035bc:	b	403624 <ferror@plt+0x1d24>
  4035c0:	nop
  4035c4:	b	4035cc <ferror@plt+0x1ccc>
  4035c8:	nop
  4035cc:	bl	4018a0 <__errno_location@plt>
  4035d0:	ldr	w0, [x0]
  4035d4:	cmp	w0, #0x22
  4035d8:	b.ne	403600 <ferror@plt+0x1d00>  // b.any
  4035dc:	adrp	x0, 417000 <ferror@plt+0x15700>
  4035e0:	add	x0, x0, #0x208
  4035e4:	ldr	w4, [x0]
  4035e8:	ldr	x3, [sp, #24]
  4035ec:	ldr	x2, [sp, #16]
  4035f0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4035f4:	add	x1, x0, #0x8e8
  4035f8:	mov	w0, w4
  4035fc:	bl	4018e0 <err@plt>
  403600:	adrp	x0, 417000 <ferror@plt+0x15700>
  403604:	add	x0, x0, #0x208
  403608:	ldr	w4, [x0]
  40360c:	ldr	x3, [sp, #24]
  403610:	ldr	x2, [sp, #16]
  403614:	adrp	x0, 405000 <ferror@plt+0x3700>
  403618:	add	x1, x0, #0x8e8
  40361c:	mov	w0, w4
  403620:	bl	401850 <errx@plt>
  403624:	ldp	x29, x30, [sp], #48
  403628:	ret
  40362c:	stp	x29, x30, [sp, #-64]!
  403630:	mov	x29, sp
  403634:	str	x0, [sp, #40]
  403638:	str	x1, [sp, #32]
  40363c:	str	w2, [sp, #28]
  403640:	str	xzr, [sp, #48]
  403644:	bl	4018a0 <__errno_location@plt>
  403648:	str	wzr, [x0]
  40364c:	ldr	x0, [sp, #40]
  403650:	cmp	x0, #0x0
  403654:	b.eq	4036c4 <ferror@plt+0x1dc4>  // b.none
  403658:	ldr	x0, [sp, #40]
  40365c:	ldrsb	w0, [x0]
  403660:	cmp	w0, #0x0
  403664:	b.eq	4036c4 <ferror@plt+0x1dc4>  // b.none
  403668:	add	x0, sp, #0x30
  40366c:	ldr	w2, [sp, #28]
  403670:	mov	x1, x0
  403674:	ldr	x0, [sp, #40]
  403678:	bl	4016f0 <strtoumax@plt>
  40367c:	str	x0, [sp, #56]
  403680:	bl	4018a0 <__errno_location@plt>
  403684:	ldr	w0, [x0]
  403688:	cmp	w0, #0x0
  40368c:	b.ne	4036cc <ferror@plt+0x1dcc>  // b.any
  403690:	ldr	x0, [sp, #48]
  403694:	ldr	x1, [sp, #40]
  403698:	cmp	x1, x0
  40369c:	b.eq	4036cc <ferror@plt+0x1dcc>  // b.none
  4036a0:	ldr	x0, [sp, #48]
  4036a4:	cmp	x0, #0x0
  4036a8:	b.eq	4036bc <ferror@plt+0x1dbc>  // b.none
  4036ac:	ldr	x0, [sp, #48]
  4036b0:	ldrsb	w0, [x0]
  4036b4:	cmp	w0, #0x0
  4036b8:	b.ne	4036cc <ferror@plt+0x1dcc>  // b.any
  4036bc:	ldr	x0, [sp, #56]
  4036c0:	b	403728 <ferror@plt+0x1e28>
  4036c4:	nop
  4036c8:	b	4036d0 <ferror@plt+0x1dd0>
  4036cc:	nop
  4036d0:	bl	4018a0 <__errno_location@plt>
  4036d4:	ldr	w0, [x0]
  4036d8:	cmp	w0, #0x22
  4036dc:	b.ne	403704 <ferror@plt+0x1e04>  // b.any
  4036e0:	adrp	x0, 417000 <ferror@plt+0x15700>
  4036e4:	add	x0, x0, #0x208
  4036e8:	ldr	w4, [x0]
  4036ec:	ldr	x3, [sp, #40]
  4036f0:	ldr	x2, [sp, #32]
  4036f4:	adrp	x0, 405000 <ferror@plt+0x3700>
  4036f8:	add	x1, x0, #0x8e8
  4036fc:	mov	w0, w4
  403700:	bl	4018e0 <err@plt>
  403704:	adrp	x0, 417000 <ferror@plt+0x15700>
  403708:	add	x0, x0, #0x208
  40370c:	ldr	w4, [x0]
  403710:	ldr	x3, [sp, #40]
  403714:	ldr	x2, [sp, #32]
  403718:	adrp	x0, 405000 <ferror@plt+0x3700>
  40371c:	add	x1, x0, #0x8e8
  403720:	mov	w0, w4
  403724:	bl	401850 <errx@plt>
  403728:	ldp	x29, x30, [sp], #64
  40372c:	ret
  403730:	stp	x29, x30, [sp, #-32]!
  403734:	mov	x29, sp
  403738:	str	x0, [sp, #24]
  40373c:	str	x1, [sp, #16]
  403740:	mov	w2, #0xa                   	// #10
  403744:	ldr	x1, [sp, #16]
  403748:	ldr	x0, [sp, #24]
  40374c:	bl	40362c <ferror@plt+0x1d2c>
  403750:	ldp	x29, x30, [sp], #32
  403754:	ret
  403758:	stp	x29, x30, [sp, #-32]!
  40375c:	mov	x29, sp
  403760:	str	x0, [sp, #24]
  403764:	str	x1, [sp, #16]
  403768:	mov	w2, #0x10                  	// #16
  40376c:	ldr	x1, [sp, #16]
  403770:	ldr	x0, [sp, #24]
  403774:	bl	40362c <ferror@plt+0x1d2c>
  403778:	ldp	x29, x30, [sp], #32
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-48]!
  403784:	mov	x29, sp
  403788:	str	x0, [sp, #24]
  40378c:	str	x1, [sp, #16]
  403790:	str	xzr, [sp, #32]
  403794:	bl	4018a0 <__errno_location@plt>
  403798:	str	wzr, [x0]
  40379c:	ldr	x0, [sp, #24]
  4037a0:	cmp	x0, #0x0
  4037a4:	b.eq	403810 <ferror@plt+0x1f10>  // b.none
  4037a8:	ldr	x0, [sp, #24]
  4037ac:	ldrsb	w0, [x0]
  4037b0:	cmp	w0, #0x0
  4037b4:	b.eq	403810 <ferror@plt+0x1f10>  // b.none
  4037b8:	add	x0, sp, #0x20
  4037bc:	mov	x1, x0
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	bl	4015a0 <strtod@plt>
  4037c8:	str	d0, [sp, #40]
  4037cc:	bl	4018a0 <__errno_location@plt>
  4037d0:	ldr	w0, [x0]
  4037d4:	cmp	w0, #0x0
  4037d8:	b.ne	403818 <ferror@plt+0x1f18>  // b.any
  4037dc:	ldr	x0, [sp, #32]
  4037e0:	ldr	x1, [sp, #24]
  4037e4:	cmp	x1, x0
  4037e8:	b.eq	403818 <ferror@plt+0x1f18>  // b.none
  4037ec:	ldr	x0, [sp, #32]
  4037f0:	cmp	x0, #0x0
  4037f4:	b.eq	403808 <ferror@plt+0x1f08>  // b.none
  4037f8:	ldr	x0, [sp, #32]
  4037fc:	ldrsb	w0, [x0]
  403800:	cmp	w0, #0x0
  403804:	b.ne	403818 <ferror@plt+0x1f18>  // b.any
  403808:	ldr	d0, [sp, #40]
  40380c:	b	403874 <ferror@plt+0x1f74>
  403810:	nop
  403814:	b	40381c <ferror@plt+0x1f1c>
  403818:	nop
  40381c:	bl	4018a0 <__errno_location@plt>
  403820:	ldr	w0, [x0]
  403824:	cmp	w0, #0x22
  403828:	b.ne	403850 <ferror@plt+0x1f50>  // b.any
  40382c:	adrp	x0, 417000 <ferror@plt+0x15700>
  403830:	add	x0, x0, #0x208
  403834:	ldr	w4, [x0]
  403838:	ldr	x3, [sp, #24]
  40383c:	ldr	x2, [sp, #16]
  403840:	adrp	x0, 405000 <ferror@plt+0x3700>
  403844:	add	x1, x0, #0x8e8
  403848:	mov	w0, w4
  40384c:	bl	4018e0 <err@plt>
  403850:	adrp	x0, 417000 <ferror@plt+0x15700>
  403854:	add	x0, x0, #0x208
  403858:	ldr	w4, [x0]
  40385c:	ldr	x3, [sp, #24]
  403860:	ldr	x2, [sp, #16]
  403864:	adrp	x0, 405000 <ferror@plt+0x3700>
  403868:	add	x1, x0, #0x8e8
  40386c:	mov	w0, w4
  403870:	bl	401850 <errx@plt>
  403874:	ldp	x29, x30, [sp], #48
  403878:	ret
  40387c:	stp	x29, x30, [sp, #-48]!
  403880:	mov	x29, sp
  403884:	str	x0, [sp, #24]
  403888:	str	x1, [sp, #16]
  40388c:	str	xzr, [sp, #32]
  403890:	bl	4018a0 <__errno_location@plt>
  403894:	str	wzr, [x0]
  403898:	ldr	x0, [sp, #24]
  40389c:	cmp	x0, #0x0
  4038a0:	b.eq	403910 <ferror@plt+0x2010>  // b.none
  4038a4:	ldr	x0, [sp, #24]
  4038a8:	ldrsb	w0, [x0]
  4038ac:	cmp	w0, #0x0
  4038b0:	b.eq	403910 <ferror@plt+0x2010>  // b.none
  4038b4:	add	x0, sp, #0x20
  4038b8:	mov	w2, #0xa                   	// #10
  4038bc:	mov	x1, x0
  4038c0:	ldr	x0, [sp, #24]
  4038c4:	bl	401770 <strtol@plt>
  4038c8:	str	x0, [sp, #40]
  4038cc:	bl	4018a0 <__errno_location@plt>
  4038d0:	ldr	w0, [x0]
  4038d4:	cmp	w0, #0x0
  4038d8:	b.ne	403918 <ferror@plt+0x2018>  // b.any
  4038dc:	ldr	x0, [sp, #32]
  4038e0:	ldr	x1, [sp, #24]
  4038e4:	cmp	x1, x0
  4038e8:	b.eq	403918 <ferror@plt+0x2018>  // b.none
  4038ec:	ldr	x0, [sp, #32]
  4038f0:	cmp	x0, #0x0
  4038f4:	b.eq	403908 <ferror@plt+0x2008>  // b.none
  4038f8:	ldr	x0, [sp, #32]
  4038fc:	ldrsb	w0, [x0]
  403900:	cmp	w0, #0x0
  403904:	b.ne	403918 <ferror@plt+0x2018>  // b.any
  403908:	ldr	x0, [sp, #40]
  40390c:	b	403974 <ferror@plt+0x2074>
  403910:	nop
  403914:	b	40391c <ferror@plt+0x201c>
  403918:	nop
  40391c:	bl	4018a0 <__errno_location@plt>
  403920:	ldr	w0, [x0]
  403924:	cmp	w0, #0x22
  403928:	b.ne	403950 <ferror@plt+0x2050>  // b.any
  40392c:	adrp	x0, 417000 <ferror@plt+0x15700>
  403930:	add	x0, x0, #0x208
  403934:	ldr	w4, [x0]
  403938:	ldr	x3, [sp, #24]
  40393c:	ldr	x2, [sp, #16]
  403940:	adrp	x0, 405000 <ferror@plt+0x3700>
  403944:	add	x1, x0, #0x8e8
  403948:	mov	w0, w4
  40394c:	bl	4018e0 <err@plt>
  403950:	adrp	x0, 417000 <ferror@plt+0x15700>
  403954:	add	x0, x0, #0x208
  403958:	ldr	w4, [x0]
  40395c:	ldr	x3, [sp, #24]
  403960:	ldr	x2, [sp, #16]
  403964:	adrp	x0, 405000 <ferror@plt+0x3700>
  403968:	add	x1, x0, #0x8e8
  40396c:	mov	w0, w4
  403970:	bl	401850 <errx@plt>
  403974:	ldp	x29, x30, [sp], #48
  403978:	ret
  40397c:	stp	x29, x30, [sp, #-48]!
  403980:	mov	x29, sp
  403984:	str	x0, [sp, #24]
  403988:	str	x1, [sp, #16]
  40398c:	str	xzr, [sp, #32]
  403990:	bl	4018a0 <__errno_location@plt>
  403994:	str	wzr, [x0]
  403998:	ldr	x0, [sp, #24]
  40399c:	cmp	x0, #0x0
  4039a0:	b.eq	403a10 <ferror@plt+0x2110>  // b.none
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	ldrsb	w0, [x0]
  4039ac:	cmp	w0, #0x0
  4039b0:	b.eq	403a10 <ferror@plt+0x2110>  // b.none
  4039b4:	add	x0, sp, #0x20
  4039b8:	mov	w2, #0xa                   	// #10
  4039bc:	mov	x1, x0
  4039c0:	ldr	x0, [sp, #24]
  4039c4:	bl	401540 <strtoul@plt>
  4039c8:	str	x0, [sp, #40]
  4039cc:	bl	4018a0 <__errno_location@plt>
  4039d0:	ldr	w0, [x0]
  4039d4:	cmp	w0, #0x0
  4039d8:	b.ne	403a18 <ferror@plt+0x2118>  // b.any
  4039dc:	ldr	x0, [sp, #32]
  4039e0:	ldr	x1, [sp, #24]
  4039e4:	cmp	x1, x0
  4039e8:	b.eq	403a18 <ferror@plt+0x2118>  // b.none
  4039ec:	ldr	x0, [sp, #32]
  4039f0:	cmp	x0, #0x0
  4039f4:	b.eq	403a08 <ferror@plt+0x2108>  // b.none
  4039f8:	ldr	x0, [sp, #32]
  4039fc:	ldrsb	w0, [x0]
  403a00:	cmp	w0, #0x0
  403a04:	b.ne	403a18 <ferror@plt+0x2118>  // b.any
  403a08:	ldr	x0, [sp, #40]
  403a0c:	b	403a74 <ferror@plt+0x2174>
  403a10:	nop
  403a14:	b	403a1c <ferror@plt+0x211c>
  403a18:	nop
  403a1c:	bl	4018a0 <__errno_location@plt>
  403a20:	ldr	w0, [x0]
  403a24:	cmp	w0, #0x22
  403a28:	b.ne	403a50 <ferror@plt+0x2150>  // b.any
  403a2c:	adrp	x0, 417000 <ferror@plt+0x15700>
  403a30:	add	x0, x0, #0x208
  403a34:	ldr	w4, [x0]
  403a38:	ldr	x3, [sp, #24]
  403a3c:	ldr	x2, [sp, #16]
  403a40:	adrp	x0, 405000 <ferror@plt+0x3700>
  403a44:	add	x1, x0, #0x8e8
  403a48:	mov	w0, w4
  403a4c:	bl	4018e0 <err@plt>
  403a50:	adrp	x0, 417000 <ferror@plt+0x15700>
  403a54:	add	x0, x0, #0x208
  403a58:	ldr	w4, [x0]
  403a5c:	ldr	x3, [sp, #24]
  403a60:	ldr	x2, [sp, #16]
  403a64:	adrp	x0, 405000 <ferror@plt+0x3700>
  403a68:	add	x1, x0, #0x8e8
  403a6c:	mov	w0, w4
  403a70:	bl	401850 <errx@plt>
  403a74:	ldp	x29, x30, [sp], #48
  403a78:	ret
  403a7c:	stp	x29, x30, [sp, #-48]!
  403a80:	mov	x29, sp
  403a84:	str	x0, [sp, #24]
  403a88:	str	x1, [sp, #16]
  403a8c:	add	x0, sp, #0x28
  403a90:	mov	x1, x0
  403a94:	ldr	x0, [sp, #24]
  403a98:	bl	402eb8 <ferror@plt+0x15b8>
  403a9c:	cmp	w0, #0x0
  403aa0:	b.ne	403aac <ferror@plt+0x21ac>  // b.any
  403aa4:	ldr	x0, [sp, #40]
  403aa8:	b	403b04 <ferror@plt+0x2204>
  403aac:	bl	4018a0 <__errno_location@plt>
  403ab0:	ldr	w0, [x0]
  403ab4:	cmp	w0, #0x0
  403ab8:	b.eq	403ae0 <ferror@plt+0x21e0>  // b.none
  403abc:	adrp	x0, 417000 <ferror@plt+0x15700>
  403ac0:	add	x0, x0, #0x208
  403ac4:	ldr	w4, [x0]
  403ac8:	ldr	x3, [sp, #24]
  403acc:	ldr	x2, [sp, #16]
  403ad0:	adrp	x0, 405000 <ferror@plt+0x3700>
  403ad4:	add	x1, x0, #0x8e8
  403ad8:	mov	w0, w4
  403adc:	bl	4018e0 <err@plt>
  403ae0:	adrp	x0, 417000 <ferror@plt+0x15700>
  403ae4:	add	x0, x0, #0x208
  403ae8:	ldr	w4, [x0]
  403aec:	ldr	x3, [sp, #24]
  403af0:	ldr	x2, [sp, #16]
  403af4:	adrp	x0, 405000 <ferror@plt+0x3700>
  403af8:	add	x1, x0, #0x8e8
  403afc:	mov	w0, w4
  403b00:	bl	401850 <errx@plt>
  403b04:	ldp	x29, x30, [sp], #48
  403b08:	ret
  403b0c:	stp	x29, x30, [sp, #-64]!
  403b10:	mov	x29, sp
  403b14:	str	x0, [sp, #40]
  403b18:	str	x1, [sp, #32]
  403b1c:	str	x2, [sp, #24]
  403b20:	ldr	x1, [sp, #24]
  403b24:	ldr	x0, [sp, #40]
  403b28:	bl	403780 <ferror@plt+0x1e80>
  403b2c:	str	d0, [sp, #56]
  403b30:	ldr	d0, [sp, #56]
  403b34:	fcvtzs	d0, d0
  403b38:	ldr	x0, [sp, #32]
  403b3c:	str	d0, [x0]
  403b40:	ldr	x0, [sp, #32]
  403b44:	ldr	d0, [x0]
  403b48:	scvtf	d0, d0
  403b4c:	ldr	d1, [sp, #56]
  403b50:	fsub	d0, d1, d0
  403b54:	mov	x0, #0x848000000000        	// #145685290680320
  403b58:	movk	x0, #0x412e, lsl #48
  403b5c:	fmov	d1, x0
  403b60:	fmul	d0, d0, d1
  403b64:	fcvtzs	d0, d0
  403b68:	ldr	x0, [sp, #32]
  403b6c:	str	d0, [x0, #8]
  403b70:	nop
  403b74:	ldp	x29, x30, [sp], #64
  403b78:	ret
  403b7c:	sub	sp, sp, #0x20
  403b80:	str	w0, [sp, #12]
  403b84:	str	x1, [sp]
  403b88:	strh	wzr, [sp, #30]
  403b8c:	ldr	w0, [sp, #12]
  403b90:	and	w0, w0, #0xf000
  403b94:	cmp	w0, #0x4, lsl #12
  403b98:	b.ne	403bc0 <ferror@plt+0x22c0>  // b.any
  403b9c:	ldrh	w0, [sp, #30]
  403ba0:	add	w1, w0, #0x1
  403ba4:	strh	w1, [sp, #30]
  403ba8:	and	x0, x0, #0xffff
  403bac:	ldr	x1, [sp]
  403bb0:	add	x0, x1, x0
  403bb4:	mov	w1, #0x64                  	// #100
  403bb8:	strb	w1, [x0]
  403bbc:	b	403cf4 <ferror@plt+0x23f4>
  403bc0:	ldr	w0, [sp, #12]
  403bc4:	and	w0, w0, #0xf000
  403bc8:	cmp	w0, #0xa, lsl #12
  403bcc:	b.ne	403bf4 <ferror@plt+0x22f4>  // b.any
  403bd0:	ldrh	w0, [sp, #30]
  403bd4:	add	w1, w0, #0x1
  403bd8:	strh	w1, [sp, #30]
  403bdc:	and	x0, x0, #0xffff
  403be0:	ldr	x1, [sp]
  403be4:	add	x0, x1, x0
  403be8:	mov	w1, #0x6c                  	// #108
  403bec:	strb	w1, [x0]
  403bf0:	b	403cf4 <ferror@plt+0x23f4>
  403bf4:	ldr	w0, [sp, #12]
  403bf8:	and	w0, w0, #0xf000
  403bfc:	cmp	w0, #0x2, lsl #12
  403c00:	b.ne	403c28 <ferror@plt+0x2328>  // b.any
  403c04:	ldrh	w0, [sp, #30]
  403c08:	add	w1, w0, #0x1
  403c0c:	strh	w1, [sp, #30]
  403c10:	and	x0, x0, #0xffff
  403c14:	ldr	x1, [sp]
  403c18:	add	x0, x1, x0
  403c1c:	mov	w1, #0x63                  	// #99
  403c20:	strb	w1, [x0]
  403c24:	b	403cf4 <ferror@plt+0x23f4>
  403c28:	ldr	w0, [sp, #12]
  403c2c:	and	w0, w0, #0xf000
  403c30:	cmp	w0, #0x6, lsl #12
  403c34:	b.ne	403c5c <ferror@plt+0x235c>  // b.any
  403c38:	ldrh	w0, [sp, #30]
  403c3c:	add	w1, w0, #0x1
  403c40:	strh	w1, [sp, #30]
  403c44:	and	x0, x0, #0xffff
  403c48:	ldr	x1, [sp]
  403c4c:	add	x0, x1, x0
  403c50:	mov	w1, #0x62                  	// #98
  403c54:	strb	w1, [x0]
  403c58:	b	403cf4 <ferror@plt+0x23f4>
  403c5c:	ldr	w0, [sp, #12]
  403c60:	and	w0, w0, #0xf000
  403c64:	cmp	w0, #0xc, lsl #12
  403c68:	b.ne	403c90 <ferror@plt+0x2390>  // b.any
  403c6c:	ldrh	w0, [sp, #30]
  403c70:	add	w1, w0, #0x1
  403c74:	strh	w1, [sp, #30]
  403c78:	and	x0, x0, #0xffff
  403c7c:	ldr	x1, [sp]
  403c80:	add	x0, x1, x0
  403c84:	mov	w1, #0x73                  	// #115
  403c88:	strb	w1, [x0]
  403c8c:	b	403cf4 <ferror@plt+0x23f4>
  403c90:	ldr	w0, [sp, #12]
  403c94:	and	w0, w0, #0xf000
  403c98:	cmp	w0, #0x1, lsl #12
  403c9c:	b.ne	403cc4 <ferror@plt+0x23c4>  // b.any
  403ca0:	ldrh	w0, [sp, #30]
  403ca4:	add	w1, w0, #0x1
  403ca8:	strh	w1, [sp, #30]
  403cac:	and	x0, x0, #0xffff
  403cb0:	ldr	x1, [sp]
  403cb4:	add	x0, x1, x0
  403cb8:	mov	w1, #0x70                  	// #112
  403cbc:	strb	w1, [x0]
  403cc0:	b	403cf4 <ferror@plt+0x23f4>
  403cc4:	ldr	w0, [sp, #12]
  403cc8:	and	w0, w0, #0xf000
  403ccc:	cmp	w0, #0x8, lsl #12
  403cd0:	b.ne	403cf4 <ferror@plt+0x23f4>  // b.any
  403cd4:	ldrh	w0, [sp, #30]
  403cd8:	add	w1, w0, #0x1
  403cdc:	strh	w1, [sp, #30]
  403ce0:	and	x0, x0, #0xffff
  403ce4:	ldr	x1, [sp]
  403ce8:	add	x0, x1, x0
  403cec:	mov	w1, #0x2d                  	// #45
  403cf0:	strb	w1, [x0]
  403cf4:	ldr	w0, [sp, #12]
  403cf8:	and	w0, w0, #0x100
  403cfc:	cmp	w0, #0x0
  403d00:	b.eq	403d0c <ferror@plt+0x240c>  // b.none
  403d04:	mov	w0, #0x72                  	// #114
  403d08:	b	403d10 <ferror@plt+0x2410>
  403d0c:	mov	w0, #0x2d                  	// #45
  403d10:	ldrh	w1, [sp, #30]
  403d14:	add	w2, w1, #0x1
  403d18:	strh	w2, [sp, #30]
  403d1c:	and	x1, x1, #0xffff
  403d20:	ldr	x2, [sp]
  403d24:	add	x1, x2, x1
  403d28:	strb	w0, [x1]
  403d2c:	ldr	w0, [sp, #12]
  403d30:	and	w0, w0, #0x80
  403d34:	cmp	w0, #0x0
  403d38:	b.eq	403d44 <ferror@plt+0x2444>  // b.none
  403d3c:	mov	w0, #0x77                  	// #119
  403d40:	b	403d48 <ferror@plt+0x2448>
  403d44:	mov	w0, #0x2d                  	// #45
  403d48:	ldrh	w1, [sp, #30]
  403d4c:	add	w2, w1, #0x1
  403d50:	strh	w2, [sp, #30]
  403d54:	and	x1, x1, #0xffff
  403d58:	ldr	x2, [sp]
  403d5c:	add	x1, x2, x1
  403d60:	strb	w0, [x1]
  403d64:	ldr	w0, [sp, #12]
  403d68:	and	w0, w0, #0x800
  403d6c:	cmp	w0, #0x0
  403d70:	b.eq	403d94 <ferror@plt+0x2494>  // b.none
  403d74:	ldr	w0, [sp, #12]
  403d78:	and	w0, w0, #0x40
  403d7c:	cmp	w0, #0x0
  403d80:	b.eq	403d8c <ferror@plt+0x248c>  // b.none
  403d84:	mov	w0, #0x73                  	// #115
  403d88:	b	403db0 <ferror@plt+0x24b0>
  403d8c:	mov	w0, #0x53                  	// #83
  403d90:	b	403db0 <ferror@plt+0x24b0>
  403d94:	ldr	w0, [sp, #12]
  403d98:	and	w0, w0, #0x40
  403d9c:	cmp	w0, #0x0
  403da0:	b.eq	403dac <ferror@plt+0x24ac>  // b.none
  403da4:	mov	w0, #0x78                  	// #120
  403da8:	b	403db0 <ferror@plt+0x24b0>
  403dac:	mov	w0, #0x2d                  	// #45
  403db0:	ldrh	w1, [sp, #30]
  403db4:	add	w2, w1, #0x1
  403db8:	strh	w2, [sp, #30]
  403dbc:	and	x1, x1, #0xffff
  403dc0:	ldr	x2, [sp]
  403dc4:	add	x1, x2, x1
  403dc8:	strb	w0, [x1]
  403dcc:	ldr	w0, [sp, #12]
  403dd0:	and	w0, w0, #0x20
  403dd4:	cmp	w0, #0x0
  403dd8:	b.eq	403de4 <ferror@plt+0x24e4>  // b.none
  403ddc:	mov	w0, #0x72                  	// #114
  403de0:	b	403de8 <ferror@plt+0x24e8>
  403de4:	mov	w0, #0x2d                  	// #45
  403de8:	ldrh	w1, [sp, #30]
  403dec:	add	w2, w1, #0x1
  403df0:	strh	w2, [sp, #30]
  403df4:	and	x1, x1, #0xffff
  403df8:	ldr	x2, [sp]
  403dfc:	add	x1, x2, x1
  403e00:	strb	w0, [x1]
  403e04:	ldr	w0, [sp, #12]
  403e08:	and	w0, w0, #0x10
  403e0c:	cmp	w0, #0x0
  403e10:	b.eq	403e1c <ferror@plt+0x251c>  // b.none
  403e14:	mov	w0, #0x77                  	// #119
  403e18:	b	403e20 <ferror@plt+0x2520>
  403e1c:	mov	w0, #0x2d                  	// #45
  403e20:	ldrh	w1, [sp, #30]
  403e24:	add	w2, w1, #0x1
  403e28:	strh	w2, [sp, #30]
  403e2c:	and	x1, x1, #0xffff
  403e30:	ldr	x2, [sp]
  403e34:	add	x1, x2, x1
  403e38:	strb	w0, [x1]
  403e3c:	ldr	w0, [sp, #12]
  403e40:	and	w0, w0, #0x400
  403e44:	cmp	w0, #0x0
  403e48:	b.eq	403e6c <ferror@plt+0x256c>  // b.none
  403e4c:	ldr	w0, [sp, #12]
  403e50:	and	w0, w0, #0x8
  403e54:	cmp	w0, #0x0
  403e58:	b.eq	403e64 <ferror@plt+0x2564>  // b.none
  403e5c:	mov	w0, #0x73                  	// #115
  403e60:	b	403e88 <ferror@plt+0x2588>
  403e64:	mov	w0, #0x53                  	// #83
  403e68:	b	403e88 <ferror@plt+0x2588>
  403e6c:	ldr	w0, [sp, #12]
  403e70:	and	w0, w0, #0x8
  403e74:	cmp	w0, #0x0
  403e78:	b.eq	403e84 <ferror@plt+0x2584>  // b.none
  403e7c:	mov	w0, #0x78                  	// #120
  403e80:	b	403e88 <ferror@plt+0x2588>
  403e84:	mov	w0, #0x2d                  	// #45
  403e88:	ldrh	w1, [sp, #30]
  403e8c:	add	w2, w1, #0x1
  403e90:	strh	w2, [sp, #30]
  403e94:	and	x1, x1, #0xffff
  403e98:	ldr	x2, [sp]
  403e9c:	add	x1, x2, x1
  403ea0:	strb	w0, [x1]
  403ea4:	ldr	w0, [sp, #12]
  403ea8:	and	w0, w0, #0x4
  403eac:	cmp	w0, #0x0
  403eb0:	b.eq	403ebc <ferror@plt+0x25bc>  // b.none
  403eb4:	mov	w0, #0x72                  	// #114
  403eb8:	b	403ec0 <ferror@plt+0x25c0>
  403ebc:	mov	w0, #0x2d                  	// #45
  403ec0:	ldrh	w1, [sp, #30]
  403ec4:	add	w2, w1, #0x1
  403ec8:	strh	w2, [sp, #30]
  403ecc:	and	x1, x1, #0xffff
  403ed0:	ldr	x2, [sp]
  403ed4:	add	x1, x2, x1
  403ed8:	strb	w0, [x1]
  403edc:	ldr	w0, [sp, #12]
  403ee0:	and	w0, w0, #0x2
  403ee4:	cmp	w0, #0x0
  403ee8:	b.eq	403ef4 <ferror@plt+0x25f4>  // b.none
  403eec:	mov	w0, #0x77                  	// #119
  403ef0:	b	403ef8 <ferror@plt+0x25f8>
  403ef4:	mov	w0, #0x2d                  	// #45
  403ef8:	ldrh	w1, [sp, #30]
  403efc:	add	w2, w1, #0x1
  403f00:	strh	w2, [sp, #30]
  403f04:	and	x1, x1, #0xffff
  403f08:	ldr	x2, [sp]
  403f0c:	add	x1, x2, x1
  403f10:	strb	w0, [x1]
  403f14:	ldr	w0, [sp, #12]
  403f18:	and	w0, w0, #0x200
  403f1c:	cmp	w0, #0x0
  403f20:	b.eq	403f44 <ferror@plt+0x2644>  // b.none
  403f24:	ldr	w0, [sp, #12]
  403f28:	and	w0, w0, #0x1
  403f2c:	cmp	w0, #0x0
  403f30:	b.eq	403f3c <ferror@plt+0x263c>  // b.none
  403f34:	mov	w0, #0x74                  	// #116
  403f38:	b	403f60 <ferror@plt+0x2660>
  403f3c:	mov	w0, #0x54                  	// #84
  403f40:	b	403f60 <ferror@plt+0x2660>
  403f44:	ldr	w0, [sp, #12]
  403f48:	and	w0, w0, #0x1
  403f4c:	cmp	w0, #0x0
  403f50:	b.eq	403f5c <ferror@plt+0x265c>  // b.none
  403f54:	mov	w0, #0x78                  	// #120
  403f58:	b	403f60 <ferror@plt+0x2660>
  403f5c:	mov	w0, #0x2d                  	// #45
  403f60:	ldrh	w1, [sp, #30]
  403f64:	add	w2, w1, #0x1
  403f68:	strh	w2, [sp, #30]
  403f6c:	and	x1, x1, #0xffff
  403f70:	ldr	x2, [sp]
  403f74:	add	x1, x2, x1
  403f78:	strb	w0, [x1]
  403f7c:	ldrh	w0, [sp, #30]
  403f80:	ldr	x1, [sp]
  403f84:	add	x0, x1, x0
  403f88:	strb	wzr, [x0]
  403f8c:	ldr	x0, [sp]
  403f90:	add	sp, sp, #0x20
  403f94:	ret
  403f98:	sub	sp, sp, #0x20
  403f9c:	str	x0, [sp, #8]
  403fa0:	mov	w0, #0xa                   	// #10
  403fa4:	str	w0, [sp, #28]
  403fa8:	b	403fd0 <ferror@plt+0x26d0>
  403fac:	ldr	w0, [sp, #28]
  403fb0:	mov	x1, #0x1                   	// #1
  403fb4:	lsl	x0, x1, x0
  403fb8:	ldr	x1, [sp, #8]
  403fbc:	cmp	x1, x0
  403fc0:	b.cc	403fe0 <ferror@plt+0x26e0>  // b.lo, b.ul, b.last
  403fc4:	ldr	w0, [sp, #28]
  403fc8:	add	w0, w0, #0xa
  403fcc:	str	w0, [sp, #28]
  403fd0:	ldr	w0, [sp, #28]
  403fd4:	cmp	w0, #0x3c
  403fd8:	b.le	403fac <ferror@plt+0x26ac>
  403fdc:	b	403fe4 <ferror@plt+0x26e4>
  403fe0:	nop
  403fe4:	ldr	w0, [sp, #28]
  403fe8:	sub	w0, w0, #0xa
  403fec:	add	sp, sp, #0x20
  403ff0:	ret
  403ff4:	stp	x29, x30, [sp, #-128]!
  403ff8:	mov	x29, sp
  403ffc:	str	w0, [sp, #28]
  404000:	str	x1, [sp, #16]
  404004:	adrp	x0, 405000 <ferror@plt+0x3700>
  404008:	add	x0, x0, #0x8f8
  40400c:	str	x0, [sp, #88]
  404010:	add	x0, sp, #0x20
  404014:	str	x0, [sp, #104]
  404018:	ldr	w0, [sp, #28]
  40401c:	and	w0, w0, #0x2
  404020:	cmp	w0, #0x0
  404024:	b.eq	40403c <ferror@plt+0x273c>  // b.none
  404028:	ldr	x0, [sp, #104]
  40402c:	add	x1, x0, #0x1
  404030:	str	x1, [sp, #104]
  404034:	mov	w1, #0x20                  	// #32
  404038:	strb	w1, [x0]
  40403c:	ldr	x0, [sp, #16]
  404040:	bl	403f98 <ferror@plt+0x2698>
  404044:	str	w0, [sp, #84]
  404048:	ldr	w0, [sp, #84]
  40404c:	cmp	w0, #0x0
  404050:	b.eq	40407c <ferror@plt+0x277c>  // b.none
  404054:	ldr	w0, [sp, #84]
  404058:	mov	w1, #0x6667                	// #26215
  40405c:	movk	w1, #0x6666, lsl #16
  404060:	smull	x1, w0, w1
  404064:	lsr	x1, x1, #32
  404068:	asr	w1, w1, #2
  40406c:	asr	w0, w0, #31
  404070:	sub	w0, w1, w0
  404074:	sxtw	x0, w0
  404078:	b	404080 <ferror@plt+0x2780>
  40407c:	mov	x0, #0x0                   	// #0
  404080:	ldr	x1, [sp, #88]
  404084:	add	x0, x1, x0
  404088:	ldrb	w0, [x0]
  40408c:	strb	w0, [sp, #83]
  404090:	ldr	w0, [sp, #84]
  404094:	cmp	w0, #0x0
  404098:	b.eq	4040ac <ferror@plt+0x27ac>  // b.none
  40409c:	ldr	w0, [sp, #84]
  4040a0:	ldr	x1, [sp, #16]
  4040a4:	lsr	x0, x1, x0
  4040a8:	b	4040b0 <ferror@plt+0x27b0>
  4040ac:	ldr	x0, [sp, #16]
  4040b0:	str	w0, [sp, #124]
  4040b4:	ldr	w0, [sp, #84]
  4040b8:	cmp	w0, #0x0
  4040bc:	b.eq	4040dc <ferror@plt+0x27dc>  // b.none
  4040c0:	ldr	w0, [sp, #84]
  4040c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4040c8:	lsl	x0, x1, x0
  4040cc:	mvn	x1, x0
  4040d0:	ldr	x0, [sp, #16]
  4040d4:	and	x0, x1, x0
  4040d8:	b	4040e0 <ferror@plt+0x27e0>
  4040dc:	mov	x0, #0x0                   	// #0
  4040e0:	str	x0, [sp, #112]
  4040e4:	ldr	x0, [sp, #104]
  4040e8:	add	x1, x0, #0x1
  4040ec:	str	x1, [sp, #104]
  4040f0:	ldrb	w1, [sp, #83]
  4040f4:	strb	w1, [x0]
  4040f8:	ldr	w0, [sp, #28]
  4040fc:	and	w0, w0, #0x1
  404100:	cmp	w0, #0x0
  404104:	b.eq	40413c <ferror@plt+0x283c>  // b.none
  404108:	ldrsb	w0, [sp, #83]
  40410c:	cmp	w0, #0x42
  404110:	b.eq	40413c <ferror@plt+0x283c>  // b.none
  404114:	ldr	x0, [sp, #104]
  404118:	add	x1, x0, #0x1
  40411c:	str	x1, [sp, #104]
  404120:	mov	w1, #0x69                  	// #105
  404124:	strb	w1, [x0]
  404128:	ldr	x0, [sp, #104]
  40412c:	add	x1, x0, #0x1
  404130:	str	x1, [sp, #104]
  404134:	mov	w1, #0x42                  	// #66
  404138:	strb	w1, [x0]
  40413c:	ldr	x0, [sp, #104]
  404140:	strb	wzr, [x0]
  404144:	ldr	x0, [sp, #112]
  404148:	cmp	x0, #0x0
  40414c:	b.eq	404224 <ferror@plt+0x2924>  // b.none
  404150:	ldr	w0, [sp, #28]
  404154:	and	w0, w0, #0x4
  404158:	cmp	w0, #0x0
  40415c:	b.eq	4041d4 <ferror@plt+0x28d4>  // b.none
  404160:	ldr	w0, [sp, #84]
  404164:	sub	w0, w0, #0xa
  404168:	ldr	x1, [sp, #112]
  40416c:	lsr	x0, x1, x0
  404170:	add	x1, x0, #0x5
  404174:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404178:	movk	x0, #0xcccd
  40417c:	umulh	x0, x1, x0
  404180:	lsr	x0, x0, #3
  404184:	str	x0, [sp, #112]
  404188:	ldr	x2, [sp, #112]
  40418c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404190:	movk	x0, #0xcccd
  404194:	umulh	x0, x2, x0
  404198:	lsr	x1, x0, #3
  40419c:	mov	x0, x1
  4041a0:	lsl	x0, x0, #2
  4041a4:	add	x0, x0, x1
  4041a8:	lsl	x0, x0, #1
  4041ac:	sub	x1, x2, x0
  4041b0:	cmp	x1, #0x0
  4041b4:	b.ne	404224 <ferror@plt+0x2924>  // b.any
  4041b8:	ldr	x1, [sp, #112]
  4041bc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4041c0:	movk	x0, #0xcccd
  4041c4:	umulh	x0, x1, x0
  4041c8:	lsr	x0, x0, #3
  4041cc:	str	x0, [sp, #112]
  4041d0:	b	404224 <ferror@plt+0x2924>
  4041d4:	ldr	w0, [sp, #84]
  4041d8:	sub	w0, w0, #0xa
  4041dc:	ldr	x1, [sp, #112]
  4041e0:	lsr	x0, x1, x0
  4041e4:	add	x0, x0, #0x32
  4041e8:	lsr	x1, x0, #2
  4041ec:	mov	x0, #0xf5c3                	// #62915
  4041f0:	movk	x0, #0x5c28, lsl #16
  4041f4:	movk	x0, #0xc28f, lsl #32
  4041f8:	movk	x0, #0x28f5, lsl #48
  4041fc:	umulh	x0, x1, x0
  404200:	lsr	x0, x0, #2
  404204:	str	x0, [sp, #112]
  404208:	ldr	x0, [sp, #112]
  40420c:	cmp	x0, #0xa
  404210:	b.ne	404224 <ferror@plt+0x2924>  // b.any
  404214:	ldr	w0, [sp, #124]
  404218:	add	w0, w0, #0x1
  40421c:	str	w0, [sp, #124]
  404220:	str	xzr, [sp, #112]
  404224:	ldr	x0, [sp, #112]
  404228:	cmp	x0, #0x0
  40422c:	b.eq	4042b0 <ferror@plt+0x29b0>  // b.none
  404230:	bl	401600 <localeconv@plt>
  404234:	str	x0, [sp, #72]
  404238:	ldr	x0, [sp, #72]
  40423c:	cmp	x0, #0x0
  404240:	b.eq	404250 <ferror@plt+0x2950>  // b.none
  404244:	ldr	x0, [sp, #72]
  404248:	ldr	x0, [x0]
  40424c:	b	404254 <ferror@plt+0x2954>
  404250:	mov	x0, #0x0                   	// #0
  404254:	str	x0, [sp, #96]
  404258:	ldr	x0, [sp, #96]
  40425c:	cmp	x0, #0x0
  404260:	b.eq	404274 <ferror@plt+0x2974>  // b.none
  404264:	ldr	x0, [sp, #96]
  404268:	ldrsb	w0, [x0]
  40426c:	cmp	w0, #0x0
  404270:	b.ne	404280 <ferror@plt+0x2980>  // b.any
  404274:	adrp	x0, 405000 <ferror@plt+0x3700>
  404278:	add	x0, x0, #0x900
  40427c:	str	x0, [sp, #96]
  404280:	add	x0, sp, #0x20
  404284:	add	x7, sp, #0x28
  404288:	mov	x6, x0
  40428c:	ldr	x5, [sp, #112]
  404290:	ldr	x4, [sp, #96]
  404294:	ldr	w3, [sp, #124]
  404298:	adrp	x0, 405000 <ferror@plt+0x3700>
  40429c:	add	x2, x0, #0x908
  4042a0:	mov	x1, #0x20                  	// #32
  4042a4:	mov	x0, x7
  4042a8:	bl	4015f0 <snprintf@plt>
  4042ac:	b	4042d4 <ferror@plt+0x29d4>
  4042b0:	add	x0, sp, #0x20
  4042b4:	add	x5, sp, #0x28
  4042b8:	mov	x4, x0
  4042bc:	ldr	w3, [sp, #124]
  4042c0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4042c4:	add	x2, x0, #0x918
  4042c8:	mov	x1, #0x20                  	// #32
  4042cc:	mov	x0, x5
  4042d0:	bl	4015f0 <snprintf@plt>
  4042d4:	add	x0, sp, #0x28
  4042d8:	bl	4016c0 <strdup@plt>
  4042dc:	ldp	x29, x30, [sp], #128
  4042e0:	ret
  4042e4:	stp	x29, x30, [sp, #-96]!
  4042e8:	mov	x29, sp
  4042ec:	str	x0, [sp, #40]
  4042f0:	str	x1, [sp, #32]
  4042f4:	str	x2, [sp, #24]
  4042f8:	str	x3, [sp, #16]
  4042fc:	str	xzr, [sp, #88]
  404300:	str	xzr, [sp, #72]
  404304:	ldr	x0, [sp, #40]
  404308:	cmp	x0, #0x0
  40430c:	b.eq	404344 <ferror@plt+0x2a44>  // b.none
  404310:	ldr	x0, [sp, #40]
  404314:	ldrsb	w0, [x0]
  404318:	cmp	w0, #0x0
  40431c:	b.eq	404344 <ferror@plt+0x2a44>  // b.none
  404320:	ldr	x0, [sp, #32]
  404324:	cmp	x0, #0x0
  404328:	b.eq	404344 <ferror@plt+0x2a44>  // b.none
  40432c:	ldr	x0, [sp, #24]
  404330:	cmp	x0, #0x0
  404334:	b.eq	404344 <ferror@plt+0x2a44>  // b.none
  404338:	ldr	x0, [sp, #16]
  40433c:	cmp	x0, #0x0
  404340:	b.ne	40434c <ferror@plt+0x2a4c>  // b.any
  404344:	mov	w0, #0xffffffff            	// #-1
  404348:	b	4044a0 <ferror@plt+0x2ba0>
  40434c:	ldr	x0, [sp, #40]
  404350:	str	x0, [sp, #80]
  404354:	b	404478 <ferror@plt+0x2b78>
  404358:	str	xzr, [sp, #64]
  40435c:	ldr	x1, [sp, #72]
  404360:	ldr	x0, [sp, #24]
  404364:	cmp	x1, x0
  404368:	b.cc	404374 <ferror@plt+0x2a74>  // b.lo, b.ul, b.last
  40436c:	mov	w0, #0xfffffffe            	// #-2
  404370:	b	4044a0 <ferror@plt+0x2ba0>
  404374:	ldr	x0, [sp, #88]
  404378:	cmp	x0, #0x0
  40437c:	b.ne	404388 <ferror@plt+0x2a88>  // b.any
  404380:	ldr	x0, [sp, #80]
  404384:	str	x0, [sp, #88]
  404388:	ldr	x0, [sp, #80]
  40438c:	ldrsb	w0, [x0]
  404390:	cmp	w0, #0x2c
  404394:	b.ne	4043a0 <ferror@plt+0x2aa0>  // b.any
  404398:	ldr	x0, [sp, #80]
  40439c:	str	x0, [sp, #64]
  4043a0:	ldr	x0, [sp, #80]
  4043a4:	add	x0, x0, #0x1
  4043a8:	ldrsb	w0, [x0]
  4043ac:	cmp	w0, #0x0
  4043b0:	b.ne	4043c0 <ferror@plt+0x2ac0>  // b.any
  4043b4:	ldr	x0, [sp, #80]
  4043b8:	add	x0, x0, #0x1
  4043bc:	str	x0, [sp, #64]
  4043c0:	ldr	x0, [sp, #88]
  4043c4:	cmp	x0, #0x0
  4043c8:	b.eq	404468 <ferror@plt+0x2b68>  // b.none
  4043cc:	ldr	x0, [sp, #64]
  4043d0:	cmp	x0, #0x0
  4043d4:	b.eq	404468 <ferror@plt+0x2b68>  // b.none
  4043d8:	ldr	x1, [sp, #64]
  4043dc:	ldr	x0, [sp, #88]
  4043e0:	cmp	x1, x0
  4043e4:	b.hi	4043f0 <ferror@plt+0x2af0>  // b.pmore
  4043e8:	mov	w0, #0xffffffff            	// #-1
  4043ec:	b	4044a0 <ferror@plt+0x2ba0>
  4043f0:	ldr	x1, [sp, #64]
  4043f4:	ldr	x0, [sp, #88]
  4043f8:	sub	x0, x1, x0
  4043fc:	ldr	x2, [sp, #16]
  404400:	mov	x1, x0
  404404:	ldr	x0, [sp, #88]
  404408:	blr	x2
  40440c:	str	w0, [sp, #60]
  404410:	ldr	w0, [sp, #60]
  404414:	cmn	w0, #0x1
  404418:	b.ne	404424 <ferror@plt+0x2b24>  // b.any
  40441c:	mov	w0, #0xffffffff            	// #-1
  404420:	b	4044a0 <ferror@plt+0x2ba0>
  404424:	ldr	x0, [sp, #72]
  404428:	add	x1, x0, #0x1
  40442c:	str	x1, [sp, #72]
  404430:	lsl	x0, x0, #2
  404434:	ldr	x1, [sp, #32]
  404438:	add	x0, x1, x0
  40443c:	ldr	w1, [sp, #60]
  404440:	str	w1, [x0]
  404444:	str	xzr, [sp, #88]
  404448:	ldr	x0, [sp, #64]
  40444c:	cmp	x0, #0x0
  404450:	b.eq	40446c <ferror@plt+0x2b6c>  // b.none
  404454:	ldr	x0, [sp, #64]
  404458:	ldrsb	w0, [x0]
  40445c:	cmp	w0, #0x0
  404460:	b.eq	404498 <ferror@plt+0x2b98>  // b.none
  404464:	b	40446c <ferror@plt+0x2b6c>
  404468:	nop
  40446c:	ldr	x0, [sp, #80]
  404470:	add	x0, x0, #0x1
  404474:	str	x0, [sp, #80]
  404478:	ldr	x0, [sp, #80]
  40447c:	cmp	x0, #0x0
  404480:	b.eq	40449c <ferror@plt+0x2b9c>  // b.none
  404484:	ldr	x0, [sp, #80]
  404488:	ldrsb	w0, [x0]
  40448c:	cmp	w0, #0x0
  404490:	b.ne	404358 <ferror@plt+0x2a58>  // b.any
  404494:	b	40449c <ferror@plt+0x2b9c>
  404498:	nop
  40449c:	ldr	x0, [sp, #72]
  4044a0:	ldp	x29, x30, [sp], #96
  4044a4:	ret
  4044a8:	stp	x29, x30, [sp, #-80]!
  4044ac:	mov	x29, sp
  4044b0:	str	x0, [sp, #56]
  4044b4:	str	x1, [sp, #48]
  4044b8:	str	x2, [sp, #40]
  4044bc:	str	x3, [sp, #32]
  4044c0:	str	x4, [sp, #24]
  4044c4:	ldr	x0, [sp, #56]
  4044c8:	cmp	x0, #0x0
  4044cc:	b.eq	404500 <ferror@plt+0x2c00>  // b.none
  4044d0:	ldr	x0, [sp, #56]
  4044d4:	ldrsb	w0, [x0]
  4044d8:	cmp	w0, #0x0
  4044dc:	b.eq	404500 <ferror@plt+0x2c00>  // b.none
  4044e0:	ldr	x0, [sp, #32]
  4044e4:	cmp	x0, #0x0
  4044e8:	b.eq	404500 <ferror@plt+0x2c00>  // b.none
  4044ec:	ldr	x0, [sp, #32]
  4044f0:	ldr	x0, [x0]
  4044f4:	ldr	x1, [sp, #40]
  4044f8:	cmp	x1, x0
  4044fc:	b.cs	404508 <ferror@plt+0x2c08>  // b.hs, b.nlast
  404500:	mov	w0, #0xffffffff            	// #-1
  404504:	b	40459c <ferror@plt+0x2c9c>
  404508:	ldr	x0, [sp, #56]
  40450c:	ldrsb	w0, [x0]
  404510:	cmp	w0, #0x2b
  404514:	b.ne	404528 <ferror@plt+0x2c28>  // b.any
  404518:	ldr	x0, [sp, #56]
  40451c:	add	x0, x0, #0x1
  404520:	str	x0, [sp, #72]
  404524:	b	404538 <ferror@plt+0x2c38>
  404528:	ldr	x0, [sp, #56]
  40452c:	str	x0, [sp, #72]
  404530:	ldr	x0, [sp, #32]
  404534:	str	xzr, [x0]
  404538:	ldr	x0, [sp, #32]
  40453c:	ldr	x0, [x0]
  404540:	lsl	x0, x0, #2
  404544:	ldr	x1, [sp, #48]
  404548:	add	x4, x1, x0
  40454c:	ldr	x0, [sp, #32]
  404550:	ldr	x0, [x0]
  404554:	ldr	x1, [sp, #40]
  404558:	sub	x0, x1, x0
  40455c:	ldr	x3, [sp, #24]
  404560:	mov	x2, x0
  404564:	mov	x1, x4
  404568:	ldr	x0, [sp, #72]
  40456c:	bl	4042e4 <ferror@plt+0x29e4>
  404570:	str	w0, [sp, #68]
  404574:	ldr	w0, [sp, #68]
  404578:	cmp	w0, #0x0
  40457c:	b.le	404598 <ferror@plt+0x2c98>
  404580:	ldr	x0, [sp, #32]
  404584:	ldr	x1, [x0]
  404588:	ldrsw	x0, [sp, #68]
  40458c:	add	x1, x1, x0
  404590:	ldr	x0, [sp, #32]
  404594:	str	x1, [x0]
  404598:	ldr	w0, [sp, #68]
  40459c:	ldp	x29, x30, [sp], #80
  4045a0:	ret
  4045a4:	stp	x29, x30, [sp, #-80]!
  4045a8:	mov	x29, sp
  4045ac:	str	x0, [sp, #40]
  4045b0:	str	x1, [sp, #32]
  4045b4:	str	x2, [sp, #24]
  4045b8:	str	xzr, [sp, #72]
  4045bc:	ldr	x0, [sp, #40]
  4045c0:	cmp	x0, #0x0
  4045c4:	b.eq	4045e0 <ferror@plt+0x2ce0>  // b.none
  4045c8:	ldr	x0, [sp, #24]
  4045cc:	cmp	x0, #0x0
  4045d0:	b.eq	4045e0 <ferror@plt+0x2ce0>  // b.none
  4045d4:	ldr	x0, [sp, #32]
  4045d8:	cmp	x0, #0x0
  4045dc:	b.ne	4045e8 <ferror@plt+0x2ce8>  // b.any
  4045e0:	mov	w0, #0xffffffea            	// #-22
  4045e4:	b	404764 <ferror@plt+0x2e64>
  4045e8:	ldr	x0, [sp, #40]
  4045ec:	str	x0, [sp, #64]
  4045f0:	b	40473c <ferror@plt+0x2e3c>
  4045f4:	str	xzr, [sp, #56]
  4045f8:	ldr	x0, [sp, #72]
  4045fc:	cmp	x0, #0x0
  404600:	b.ne	40460c <ferror@plt+0x2d0c>  // b.any
  404604:	ldr	x0, [sp, #64]
  404608:	str	x0, [sp, #72]
  40460c:	ldr	x0, [sp, #64]
  404610:	ldrsb	w0, [x0]
  404614:	cmp	w0, #0x2c
  404618:	b.ne	404624 <ferror@plt+0x2d24>  // b.any
  40461c:	ldr	x0, [sp, #64]
  404620:	str	x0, [sp, #56]
  404624:	ldr	x0, [sp, #64]
  404628:	add	x0, x0, #0x1
  40462c:	ldrsb	w0, [x0]
  404630:	cmp	w0, #0x0
  404634:	b.ne	404644 <ferror@plt+0x2d44>  // b.any
  404638:	ldr	x0, [sp, #64]
  40463c:	add	x0, x0, #0x1
  404640:	str	x0, [sp, #56]
  404644:	ldr	x0, [sp, #72]
  404648:	cmp	x0, #0x0
  40464c:	b.eq	40472c <ferror@plt+0x2e2c>  // b.none
  404650:	ldr	x0, [sp, #56]
  404654:	cmp	x0, #0x0
  404658:	b.eq	40472c <ferror@plt+0x2e2c>  // b.none
  40465c:	ldr	x1, [sp, #56]
  404660:	ldr	x0, [sp, #72]
  404664:	cmp	x1, x0
  404668:	b.hi	404674 <ferror@plt+0x2d74>  // b.pmore
  40466c:	mov	w0, #0xffffffff            	// #-1
  404670:	b	404764 <ferror@plt+0x2e64>
  404674:	ldr	x1, [sp, #56]
  404678:	ldr	x0, [sp, #72]
  40467c:	sub	x0, x1, x0
  404680:	ldr	x2, [sp, #24]
  404684:	mov	x1, x0
  404688:	ldr	x0, [sp, #72]
  40468c:	blr	x2
  404690:	str	w0, [sp, #52]
  404694:	ldr	w0, [sp, #52]
  404698:	cmp	w0, #0x0
  40469c:	b.ge	4046a8 <ferror@plt+0x2da8>  // b.tcont
  4046a0:	ldr	w0, [sp, #52]
  4046a4:	b	404764 <ferror@plt+0x2e64>
  4046a8:	ldr	w0, [sp, #52]
  4046ac:	add	w1, w0, #0x7
  4046b0:	cmp	w0, #0x0
  4046b4:	csel	w0, w1, w0, lt  // lt = tstop
  4046b8:	asr	w0, w0, #3
  4046bc:	mov	w3, w0
  4046c0:	sxtw	x0, w3
  4046c4:	ldr	x1, [sp, #32]
  4046c8:	add	x0, x1, x0
  4046cc:	ldrsb	w2, [x0]
  4046d0:	ldr	w0, [sp, #52]
  4046d4:	negs	w1, w0
  4046d8:	and	w0, w0, #0x7
  4046dc:	and	w1, w1, #0x7
  4046e0:	csneg	w0, w0, w1, mi  // mi = first
  4046e4:	mov	w1, #0x1                   	// #1
  4046e8:	lsl	w0, w1, w0
  4046ec:	sxtb	w1, w0
  4046f0:	sxtw	x0, w3
  4046f4:	ldr	x3, [sp, #32]
  4046f8:	add	x0, x3, x0
  4046fc:	orr	w1, w2, w1
  404700:	sxtb	w1, w1
  404704:	strb	w1, [x0]
  404708:	str	xzr, [sp, #72]
  40470c:	ldr	x0, [sp, #56]
  404710:	cmp	x0, #0x0
  404714:	b.eq	404730 <ferror@plt+0x2e30>  // b.none
  404718:	ldr	x0, [sp, #56]
  40471c:	ldrsb	w0, [x0]
  404720:	cmp	w0, #0x0
  404724:	b.eq	40475c <ferror@plt+0x2e5c>  // b.none
  404728:	b	404730 <ferror@plt+0x2e30>
  40472c:	nop
  404730:	ldr	x0, [sp, #64]
  404734:	add	x0, x0, #0x1
  404738:	str	x0, [sp, #64]
  40473c:	ldr	x0, [sp, #64]
  404740:	cmp	x0, #0x0
  404744:	b.eq	404760 <ferror@plt+0x2e60>  // b.none
  404748:	ldr	x0, [sp, #64]
  40474c:	ldrsb	w0, [x0]
  404750:	cmp	w0, #0x0
  404754:	b.ne	4045f4 <ferror@plt+0x2cf4>  // b.any
  404758:	b	404760 <ferror@plt+0x2e60>
  40475c:	nop
  404760:	mov	w0, #0x0                   	// #0
  404764:	ldp	x29, x30, [sp], #80
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-80]!
  404770:	mov	x29, sp
  404774:	str	x0, [sp, #40]
  404778:	str	x1, [sp, #32]
  40477c:	str	x2, [sp, #24]
  404780:	str	xzr, [sp, #72]
  404784:	ldr	x0, [sp, #40]
  404788:	cmp	x0, #0x0
  40478c:	b.eq	4047a8 <ferror@plt+0x2ea8>  // b.none
  404790:	ldr	x0, [sp, #24]
  404794:	cmp	x0, #0x0
  404798:	b.eq	4047a8 <ferror@plt+0x2ea8>  // b.none
  40479c:	ldr	x0, [sp, #32]
  4047a0:	cmp	x0, #0x0
  4047a4:	b.ne	4047b0 <ferror@plt+0x2eb0>  // b.any
  4047a8:	mov	w0, #0xffffffea            	// #-22
  4047ac:	b	4048e4 <ferror@plt+0x2fe4>
  4047b0:	ldr	x0, [sp, #40]
  4047b4:	str	x0, [sp, #64]
  4047b8:	b	4048bc <ferror@plt+0x2fbc>
  4047bc:	str	xzr, [sp, #56]
  4047c0:	ldr	x0, [sp, #72]
  4047c4:	cmp	x0, #0x0
  4047c8:	b.ne	4047d4 <ferror@plt+0x2ed4>  // b.any
  4047cc:	ldr	x0, [sp, #64]
  4047d0:	str	x0, [sp, #72]
  4047d4:	ldr	x0, [sp, #64]
  4047d8:	ldrsb	w0, [x0]
  4047dc:	cmp	w0, #0x2c
  4047e0:	b.ne	4047ec <ferror@plt+0x2eec>  // b.any
  4047e4:	ldr	x0, [sp, #64]
  4047e8:	str	x0, [sp, #56]
  4047ec:	ldr	x0, [sp, #64]
  4047f0:	add	x0, x0, #0x1
  4047f4:	ldrsb	w0, [x0]
  4047f8:	cmp	w0, #0x0
  4047fc:	b.ne	40480c <ferror@plt+0x2f0c>  // b.any
  404800:	ldr	x0, [sp, #64]
  404804:	add	x0, x0, #0x1
  404808:	str	x0, [sp, #56]
  40480c:	ldr	x0, [sp, #72]
  404810:	cmp	x0, #0x0
  404814:	b.eq	4048ac <ferror@plt+0x2fac>  // b.none
  404818:	ldr	x0, [sp, #56]
  40481c:	cmp	x0, #0x0
  404820:	b.eq	4048ac <ferror@plt+0x2fac>  // b.none
  404824:	ldr	x1, [sp, #56]
  404828:	ldr	x0, [sp, #72]
  40482c:	cmp	x1, x0
  404830:	b.hi	40483c <ferror@plt+0x2f3c>  // b.pmore
  404834:	mov	w0, #0xffffffff            	// #-1
  404838:	b	4048e4 <ferror@plt+0x2fe4>
  40483c:	ldr	x1, [sp, #56]
  404840:	ldr	x0, [sp, #72]
  404844:	sub	x0, x1, x0
  404848:	ldr	x2, [sp, #24]
  40484c:	mov	x1, x0
  404850:	ldr	x0, [sp, #72]
  404854:	blr	x2
  404858:	str	x0, [sp, #48]
  40485c:	ldr	x0, [sp, #48]
  404860:	cmp	x0, #0x0
  404864:	b.ge	404870 <ferror@plt+0x2f70>  // b.tcont
  404868:	ldr	x0, [sp, #48]
  40486c:	b	4048e4 <ferror@plt+0x2fe4>
  404870:	ldr	x0, [sp, #32]
  404874:	ldr	x1, [x0]
  404878:	ldr	x0, [sp, #48]
  40487c:	orr	x1, x1, x0
  404880:	ldr	x0, [sp, #32]
  404884:	str	x1, [x0]
  404888:	str	xzr, [sp, #72]
  40488c:	ldr	x0, [sp, #56]
  404890:	cmp	x0, #0x0
  404894:	b.eq	4048b0 <ferror@plt+0x2fb0>  // b.none
  404898:	ldr	x0, [sp, #56]
  40489c:	ldrsb	w0, [x0]
  4048a0:	cmp	w0, #0x0
  4048a4:	b.eq	4048dc <ferror@plt+0x2fdc>  // b.none
  4048a8:	b	4048b0 <ferror@plt+0x2fb0>
  4048ac:	nop
  4048b0:	ldr	x0, [sp, #64]
  4048b4:	add	x0, x0, #0x1
  4048b8:	str	x0, [sp, #64]
  4048bc:	ldr	x0, [sp, #64]
  4048c0:	cmp	x0, #0x0
  4048c4:	b.eq	4048e0 <ferror@plt+0x2fe0>  // b.none
  4048c8:	ldr	x0, [sp, #64]
  4048cc:	ldrsb	w0, [x0]
  4048d0:	cmp	w0, #0x0
  4048d4:	b.ne	4047bc <ferror@plt+0x2ebc>  // b.any
  4048d8:	b	4048e0 <ferror@plt+0x2fe0>
  4048dc:	nop
  4048e0:	mov	w0, #0x0                   	// #0
  4048e4:	ldp	x29, x30, [sp], #80
  4048e8:	ret
  4048ec:	stp	x29, x30, [sp, #-64]!
  4048f0:	mov	x29, sp
  4048f4:	str	x0, [sp, #40]
  4048f8:	str	x1, [sp, #32]
  4048fc:	str	x2, [sp, #24]
  404900:	str	w3, [sp, #20]
  404904:	str	xzr, [sp, #56]
  404908:	ldr	x0, [sp, #40]
  40490c:	cmp	x0, #0x0
  404910:	b.ne	40491c <ferror@plt+0x301c>  // b.any
  404914:	mov	w0, #0x0                   	// #0
  404918:	b	404af8 <ferror@plt+0x31f8>
  40491c:	ldr	x0, [sp, #32]
  404920:	ldr	w1, [sp, #20]
  404924:	str	w1, [x0]
  404928:	ldr	x0, [sp, #32]
  40492c:	ldr	w1, [x0]
  404930:	ldr	x0, [sp, #24]
  404934:	str	w1, [x0]
  404938:	bl	4018a0 <__errno_location@plt>
  40493c:	str	wzr, [x0]
  404940:	ldr	x0, [sp, #40]
  404944:	ldrsb	w0, [x0]
  404948:	cmp	w0, #0x3a
  40494c:	b.ne	4049c0 <ferror@plt+0x30c0>  // b.any
  404950:	ldr	x0, [sp, #40]
  404954:	add	x0, x0, #0x1
  404958:	str	x0, [sp, #40]
  40495c:	add	x0, sp, #0x38
  404960:	mov	w2, #0xa                   	// #10
  404964:	mov	x1, x0
  404968:	ldr	x0, [sp, #40]
  40496c:	bl	401770 <strtol@plt>
  404970:	mov	w1, w0
  404974:	ldr	x0, [sp, #24]
  404978:	str	w1, [x0]
  40497c:	bl	4018a0 <__errno_location@plt>
  404980:	ldr	w0, [x0]
  404984:	cmp	w0, #0x0
  404988:	b.ne	4049b8 <ferror@plt+0x30b8>  // b.any
  40498c:	ldr	x0, [sp, #56]
  404990:	cmp	x0, #0x0
  404994:	b.eq	4049b8 <ferror@plt+0x30b8>  // b.none
  404998:	ldr	x0, [sp, #56]
  40499c:	ldrsb	w0, [x0]
  4049a0:	cmp	w0, #0x0
  4049a4:	b.ne	4049b8 <ferror@plt+0x30b8>  // b.any
  4049a8:	ldr	x0, [sp, #56]
  4049ac:	ldr	x1, [sp, #40]
  4049b0:	cmp	x1, x0
  4049b4:	b.ne	404af4 <ferror@plt+0x31f4>  // b.any
  4049b8:	mov	w0, #0xffffffff            	// #-1
  4049bc:	b	404af8 <ferror@plt+0x31f8>
  4049c0:	add	x0, sp, #0x38
  4049c4:	mov	w2, #0xa                   	// #10
  4049c8:	mov	x1, x0
  4049cc:	ldr	x0, [sp, #40]
  4049d0:	bl	401770 <strtol@plt>
  4049d4:	mov	w1, w0
  4049d8:	ldr	x0, [sp, #32]
  4049dc:	str	w1, [x0]
  4049e0:	ldr	x0, [sp, #32]
  4049e4:	ldr	w1, [x0]
  4049e8:	ldr	x0, [sp, #24]
  4049ec:	str	w1, [x0]
  4049f0:	bl	4018a0 <__errno_location@plt>
  4049f4:	ldr	w0, [x0]
  4049f8:	cmp	w0, #0x0
  4049fc:	b.ne	404a1c <ferror@plt+0x311c>  // b.any
  404a00:	ldr	x0, [sp, #56]
  404a04:	cmp	x0, #0x0
  404a08:	b.eq	404a1c <ferror@plt+0x311c>  // b.none
  404a0c:	ldr	x0, [sp, #56]
  404a10:	ldr	x1, [sp, #40]
  404a14:	cmp	x1, x0
  404a18:	b.ne	404a24 <ferror@plt+0x3124>  // b.any
  404a1c:	mov	w0, #0xffffffff            	// #-1
  404a20:	b	404af8 <ferror@plt+0x31f8>
  404a24:	ldr	x0, [sp, #56]
  404a28:	ldrsb	w0, [x0]
  404a2c:	cmp	w0, #0x3a
  404a30:	b.ne	404a58 <ferror@plt+0x3158>  // b.any
  404a34:	ldr	x0, [sp, #56]
  404a38:	add	x0, x0, #0x1
  404a3c:	ldrsb	w0, [x0]
  404a40:	cmp	w0, #0x0
  404a44:	b.ne	404a58 <ferror@plt+0x3158>  // b.any
  404a48:	ldr	x0, [sp, #24]
  404a4c:	ldr	w1, [sp, #20]
  404a50:	str	w1, [x0]
  404a54:	b	404af4 <ferror@plt+0x31f4>
  404a58:	ldr	x0, [sp, #56]
  404a5c:	ldrsb	w0, [x0]
  404a60:	cmp	w0, #0x2d
  404a64:	b.eq	404a78 <ferror@plt+0x3178>  // b.none
  404a68:	ldr	x0, [sp, #56]
  404a6c:	ldrsb	w0, [x0]
  404a70:	cmp	w0, #0x3a
  404a74:	b.ne	404af4 <ferror@plt+0x31f4>  // b.any
  404a78:	ldr	x0, [sp, #56]
  404a7c:	add	x0, x0, #0x1
  404a80:	str	x0, [sp, #40]
  404a84:	str	xzr, [sp, #56]
  404a88:	bl	4018a0 <__errno_location@plt>
  404a8c:	str	wzr, [x0]
  404a90:	add	x0, sp, #0x38
  404a94:	mov	w2, #0xa                   	// #10
  404a98:	mov	x1, x0
  404a9c:	ldr	x0, [sp, #40]
  404aa0:	bl	401770 <strtol@plt>
  404aa4:	mov	w1, w0
  404aa8:	ldr	x0, [sp, #24]
  404aac:	str	w1, [x0]
  404ab0:	bl	4018a0 <__errno_location@plt>
  404ab4:	ldr	w0, [x0]
  404ab8:	cmp	w0, #0x0
  404abc:	b.ne	404aec <ferror@plt+0x31ec>  // b.any
  404ac0:	ldr	x0, [sp, #56]
  404ac4:	cmp	x0, #0x0
  404ac8:	b.eq	404aec <ferror@plt+0x31ec>  // b.none
  404acc:	ldr	x0, [sp, #56]
  404ad0:	ldrsb	w0, [x0]
  404ad4:	cmp	w0, #0x0
  404ad8:	b.ne	404aec <ferror@plt+0x31ec>  // b.any
  404adc:	ldr	x0, [sp, #56]
  404ae0:	ldr	x1, [sp, #40]
  404ae4:	cmp	x1, x0
  404ae8:	b.ne	404af4 <ferror@plt+0x31f4>  // b.any
  404aec:	mov	w0, #0xffffffff            	// #-1
  404af0:	b	404af8 <ferror@plt+0x31f8>
  404af4:	mov	w0, #0x0                   	// #0
  404af8:	ldp	x29, x30, [sp], #64
  404afc:	ret
  404b00:	sub	sp, sp, #0x20
  404b04:	str	x0, [sp, #8]
  404b08:	str	x1, [sp]
  404b0c:	ldr	x0, [sp, #8]
  404b10:	str	x0, [sp, #24]
  404b14:	ldr	x0, [sp]
  404b18:	str	xzr, [x0]
  404b1c:	b	404b2c <ferror@plt+0x322c>
  404b20:	ldr	x0, [sp, #24]
  404b24:	add	x0, x0, #0x1
  404b28:	str	x0, [sp, #24]
  404b2c:	ldr	x0, [sp, #24]
  404b30:	cmp	x0, #0x0
  404b34:	b.eq	404b5c <ferror@plt+0x325c>  // b.none
  404b38:	ldr	x0, [sp, #24]
  404b3c:	ldrsb	w0, [x0]
  404b40:	cmp	w0, #0x2f
  404b44:	b.ne	404b5c <ferror@plt+0x325c>  // b.any
  404b48:	ldr	x0, [sp, #24]
  404b4c:	add	x0, x0, #0x1
  404b50:	ldrsb	w0, [x0]
  404b54:	cmp	w0, #0x2f
  404b58:	b.eq	404b20 <ferror@plt+0x3220>  // b.none
  404b5c:	ldr	x0, [sp, #24]
  404b60:	cmp	x0, #0x0
  404b64:	b.eq	404b78 <ferror@plt+0x3278>  // b.none
  404b68:	ldr	x0, [sp, #24]
  404b6c:	ldrsb	w0, [x0]
  404b70:	cmp	w0, #0x0
  404b74:	b.ne	404b80 <ferror@plt+0x3280>  // b.any
  404b78:	mov	x0, #0x0                   	// #0
  404b7c:	b	404be0 <ferror@plt+0x32e0>
  404b80:	ldr	x0, [sp]
  404b84:	mov	x1, #0x1                   	// #1
  404b88:	str	x1, [x0]
  404b8c:	ldr	x0, [sp, #24]
  404b90:	add	x0, x0, #0x1
  404b94:	str	x0, [sp, #16]
  404b98:	b	404bbc <ferror@plt+0x32bc>
  404b9c:	ldr	x0, [sp]
  404ba0:	ldr	x0, [x0]
  404ba4:	add	x1, x0, #0x1
  404ba8:	ldr	x0, [sp]
  404bac:	str	x1, [x0]
  404bb0:	ldr	x0, [sp, #16]
  404bb4:	add	x0, x0, #0x1
  404bb8:	str	x0, [sp, #16]
  404bbc:	ldr	x0, [sp, #16]
  404bc0:	ldrsb	w0, [x0]
  404bc4:	cmp	w0, #0x0
  404bc8:	b.eq	404bdc <ferror@plt+0x32dc>  // b.none
  404bcc:	ldr	x0, [sp, #16]
  404bd0:	ldrsb	w0, [x0]
  404bd4:	cmp	w0, #0x2f
  404bd8:	b.ne	404b9c <ferror@plt+0x329c>  // b.any
  404bdc:	ldr	x0, [sp, #24]
  404be0:	add	sp, sp, #0x20
  404be4:	ret
  404be8:	stp	x29, x30, [sp, #-64]!
  404bec:	mov	x29, sp
  404bf0:	str	x0, [sp, #24]
  404bf4:	str	x1, [sp, #16]
  404bf8:	b	404cf8 <ferror@plt+0x33f8>
  404bfc:	add	x0, sp, #0x28
  404c00:	mov	x1, x0
  404c04:	ldr	x0, [sp, #24]
  404c08:	bl	404b00 <ferror@plt+0x3200>
  404c0c:	str	x0, [sp, #56]
  404c10:	add	x0, sp, #0x20
  404c14:	mov	x1, x0
  404c18:	ldr	x0, [sp, #16]
  404c1c:	bl	404b00 <ferror@plt+0x3200>
  404c20:	str	x0, [sp, #48]
  404c24:	ldr	x1, [sp, #40]
  404c28:	ldr	x0, [sp, #32]
  404c2c:	add	x0, x1, x0
  404c30:	cmp	x0, #0x0
  404c34:	b.ne	404c40 <ferror@plt+0x3340>  // b.any
  404c38:	mov	w0, #0x1                   	// #1
  404c3c:	b	404d14 <ferror@plt+0x3414>
  404c40:	ldr	x1, [sp, #40]
  404c44:	ldr	x0, [sp, #32]
  404c48:	add	x0, x1, x0
  404c4c:	cmp	x0, #0x1
  404c50:	b.ne	404c94 <ferror@plt+0x3394>  // b.any
  404c54:	ldr	x0, [sp, #56]
  404c58:	cmp	x0, #0x0
  404c5c:	b.eq	404c70 <ferror@plt+0x3370>  // b.none
  404c60:	ldr	x0, [sp, #56]
  404c64:	ldrsb	w0, [x0]
  404c68:	cmp	w0, #0x2f
  404c6c:	b.eq	404c8c <ferror@plt+0x338c>  // b.none
  404c70:	ldr	x0, [sp, #48]
  404c74:	cmp	x0, #0x0
  404c78:	b.eq	404c94 <ferror@plt+0x3394>  // b.none
  404c7c:	ldr	x0, [sp, #48]
  404c80:	ldrsb	w0, [x0]
  404c84:	cmp	w0, #0x2f
  404c88:	b.ne	404c94 <ferror@plt+0x3394>  // b.any
  404c8c:	mov	w0, #0x1                   	// #1
  404c90:	b	404d14 <ferror@plt+0x3414>
  404c94:	ldr	x0, [sp, #56]
  404c98:	cmp	x0, #0x0
  404c9c:	b.eq	404d10 <ferror@plt+0x3410>  // b.none
  404ca0:	ldr	x0, [sp, #48]
  404ca4:	cmp	x0, #0x0
  404ca8:	b.eq	404d10 <ferror@plt+0x3410>  // b.none
  404cac:	ldr	x1, [sp, #40]
  404cb0:	ldr	x0, [sp, #32]
  404cb4:	cmp	x1, x0
  404cb8:	b.ne	404d10 <ferror@plt+0x3410>  // b.any
  404cbc:	ldr	x0, [sp, #40]
  404cc0:	mov	x2, x0
  404cc4:	ldr	x1, [sp, #48]
  404cc8:	ldr	x0, [sp, #56]
  404ccc:	bl	401660 <strncmp@plt>
  404cd0:	cmp	w0, #0x0
  404cd4:	b.ne	404d10 <ferror@plt+0x3410>  // b.any
  404cd8:	ldr	x0, [sp, #40]
  404cdc:	ldr	x1, [sp, #56]
  404ce0:	add	x0, x1, x0
  404ce4:	str	x0, [sp, #24]
  404ce8:	ldr	x0, [sp, #32]
  404cec:	ldr	x1, [sp, #48]
  404cf0:	add	x0, x1, x0
  404cf4:	str	x0, [sp, #16]
  404cf8:	ldr	x0, [sp, #24]
  404cfc:	cmp	x0, #0x0
  404d00:	b.eq	404d10 <ferror@plt+0x3410>  // b.none
  404d04:	ldr	x0, [sp, #16]
  404d08:	cmp	x0, #0x0
  404d0c:	b.ne	404bfc <ferror@plt+0x32fc>  // b.any
  404d10:	mov	w0, #0x0                   	// #0
  404d14:	ldp	x29, x30, [sp], #64
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-64]!
  404d20:	mov	x29, sp
  404d24:	str	x0, [sp, #40]
  404d28:	str	x1, [sp, #32]
  404d2c:	str	x2, [sp, #24]
  404d30:	ldr	x0, [sp, #40]
  404d34:	cmp	x0, #0x0
  404d38:	b.ne	404d58 <ferror@plt+0x3458>  // b.any
  404d3c:	ldr	x0, [sp, #32]
  404d40:	cmp	x0, #0x0
  404d44:	b.ne	404d58 <ferror@plt+0x3458>  // b.any
  404d48:	adrp	x0, 405000 <ferror@plt+0x3700>
  404d4c:	add	x0, x0, #0x920
  404d50:	bl	4016c0 <strdup@plt>
  404d54:	b	404e7c <ferror@plt+0x357c>
  404d58:	ldr	x0, [sp, #40]
  404d5c:	cmp	x0, #0x0
  404d60:	b.ne	404d74 <ferror@plt+0x3474>  // b.any
  404d64:	ldr	x1, [sp, #24]
  404d68:	ldr	x0, [sp, #32]
  404d6c:	bl	4017c0 <strndup@plt>
  404d70:	b	404e7c <ferror@plt+0x357c>
  404d74:	ldr	x0, [sp, #32]
  404d78:	cmp	x0, #0x0
  404d7c:	b.ne	404d8c <ferror@plt+0x348c>  // b.any
  404d80:	ldr	x0, [sp, #40]
  404d84:	bl	4016c0 <strdup@plt>
  404d88:	b	404e7c <ferror@plt+0x357c>
  404d8c:	ldr	x0, [sp, #40]
  404d90:	cmp	x0, #0x0
  404d94:	b.ne	404db8 <ferror@plt+0x34b8>  // b.any
  404d98:	adrp	x0, 405000 <ferror@plt+0x3700>
  404d9c:	add	x3, x0, #0x980
  404da0:	mov	w2, #0x383                 	// #899
  404da4:	adrp	x0, 405000 <ferror@plt+0x3700>
  404da8:	add	x1, x0, #0x928
  404dac:	adrp	x0, 405000 <ferror@plt+0x3700>
  404db0:	add	x0, x0, #0x938
  404db4:	bl	401890 <__assert_fail@plt>
  404db8:	ldr	x0, [sp, #32]
  404dbc:	cmp	x0, #0x0
  404dc0:	b.ne	404de4 <ferror@plt+0x34e4>  // b.any
  404dc4:	adrp	x0, 405000 <ferror@plt+0x3700>
  404dc8:	add	x3, x0, #0x980
  404dcc:	mov	w2, #0x384                 	// #900
  404dd0:	adrp	x0, 405000 <ferror@plt+0x3700>
  404dd4:	add	x1, x0, #0x928
  404dd8:	adrp	x0, 405000 <ferror@plt+0x3700>
  404ddc:	add	x0, x0, #0x940
  404de0:	bl	401890 <__assert_fail@plt>
  404de4:	ldr	x0, [sp, #40]
  404de8:	bl	401550 <strlen@plt>
  404dec:	str	x0, [sp, #56]
  404df0:	ldr	x0, [sp, #56]
  404df4:	mvn	x0, x0
  404df8:	ldr	x1, [sp, #24]
  404dfc:	cmp	x1, x0
  404e00:	b.ls	404e0c <ferror@plt+0x350c>  // b.plast
  404e04:	mov	x0, #0x0                   	// #0
  404e08:	b	404e7c <ferror@plt+0x357c>
  404e0c:	ldr	x1, [sp, #56]
  404e10:	ldr	x0, [sp, #24]
  404e14:	add	x0, x1, x0
  404e18:	add	x0, x0, #0x1
  404e1c:	bl	401630 <malloc@plt>
  404e20:	str	x0, [sp, #48]
  404e24:	ldr	x0, [sp, #48]
  404e28:	cmp	x0, #0x0
  404e2c:	b.ne	404e38 <ferror@plt+0x3538>  // b.any
  404e30:	mov	x0, #0x0                   	// #0
  404e34:	b	404e7c <ferror@plt+0x357c>
  404e38:	ldr	x2, [sp, #56]
  404e3c:	ldr	x1, [sp, #40]
  404e40:	ldr	x0, [sp, #48]
  404e44:	bl	401520 <memcpy@plt>
  404e48:	ldr	x1, [sp, #48]
  404e4c:	ldr	x0, [sp, #56]
  404e50:	add	x0, x1, x0
  404e54:	ldr	x2, [sp, #24]
  404e58:	ldr	x1, [sp, #32]
  404e5c:	bl	401520 <memcpy@plt>
  404e60:	ldr	x1, [sp, #56]
  404e64:	ldr	x0, [sp, #24]
  404e68:	add	x0, x1, x0
  404e6c:	ldr	x1, [sp, #48]
  404e70:	add	x0, x1, x0
  404e74:	strb	wzr, [x0]
  404e78:	ldr	x0, [sp, #48]
  404e7c:	ldp	x29, x30, [sp], #64
  404e80:	ret
  404e84:	stp	x29, x30, [sp, #-32]!
  404e88:	mov	x29, sp
  404e8c:	str	x0, [sp, #24]
  404e90:	str	x1, [sp, #16]
  404e94:	ldr	x0, [sp, #16]
  404e98:	cmp	x0, #0x0
  404e9c:	b.eq	404eac <ferror@plt+0x35ac>  // b.none
  404ea0:	ldr	x0, [sp, #16]
  404ea4:	bl	401550 <strlen@plt>
  404ea8:	b	404eb0 <ferror@plt+0x35b0>
  404eac:	mov	x0, #0x0                   	// #0
  404eb0:	mov	x2, x0
  404eb4:	ldr	x1, [sp, #16]
  404eb8:	ldr	x0, [sp, #24]
  404ebc:	bl	404d1c <ferror@plt+0x341c>
  404ec0:	ldp	x29, x30, [sp], #32
  404ec4:	ret
  404ec8:	stp	x29, x30, [sp, #-304]!
  404ecc:	mov	x29, sp
  404ed0:	str	x0, [sp, #56]
  404ed4:	str	x1, [sp, #48]
  404ed8:	str	x2, [sp, #256]
  404edc:	str	x3, [sp, #264]
  404ee0:	str	x4, [sp, #272]
  404ee4:	str	x5, [sp, #280]
  404ee8:	str	x6, [sp, #288]
  404eec:	str	x7, [sp, #296]
  404ef0:	str	q0, [sp, #128]
  404ef4:	str	q1, [sp, #144]
  404ef8:	str	q2, [sp, #160]
  404efc:	str	q3, [sp, #176]
  404f00:	str	q4, [sp, #192]
  404f04:	str	q5, [sp, #208]
  404f08:	str	q6, [sp, #224]
  404f0c:	str	q7, [sp, #240]
  404f10:	add	x0, sp, #0x130
  404f14:	str	x0, [sp, #80]
  404f18:	add	x0, sp, #0x130
  404f1c:	str	x0, [sp, #88]
  404f20:	add	x0, sp, #0x100
  404f24:	str	x0, [sp, #96]
  404f28:	mov	w0, #0xffffffd0            	// #-48
  404f2c:	str	w0, [sp, #104]
  404f30:	mov	w0, #0xffffff80            	// #-128
  404f34:	str	w0, [sp, #108]
  404f38:	add	x2, sp, #0x10
  404f3c:	add	x3, sp, #0x50
  404f40:	ldp	x0, x1, [x3]
  404f44:	stp	x0, x1, [x2]
  404f48:	ldp	x0, x1, [x3, #16]
  404f4c:	stp	x0, x1, [x2, #16]
  404f50:	add	x1, sp, #0x10
  404f54:	add	x0, sp, #0x48
  404f58:	mov	x2, x1
  404f5c:	ldr	x1, [sp, #48]
  404f60:	bl	4017b0 <vasprintf@plt>
  404f64:	str	w0, [sp, #124]
  404f68:	ldr	w0, [sp, #124]
  404f6c:	cmp	w0, #0x0
  404f70:	b.ge	404f7c <ferror@plt+0x367c>  // b.tcont
  404f74:	mov	x0, #0x0                   	// #0
  404f78:	b	404fa4 <ferror@plt+0x36a4>
  404f7c:	ldr	x0, [sp, #72]
  404f80:	ldrsw	x1, [sp, #124]
  404f84:	mov	x2, x1
  404f88:	mov	x1, x0
  404f8c:	ldr	x0, [sp, #56]
  404f90:	bl	404d1c <ferror@plt+0x341c>
  404f94:	str	x0, [sp, #112]
  404f98:	ldr	x0, [sp, #72]
  404f9c:	bl	401780 <free@plt>
  404fa0:	ldr	x0, [sp, #112]
  404fa4:	ldp	x29, x30, [sp], #304
  404fa8:	ret
  404fac:	stp	x29, x30, [sp, #-48]!
  404fb0:	mov	x29, sp
  404fb4:	str	x0, [sp, #24]
  404fb8:	str	x1, [sp, #16]
  404fbc:	str	wzr, [sp, #44]
  404fc0:	str	wzr, [sp, #40]
  404fc4:	b	405030 <ferror@plt+0x3730>
  404fc8:	ldr	w0, [sp, #44]
  404fcc:	cmp	w0, #0x0
  404fd0:	b.eq	404fdc <ferror@plt+0x36dc>  // b.none
  404fd4:	str	wzr, [sp, #44]
  404fd8:	b	405024 <ferror@plt+0x3724>
  404fdc:	ldrsw	x0, [sp, #40]
  404fe0:	ldr	x1, [sp, #24]
  404fe4:	add	x0, x1, x0
  404fe8:	ldrsb	w0, [x0]
  404fec:	cmp	w0, #0x5c
  404ff0:	b.ne	405000 <ferror@plt+0x3700>  // b.any
  404ff4:	mov	w0, #0x1                   	// #1
  404ff8:	str	w0, [sp, #44]
  404ffc:	b	405024 <ferror@plt+0x3724>
  405000:	ldrsw	x0, [sp, #40]
  405004:	ldr	x1, [sp, #24]
  405008:	add	x0, x1, x0
  40500c:	ldrsb	w0, [x0]
  405010:	mov	w1, w0
  405014:	ldr	x0, [sp, #16]
  405018:	bl	4017e0 <strchr@plt>
  40501c:	cmp	x0, #0x0
  405020:	b.ne	40504c <ferror@plt+0x374c>  // b.any
  405024:	ldr	w0, [sp, #40]
  405028:	add	w0, w0, #0x1
  40502c:	str	w0, [sp, #40]
  405030:	ldrsw	x0, [sp, #40]
  405034:	ldr	x1, [sp, #24]
  405038:	add	x0, x1, x0
  40503c:	ldrsb	w0, [x0]
  405040:	cmp	w0, #0x0
  405044:	b.ne	404fc8 <ferror@plt+0x36c8>  // b.any
  405048:	b	405050 <ferror@plt+0x3750>
  40504c:	nop
  405050:	ldr	w1, [sp, #40]
  405054:	ldr	w0, [sp, #44]
  405058:	sub	w0, w1, w0
  40505c:	sxtw	x0, w0
  405060:	ldp	x29, x30, [sp], #48
  405064:	ret
  405068:	stp	x29, x30, [sp, #-64]!
  40506c:	mov	x29, sp
  405070:	str	x0, [sp, #40]
  405074:	str	x1, [sp, #32]
  405078:	str	x2, [sp, #24]
  40507c:	str	w3, [sp, #20]
  405080:	ldr	x0, [sp, #40]
  405084:	ldr	x0, [x0]
  405088:	str	x0, [sp, #56]
  40508c:	ldr	x0, [sp, #56]
  405090:	ldrsb	w0, [x0]
  405094:	cmp	w0, #0x0
  405098:	b.ne	4050d8 <ferror@plt+0x37d8>  // b.any
  40509c:	ldr	x0, [sp, #40]
  4050a0:	ldr	x0, [x0]
  4050a4:	ldrsb	w0, [x0]
  4050a8:	cmp	w0, #0x0
  4050ac:	b.eq	4050d0 <ferror@plt+0x37d0>  // b.none
  4050b0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4050b4:	add	x3, x0, #0x990
  4050b8:	mov	w2, #0x3c6                 	// #966
  4050bc:	adrp	x0, 405000 <ferror@plt+0x3700>
  4050c0:	add	x1, x0, #0x928
  4050c4:	adrp	x0, 405000 <ferror@plt+0x3700>
  4050c8:	add	x0, x0, #0x948
  4050cc:	bl	401890 <__assert_fail@plt>
  4050d0:	mov	x0, #0x0                   	// #0
  4050d4:	b	405308 <ferror@plt+0x3a08>
  4050d8:	ldr	x1, [sp, #24]
  4050dc:	ldr	x0, [sp, #56]
  4050e0:	bl	4017d0 <strspn@plt>
  4050e4:	mov	x1, x0
  4050e8:	ldr	x0, [sp, #56]
  4050ec:	add	x0, x0, x1
  4050f0:	str	x0, [sp, #56]
  4050f4:	ldr	x0, [sp, #56]
  4050f8:	ldrsb	w0, [x0]
  4050fc:	cmp	w0, #0x0
  405100:	b.ne	405118 <ferror@plt+0x3818>  // b.any
  405104:	ldr	x0, [sp, #40]
  405108:	ldr	x1, [sp, #56]
  40510c:	str	x1, [x0]
  405110:	mov	x0, #0x0                   	// #0
  405114:	b	405308 <ferror@plt+0x3a08>
  405118:	ldr	w0, [sp, #20]
  40511c:	cmp	w0, #0x0
  405120:	b.eq	40523c <ferror@plt+0x393c>  // b.none
  405124:	ldr	x0, [sp, #56]
  405128:	ldrsb	w0, [x0]
  40512c:	mov	w1, w0
  405130:	adrp	x0, 405000 <ferror@plt+0x3700>
  405134:	add	x0, x0, #0x958
  405138:	bl	4017e0 <strchr@plt>
  40513c:	cmp	x0, #0x0
  405140:	b.eq	40523c <ferror@plt+0x393c>  // b.none
  405144:	ldr	x0, [sp, #56]
  405148:	ldrsb	w0, [x0]
  40514c:	strb	w0, [sp, #48]
  405150:	strb	wzr, [sp, #49]
  405154:	ldr	x0, [sp, #56]
  405158:	add	x0, x0, #0x1
  40515c:	add	x1, sp, #0x30
  405160:	bl	404fac <ferror@plt+0x36ac>
  405164:	mov	x1, x0
  405168:	ldr	x0, [sp, #32]
  40516c:	str	x1, [x0]
  405170:	ldr	x0, [sp, #32]
  405174:	ldr	x0, [x0]
  405178:	add	x0, x0, #0x1
  40517c:	ldr	x1, [sp, #56]
  405180:	add	x0, x1, x0
  405184:	ldrsb	w0, [x0]
  405188:	cmp	w0, #0x0
  40518c:	b.eq	405200 <ferror@plt+0x3900>  // b.none
  405190:	ldr	x0, [sp, #32]
  405194:	ldr	x0, [x0]
  405198:	add	x0, x0, #0x1
  40519c:	ldr	x1, [sp, #56]
  4051a0:	add	x0, x1, x0
  4051a4:	ldrsb	w1, [x0]
  4051a8:	ldrsb	w0, [sp, #48]
  4051ac:	cmp	w1, w0
  4051b0:	b.ne	405200 <ferror@plt+0x3900>  // b.any
  4051b4:	ldr	x0, [sp, #32]
  4051b8:	ldr	x0, [x0]
  4051bc:	add	x0, x0, #0x2
  4051c0:	ldr	x1, [sp, #56]
  4051c4:	add	x0, x1, x0
  4051c8:	ldrsb	w0, [x0]
  4051cc:	cmp	w0, #0x0
  4051d0:	b.eq	405214 <ferror@plt+0x3914>  // b.none
  4051d4:	ldr	x0, [sp, #32]
  4051d8:	ldr	x0, [x0]
  4051dc:	add	x0, x0, #0x2
  4051e0:	ldr	x1, [sp, #56]
  4051e4:	add	x0, x1, x0
  4051e8:	ldrsb	w0, [x0]
  4051ec:	mov	w1, w0
  4051f0:	ldr	x0, [sp, #24]
  4051f4:	bl	4017e0 <strchr@plt>
  4051f8:	cmp	x0, #0x0
  4051fc:	b.ne	405214 <ferror@plt+0x3914>  // b.any
  405200:	ldr	x0, [sp, #40]
  405204:	ldr	x1, [sp, #56]
  405208:	str	x1, [x0]
  40520c:	mov	x0, #0x0                   	// #0
  405210:	b	405308 <ferror@plt+0x3a08>
  405214:	ldr	x0, [sp, #56]
  405218:	add	x1, x0, #0x1
  40521c:	str	x1, [sp, #56]
  405220:	ldr	x1, [sp, #32]
  405224:	ldr	x1, [x1]
  405228:	add	x1, x1, #0x2
  40522c:	add	x1, x0, x1
  405230:	ldr	x0, [sp, #40]
  405234:	str	x1, [x0]
  405238:	b	405304 <ferror@plt+0x3a04>
  40523c:	ldr	w0, [sp, #20]
  405240:	cmp	w0, #0x0
  405244:	b.eq	4052d4 <ferror@plt+0x39d4>  // b.none
  405248:	ldr	x1, [sp, #24]
  40524c:	ldr	x0, [sp, #56]
  405250:	bl	404fac <ferror@plt+0x36ac>
  405254:	mov	x1, x0
  405258:	ldr	x0, [sp, #32]
  40525c:	str	x1, [x0]
  405260:	ldr	x0, [sp, #32]
  405264:	ldr	x0, [x0]
  405268:	ldr	x1, [sp, #56]
  40526c:	add	x0, x1, x0
  405270:	ldrsb	w0, [x0]
  405274:	cmp	w0, #0x0
  405278:	b.eq	4052b8 <ferror@plt+0x39b8>  // b.none
  40527c:	ldr	x0, [sp, #32]
  405280:	ldr	x0, [x0]
  405284:	ldr	x1, [sp, #56]
  405288:	add	x0, x1, x0
  40528c:	ldrsb	w0, [x0]
  405290:	mov	w1, w0
  405294:	ldr	x0, [sp, #24]
  405298:	bl	4017e0 <strchr@plt>
  40529c:	cmp	x0, #0x0
  4052a0:	b.ne	4052b8 <ferror@plt+0x39b8>  // b.any
  4052a4:	ldr	x0, [sp, #40]
  4052a8:	ldr	x1, [sp, #56]
  4052ac:	str	x1, [x0]
  4052b0:	mov	x0, #0x0                   	// #0
  4052b4:	b	405308 <ferror@plt+0x3a08>
  4052b8:	ldr	x0, [sp, #32]
  4052bc:	ldr	x0, [x0]
  4052c0:	ldr	x1, [sp, #56]
  4052c4:	add	x1, x1, x0
  4052c8:	ldr	x0, [sp, #40]
  4052cc:	str	x1, [x0]
  4052d0:	b	405304 <ferror@plt+0x3a04>
  4052d4:	ldr	x1, [sp, #24]
  4052d8:	ldr	x0, [sp, #56]
  4052dc:	bl	401870 <strcspn@plt>
  4052e0:	mov	x1, x0
  4052e4:	ldr	x0, [sp, #32]
  4052e8:	str	x1, [x0]
  4052ec:	ldr	x0, [sp, #32]
  4052f0:	ldr	x0, [x0]
  4052f4:	ldr	x1, [sp, #56]
  4052f8:	add	x1, x1, x0
  4052fc:	ldr	x0, [sp, #40]
  405300:	str	x1, [x0]
  405304:	ldr	x0, [sp, #56]
  405308:	ldp	x29, x30, [sp], #64
  40530c:	ret
  405310:	stp	x29, x30, [sp, #-48]!
  405314:	mov	x29, sp
  405318:	str	x0, [sp, #24]
  40531c:	ldr	x0, [sp, #24]
  405320:	bl	401690 <fgetc@plt>
  405324:	str	w0, [sp, #44]
  405328:	ldr	w0, [sp, #44]
  40532c:	cmn	w0, #0x1
  405330:	b.ne	40533c <ferror@plt+0x3a3c>  // b.any
  405334:	mov	w0, #0x1                   	// #1
  405338:	b	40534c <ferror@plt+0x3a4c>
  40533c:	ldr	w0, [sp, #44]
  405340:	cmp	w0, #0xa
  405344:	b.ne	40531c <ferror@plt+0x3a1c>  // b.any
  405348:	mov	w0, #0x0                   	// #0
  40534c:	ldp	x29, x30, [sp], #48
  405350:	ret
  405354:	nop
  405358:	stp	x29, x30, [sp, #-64]!
  40535c:	mov	x29, sp
  405360:	stp	x19, x20, [sp, #16]
  405364:	adrp	x20, 416000 <ferror@plt+0x14700>
  405368:	add	x20, x20, #0xdf0
  40536c:	stp	x21, x22, [sp, #32]
  405370:	adrp	x21, 416000 <ferror@plt+0x14700>
  405374:	add	x21, x21, #0xde8
  405378:	sub	x20, x20, x21
  40537c:	mov	w22, w0
  405380:	stp	x23, x24, [sp, #48]
  405384:	mov	x23, x1
  405388:	mov	x24, x2
  40538c:	bl	4014e8 <memcpy@plt-0x38>
  405390:	cmp	xzr, x20, asr #3
  405394:	b.eq	4053c0 <ferror@plt+0x3ac0>  // b.none
  405398:	asr	x20, x20, #3
  40539c:	mov	x19, #0x0                   	// #0
  4053a0:	ldr	x3, [x21, x19, lsl #3]
  4053a4:	mov	x2, x24
  4053a8:	add	x19, x19, #0x1
  4053ac:	mov	x1, x23
  4053b0:	mov	w0, w22
  4053b4:	blr	x3
  4053b8:	cmp	x20, x19
  4053bc:	b.ne	4053a0 <ferror@plt+0x3aa0>  // b.any
  4053c0:	ldp	x19, x20, [sp, #16]
  4053c4:	ldp	x21, x22, [sp, #32]
  4053c8:	ldp	x23, x24, [sp, #48]
  4053cc:	ldp	x29, x30, [sp], #64
  4053d0:	ret
  4053d4:	nop
  4053d8:	ret
  4053dc:	nop
  4053e0:	adrp	x2, 417000 <ferror@plt+0x15700>
  4053e4:	mov	x1, #0x0                   	// #0
  4053e8:	ldr	x2, [x2, #512]
  4053ec:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004053f0 <.fini>:
  4053f0:	stp	x29, x30, [sp, #-16]!
  4053f4:	mov	x29, sp
  4053f8:	ldp	x29, x30, [sp], #16
  4053fc:	ret
