library IEEE;
use IEEE.STD_LOGIC_1164.ALL;



entity or_gate is
    Port ( a : in STD_LOGIC;
           b : in STD_LOGIC;
           c : out STD_LOGIC);
end or_gate;

architecture Behavioral of or_gate is

begin
c<='0' when a='0' and b='0' else
   '1' when a='0' and b='1' else
   '1' when a='1' and b='0' else
   '0' when a='1' and b='1' else
   'Z';
   end Behavioral ;
