INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clk_24MHz_8MHz'...
WARNING:sim - A core named 'clk_24MHz_8MHz' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'clk_24MHz_8MHz'...
Delivering associated files for 'clk_24MHz_8MHz'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clk_24MHz_8MHz'...
Delivered 3 files into directory
/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen/tmp
/_cg/clk_24MHz_8MHz
Delivered 1 file into directory
/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen/tmp
/_cg/clk_24MHz_8MHz
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clk_24MHz_8MHz'...
Generating ISE project...
XCO file found: clk_24MHz_8MHz.xco
XMDF file found: clk_24MHz_8MHz_xmdf.tcl
Adding
/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen/tmp
/_cg/clk_24MHz_8MHz.asy -view all -origin_type imported
Adding
/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen/tmp
/_cg/clk_24MHz_8MHz.ucf -view all -origin_type created
Adding
/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen/tmp
/_cg/clk_24MHz_8MHz.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen
   /tmp/_cg/clk_24MHz_8MHz.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/media/molaei/Data/github/NasimHamrahIndustries/NHI/fpga/top/posedge/coregen/tmp
/_cg/clk_24MHz_8MHz.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clk_24MHz_8MHz"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clk_24MHz_8MHz'.
