\hypertarget{struct_m_t_b_d_w_t___mem_map}{}\doxysection{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b_d_w_t___mem_map}\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_aba0d8163fee473f1b1a2a8528f49639c}{C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a4e0b43e26991088f981cfcc4d3548c01}\label{struct_m_t_b_d_w_t___mem_map_a4e0b43e26991088f981cfcc4d3548c01}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}
\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a03d17567e9e96df8b3f8efbe0307c08d}\label{struct_m_t_b_d_w_t___mem_map_a03d17567e9e96df8b3f8efbe0307c08d}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a2dc253306d19e9f365e7ac79eecb8f07}{COMP}}\\
\>uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_aaef890e895e809c3197697b5f53eaf43}{MASK}}\\
\>uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a245357bec738a4b4efe972976710ee58}{FCT}}\\
\>uint8\_t {\bfseries RESERVED\_0} \mbox{[}4\mbox{]}\\
\} {\bfseries COMPARATOR} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_aafe008f8a3ddd6bb4b58dc3309fad883}\label{struct_m_t_b_d_w_t___mem_map_aafe008f8a3ddd6bb4b58dc3309fad883}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}448\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a2d08a9ac507db96efebd284e02f0efe9}{T\+B\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a87be1a8207dafcd8e23d78b12b05fb64}\label{struct_m_t_b_d_w_t___mem_map_a87be1a8207dafcd8e23d78b12b05fb64}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}3524\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a836782ca35496627b905b98747e750c9}{D\+E\+V\+I\+C\+E\+C\+FG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a86a983ab8675b605e5769d98195ed8fd}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a59a2401dc9511e3c87fcc5c2a9867f49}{P\+E\+R\+I\+P\+H\+ID}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___mem_map_a4a32a81244f65ec304572767d33fcbce}{C\+O\+M\+P\+ID}} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
M\+T\+B\+D\+WT -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a2dc253306d19e9f365e7ac79eecb8f07}\label{struct_m_t_b_d_w_t___mem_map_a2dc253306d19e9f365e7ac79eecb8f07}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!COMP@{COMP}}
\index{COMP@{COMP}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{COMP}{COMP}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+O\+MP}

M\+T\+B\+\_\+\+D\+WT Comparator Register, array offset\+: 0x20, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a4a32a81244f65ec304572767d33fcbce}\label{struct_m_t_b_d_w_t___mem_map_a4a32a81244f65ec304572767d33fcbce}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!COMPID@{COMPID}}
\index{COMPID@{COMPID}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{COMPID}{COMPID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+O\+M\+P\+ID\mbox{[}4\mbox{]}}

Component ID Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_aba0d8163fee473f1b1a2a8528f49639c}\label{struct_m_t_b_d_w_t___mem_map_aba0d8163fee473f1b1a2a8528f49639c}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+T\+RL}

M\+TB D\+WT Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a836782ca35496627b905b98747e750c9}\label{struct_m_t_b_d_w_t___mem_map_a836782ca35496627b905b98747e750c9}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!DEVICECFG@{DEVICECFG}}
\index{DEVICECFG@{DEVICECFG}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{DEVICECFG}{DEVICECFG}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+C\+FG}

Device Configuration Register, offset\+: 0x\+F\+C8 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a86a983ab8675b605e5769d98195ed8fd}\label{struct_m_t_b_d_w_t___mem_map_a86a983ab8675b605e5769d98195ed8fd}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!DEVICETYPID@{DEVICETYPID}}
\index{DEVICETYPID@{DEVICETYPID}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{DEVICETYPID}{DEVICETYPID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}

Device Type Identifier Register, offset\+: 0x\+F\+CC \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a245357bec738a4b4efe972976710ee58}\label{struct_m_t_b_d_w_t___mem_map_a245357bec738a4b4efe972976710ee58}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!FCT@{FCT}}
\index{FCT@{FCT}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{FCT}{FCT}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+F\+CT}

M\+T\+B\+\_\+\+D\+WT Comparator Function Register 0..M\+T\+B\+\_\+\+D\+WT Comparator Function Register 1, array offset\+: 0x28, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_aaef890e895e809c3197697b5f53eaf43}\label{struct_m_t_b_d_w_t___mem_map_aaef890e895e809c3197697b5f53eaf43}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!MASK@{MASK}}
\index{MASK@{MASK}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+M\+A\+SK}

M\+T\+B\+\_\+\+D\+WT Comparator Mask Register, array offset\+: 0x24, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a59a2401dc9511e3c87fcc5c2a9867f49}\label{struct_m_t_b_d_w_t___mem_map_a59a2401dc9511e3c87fcc5c2a9867f49}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!PERIPHID@{PERIPHID}}
\index{PERIPHID@{PERIPHID}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{PERIPHID}{PERIPHID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+E\+R\+I\+P\+H\+ID\mbox{[}8\mbox{]}}

Peripheral ID Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a2d08a9ac507db96efebd284e02f0efe9}\label{struct_m_t_b_d_w_t___mem_map_a2d08a9ac507db96efebd284e02f0efe9}} 
\index{MTBDWT\_MemMap@{MTBDWT\_MemMap}!TBCTRL@{TBCTRL}}
\index{TBCTRL@{TBCTRL}!MTBDWT\_MemMap@{MTBDWT\_MemMap}}
\doxysubsubsection{\texorpdfstring{TBCTRL}{TBCTRL}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map\+::\+T\+B\+C\+T\+RL}

M\+T\+B\+\_\+\+D\+WT Trace Buffer Control Register, offset\+: 0x200 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
