=====
SETUP
6.156
4.735
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.676
count_value_flag_s0
4.735
=====
SETUP
6.524
4.367
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_12_s0
4.367
=====
SETUP
6.524
4.367
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_13_s0
4.367
=====
SETUP
6.524
4.367
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_14_s0
4.367
=====
SETUP
6.524
4.367
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_15_s0
4.367
=====
SETUP
6.524
4.367
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_16_s0
4.367
=====
SETUP
6.524
4.367
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_17_s0
4.367
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_23_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_6_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_7_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_8_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_9_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_10_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_11_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_18_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_19_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_20_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_21_s0
4.003
=====
SETUP
6.888
4.003
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_22_s0
4.003
=====
SETUP
6.891
4.000
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_1_s0
4.000
=====
SETUP
6.891
4.000
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_2_s0
4.000
=====
SETUP
6.891
4.000
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_3_s0
4.000
=====
SETUP
6.891
4.000
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_4_s0
4.000
=====
SETUP
6.891
4.000
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_5_s0
4.000
=====
SETUP
6.898
3.993
10.891
Clock_ibuf
0.000
0.683
count_value_reg_13_s0
0.926
1.158
n55_s6
1.407
1.924
n55_s2
2.337
2.892
n55_s1
3.305
3.632
count_value_reg_0_s0
3.993
=====
HOLD
0.318
1.189
0.871
Clock_ibuf
0.000
0.675
count_value_flag_s0
0.860
1.062
IO_voltage_reg_s1
1.189
=====
HOLD
0.424
1.295
0.871
Clock_ibuf
0.000
0.675
count_value_reg_2_s0
0.860
1.062
n28_s
1.063
1.295
count_value_reg_2_s0
1.295
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
IO_voltage_reg_s1
0.860
1.062
n83_s2
1.064
1.296
IO_voltage_reg_s1
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_0_s0
0.860
1.062
n30_s2
1.064
1.296
count_value_reg_0_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_6_s0
0.860
1.062
n24_s
1.064
1.296
count_value_reg_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_8_s0
0.860
1.062
n22_s
1.064
1.296
count_value_reg_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_12_s0
0.860
1.062
n18_s
1.064
1.296
count_value_reg_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_14_s0
0.860
1.062
n16_s
1.064
1.296
count_value_reg_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_18_s0
0.860
1.062
n12_s
1.064
1.296
count_value_reg_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clock_ibuf
0.000
0.675
count_value_reg_20_s0
0.860
1.062
n10_s
1.064
1.296
count_value_reg_20_s0
1.296
=====
HOLD
0.539
1.410
0.871
Clock_ibuf
0.000
0.675
count_value_reg_3_s0
0.860
1.061
n27_s
1.178
1.410
count_value_reg_3_s0
1.410
=====
HOLD
0.539
1.410
0.871
Clock_ibuf
0.000
0.675
count_value_reg_4_s0
0.860
1.061
n26_s
1.178
1.410
count_value_reg_4_s0
1.410
=====
HOLD
0.542
1.413
0.871
Clock_ibuf
0.000
0.675
count_value_reg_17_s0
0.860
1.061
n13_s
1.181
1.413
count_value_reg_17_s0
1.413
=====
HOLD
0.546
1.416
0.871
Clock_ibuf
0.000
0.675
count_value_reg_9_s0
0.860
1.061
n21_s
1.184
1.416
count_value_reg_9_s0
1.416
=====
HOLD
0.546
1.416
0.871
Clock_ibuf
0.000
0.675
count_value_reg_10_s0
0.860
1.061
n20_s
1.184
1.416
count_value_reg_10_s0
1.416
=====
HOLD
0.546
1.416
0.871
Clock_ibuf
0.000
0.675
count_value_reg_11_s0
0.860
1.061
n19_s
1.184
1.416
count_value_reg_11_s0
1.416
=====
HOLD
0.546
1.416
0.871
Clock_ibuf
0.000
0.675
count_value_reg_15_s0
0.860
1.061
n15_s
1.184
1.416
count_value_reg_15_s0
1.416
=====
HOLD
0.546
1.416
0.871
Clock_ibuf
0.000
0.675
count_value_reg_16_s0
0.860
1.061
n14_s
1.184
1.416
count_value_reg_16_s0
1.416
=====
HOLD
0.546
1.416
0.871
Clock_ibuf
0.000
0.675
count_value_reg_21_s0
0.860
1.061
n9_s
1.184
1.416
count_value_reg_21_s0
1.416
=====
HOLD
0.547
1.418
0.871
Clock_ibuf
0.000
0.675
count_value_reg_5_s0
0.860
1.061
n25_s
1.186
1.418
count_value_reg_5_s0
1.418
=====
HOLD
0.547
1.418
0.871
Clock_ibuf
0.000
0.675
count_value_reg_7_s0
0.860
1.061
n23_s
1.186
1.418
count_value_reg_7_s0
1.418
=====
HOLD
0.549
1.420
0.871
Clock_ibuf
0.000
0.675
count_value_reg_23_s0
0.860
1.061
n7_s
1.188
1.420
count_value_reg_23_s0
1.420
=====
HOLD
0.552
1.423
0.871
Clock_ibuf
0.000
0.675
count_value_reg_22_s0
0.860
1.061
n8_s
1.191
1.423
count_value_reg_22_s0
1.423
=====
HOLD
0.556
1.427
0.871
Clock_ibuf
0.000
0.675
count_value_reg_1_s0
0.860
1.062
n29_s
1.063
1.427
count_value_reg_1_s0
1.427
=====
HOLD
0.656
1.527
0.871
Clock_ibuf
0.000
0.675
count_value_reg_12_s0
0.860
1.062
n18_s
1.064
1.296
n17_s
1.296
1.527
count_value_reg_13_s0
1.527
