<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily/>
        <TopModelName>cnn_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget/>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>17955</Best-caseLatency>
            <Average-caseLatency>17955</Average-caseLatency>
            <Worst-caseLatency>17955</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.180 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.180 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.180 ms</Worst-caseRealTimeLatency>
            <Interval-min>17956</Interval-min>
            <Interval-max>17956</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_39_1>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>17952</Latency>
                <AbsoluteTimeLatency>179520</AbsoluteTimeLatency>
                <IterationLatency>1122</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_39_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>accelerator.cpp:39</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_39_1>
                    <Name>VITIS_LOOP_39_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>accelerator.cpp:39</SourceLocation>
                </VITIS_LOOP_39_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>40</DSP>
            <FF>14832</FF>
            <LUT>21016</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cnn_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cnn_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cnn_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270</InstName>
                    <ModuleName>cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>270</ID>
                    <BindInstances>icmp_ln40_fu_1246_p2 add_ln40_fu_1252_p2 icmp_ln41_fu_1264_p2 select_ln40_fu_1270_p3 add_ln40_1_fu_1278_p2 select_ln40_1_fu_1284_p3 first_iter_0_fu_1292_p2 mul_4ns_32s_36_2_1_U1 empty_64_fu_1527_p2 empty_65_fu_1540_p2 lshr_ln60_fu_1971_p2 add_ln60_2_fu_1606_p2 add_ln60_4_fu_1626_p2 add_ln60_3_fu_1635_p2 lshr_ln60_1_fu_2062_p2 add_ln60_6_fu_1664_p2 add_ln60_5_fu_1672_p2 lshr_ln60_2_fu_2309_p2 add_ln60_8_fu_1701_p2 add_ln60_7_fu_1709_p2 lshr_ln60_3_fu_2391_p2 add_ln60_10_fu_1738_p2 add_ln60_9_fu_1746_p2 lshr_ln60_4_fu_2487_p2 add_ln60_12_fu_1775_p2 add_ln60_11_fu_1783_p2 lshr_ln60_5_fu_2569_p2 add_ln60_14_fu_1812_p2 add_ln60_13_fu_1820_p2 lshr_ln60_6_fu_2678_p2 add_ln60_16_fu_1849_p2 add_ln60_15_fu_1857_p2 lshr_ln60_7_fu_2760_p2 add_ln60_18_fu_1886_p2 add_ln60_17_fu_1894_p2 lshr_ln60_8_fu_2856_p2 add_ln60_20_fu_1923_p2 add_ln60_19_fu_1931_p2 lshr_ln60_9_fu_2938_p2 add_ln60_22_fu_1981_p2 add_ln60_21_fu_1989_p2 lshr_ln60_10_fu_3060_p2 add_ln60_24_fu_2072_p2 add_ln60_23_fu_2080_p2 lshr_ln60_11_fu_3142_p2 add_ln60_26_fu_2109_p2 add_ln60_25_fu_2117_p2 lshr_ln60_12_fu_3238_p2 add_ln60_28_fu_2146_p2 add_ln60_27_fu_2154_p2 lshr_ln60_13_fu_3320_p2 add_ln60_30_fu_2183_p2 add_ln60_29_fu_2191_p2 lshr_ln60_14_fu_3429_p2 add_ln60_32_fu_2220_p2 add_ln60_31_fu_2228_p2 lshr_ln60_15_fu_3511_p2 mul_2s_2s_2_1_1_U2 mul_4s_4s_4_1_1_U3 mul_4s_4s_4_1_1_U4 mul_8s_8s_16_1_1_U5 mul_2s_2s_2_1_1_U6 mul_4s_4s_4_1_1_U7 mul_4s_4s_4_1_1_U8 mul_8s_8s_16_1_1_U9 mul_2s_2s_2_1_1_U10 mul_4s_4s_4_1_1_U11 mul_4s_4s_4_1_1_U12 mul_8s_8s_16_1_1_U13 mul_2s_2s_2_1_1_U14 mul_4s_4s_4_1_1_U15 mul_4s_4s_4_1_1_U16 mul_8s_8s_16_1_1_U17 mul_2s_2s_2_1_1_U18 mul_4s_4s_4_1_1_U19 mul_4s_4s_4_1_1_U20 mul_8s_8s_16_1_1_U21 mul_2s_2s_2_1_1_U22 mul_4s_4s_4_1_1_U23 mul_4s_4s_4_1_1_U24 mul_8s_8s_16_1_1_U25 mul_2s_2s_2_1_1_U26 mul_4s_4s_4_1_1_U27 mul_4s_4s_4_1_1_U28 mul_8s_8s_16_1_1_U29 mul_2s_2s_2_1_1_U30 mul_4s_4s_4_1_1_U31 mul_4s_4s_4_1_1_U32 mul_8s_8s_16_1_1_U33 mul_2s_2s_2_1_1_U34 mul_4s_4s_4_1_1_U35 mul_4s_4s_4_1_1_U36 mul_8s_8s_16_1_1_U37 mul_2s_2s_2_1_1_U38 mul_4s_4s_4_1_1_U39 mul_4s_4s_4_1_1_U40 mul_8s_8s_16_1_1_U41 mul_2s_2s_2_1_1_U42 mul_4s_4s_4_1_1_U43 mul_4s_4s_4_1_1_U44 mul_8s_8s_16_1_1_U45 mul_2s_2s_2_1_1_U46 mul_4s_4s_4_1_1_U47 mul_4s_4s_4_1_1_U48 mul_8s_8s_16_1_1_U49 mul_2s_2s_2_1_1_U50 mul_4s_4s_4_1_1_U51 mul_4s_4s_4_1_1_U52 mul_8s_8s_16_1_1_U53 mul_2s_2s_2_1_1_U54 mul_4s_4s_4_1_1_U55 mul_4s_4s_4_1_1_U56 mul_8s_8s_16_1_1_U57 mul_2s_2s_2_1_1_U58 mul_4s_4s_4_1_1_U59 mul_4s_4s_4_1_1_U60 mul_8s_8s_16_1_1_U61 mul_2s_2s_2_1_1_U62 mul_4s_4s_4_1_1_U63 mul_4s_4s_4_1_1_U64 mul_8s_8s_16_1_1_U65 add_ln70_fu_2470_p2 add_ln70_1_fu_2651_p2 add_ln70_2_fu_2661_p2 add_ln70_3_fu_2839_p2 add_ln70_4_fu_3023_p2 add_ln70_5_fu_3033_p2 add_ln70_6_fu_3043_p2 add_ln70_7_fu_3221_p2 add_ln70_8_fu_3402_p2 add_ln70_9_fu_3412_p2 add_ln70_10_fu_3590_p2 add_ln70_11_fu_3658_p2 add_ln70_12_fu_3668_p2 add_ln70_13_fu_3678_p2 sum_fu_1617_p2 add_ln41_fu_1508_p2 icmp_ln41_1_fu_1513_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_32s_32s_32_2_1_U155 tmp1_fu_422_p2 mul_32s_32s_32_2_1_U156 tmp2_fu_428_p2 mul_32s_32s_32_2_1_U157 tmp3_fu_446_p2 mul_32s_32s_32_2_1_U158 tmp4_fu_452_p2 mul_32s_32s_32_2_1_U159 tmp5_fu_458_p2 mul_32s_32s_32_2_1_U160 tmp6_fu_464_p2 mul_32s_32s_32_2_1_U161 p_sub437_fu_476_p2 tmp7_fu_482_p2 mul_32s_32s_32_2_1_U162 mul_32s_32s_32_2_1_U163 tmp9_fu_488_p2 mul_32s_32s_32_2_1_U164 tmp10_fu_494_p2 mul_32s_32s_32_2_1_U165 tmp11_fu_500_p2 mul_32s_32s_32_2_1_U166 mul_32s_32s_62_2_1_U167 add_ln39_1_fu_559_p2 add_ln39_2_fu_564_p2 icmp_ln39_fu_569_p2 add_ln39_fu_575_p2 empty_72_fu_1239_p2 empty_73_fu_1243_p2 empty_74_fu_585_p2 empty_76_fu_901_p2 empty_78_fu_629_p2 empty_80_fu_951_p2 empty_82_fu_658_p2 empty_84_fu_1001_p2 empty_86_fu_687_p2 empty_88_fu_1051_p2 empty_90_fu_716_p2 empty_92_fu_1101_p2 empty_94_fu_745_p2 empty_96_fu_1180_p2 empty_98_fu_774_p2 empty_100_fu_1201_p2 empty_102_fu_803_p2 empty_104_fu_1258_p2 empty_106_fu_832_p2 empty_108_fu_1327_p2 empty_110_fu_861_p2 empty_112_fu_1377_p2 empty_114_fu_911_p2 empty_116_fu_1427_p2 empty_118_fu_961_p2 empty_120_fu_1477_p2 empty_122_fu_1011_p2 empty_124_fu_1527_p2 empty_126_fu_1061_p2 empty_128_fu_1577_p2 empty_130_fu_1111_p2 empty_132_fu_1627_p2 empty_134_fu_1140_p2 empty_136_fu_1677_p2 empty_138_fu_1211_p2 empty_141_fu_1731_p2 empty_144_fu_1790_p2 empty_145_fu_1337_p2 empty_148_fu_1843_p2 empty_149_fu_1387_p2 empty_152_fu_1896_p2 empty_153_fu_1437_p2 empty_156_fu_1949_p2 empty_157_fu_1487_p2 empty_160_fu_2002_p2 empty_161_fu_1537_p2 empty_164_fu_2084_p2 empty_165_fu_1587_p2 empty_168_fu_2108_p2 empty_169_fu_1637_p2 empty_172_fu_2132_p2 empty_173_fu_1691_p2 empty_176_fu_2185_p2 empty_177_fu_1740_p2 empty_180_fu_2238_p2 empty_181_fu_1799_p2 empty_184_fu_2291_p2 empty_185_fu_1852_p2 empty_188_fu_2344_p2 empty_189_fu_1905_p2 empty_192_fu_2397_p2 empty_193_fu_1958_p2 empty_196_fu_2450_p2 empty_197_fu_2011_p2 empty_200_fu_2503_p2 empty_201_fu_2040_p2 empty_204_fu_2556_p2 empty_223_fu_2609_p2 empty_224_fu_2145_p2 empty_227_fu_2662_p2 empty_228_fu_2198_p2 empty_231_fu_2715_p2 empty_232_fu_2251_p2 empty_235_fu_2768_p2 empty_236_fu_2304_p2 empty_239_fu_2821_p2 empty_240_fu_2357_p2 empty_243_fu_2903_p2 empty_244_fu_2410_p2 empty_247_fu_2927_p2 empty_248_fu_2463_p2 empty_251_fu_2989_p2 empty_252_fu_2516_p2 empty_255_fu_3051_p2 empty_256_fu_2569_p2 empty_259_fu_3113_p2 empty_260_fu_2618_p2 empty_263_fu_3175_p2 empty_264_fu_2671_p2 empty_267_fu_3237_p2 empty_268_fu_2724_p2 empty_271_fu_3299_p2 empty_272_fu_2777_p2 empty_275_fu_3361_p2 empty_276_fu_2830_p2 empty_279_fu_3423_p2 empty_280_fu_2859_p2 empty_283_fu_3485_p2 tmp13_fu_2940_p2 empty_300_fu_2949_p2 empty_303_fu_3547_p2 tmp14_fu_3002_p2 empty_304_fu_3011_p2 empty_307_fu_3615_p2 tmp15_fu_3064_p2 empty_308_fu_3073_p2 empty_311_fu_3683_p2 tmp16_fu_3126_p2 empty_312_fu_3135_p2 empty_315_fu_3827_p2 tmp17_fu_3188_p2 empty_316_fu_3197_p2 empty_319_fu_3857_p2 tmp18_fu_3250_p2 empty_320_fu_3259_p2 empty_323_fu_3887_p2 tmp19_fu_3312_p2 empty_324_fu_3321_p2 empty_327_fu_3917_p2 tmp20_fu_3374_p2 empty_328_fu_3383_p2 empty_331_fu_3947_p2 tmp21_fu_3436_p2 empty_332_fu_3445_p2 empty_335_fu_3977_p2 tmp22_fu_3498_p2 empty_336_fu_3507_p2 empty_339_fu_4007_p2 tmp23_fu_3556_p2 empty_340_fu_3565_p2 empty_343_fu_4037_p2 tmp24_fu_3624_p2 empty_344_fu_3633_p2 empty_347_fu_4067_p2 tmp25_fu_3692_p2 empty_348_fu_3701_p2 empty_351_fu_4097_p2 tmp26_fu_3730_p2 empty_352_fu_3739_p2 empty_355_fu_4127_p2 tmp27_fu_3768_p2 empty_356_fu_3777_p2 empty_359_fu_4157_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3</Name>
            <Loops>
                <VITIS_LOOP_40_2_VITIS_LOOP_41_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1047</Best-caseLatency>
                    <Average-caseLatency>1047</Average-caseLatency>
                    <Worst-caseLatency>1047</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.470 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1040</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_2_VITIS_LOOP_41_3>
                        <Name>VITIS_LOOP_40_2_VITIS_LOOP_41_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1045</Latency>
                        <AbsoluteTimeLatency>10.450 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_40_2_VITIS_LOOP_41_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>accelerator.cpp:41</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_2_VITIS_LOOP_41_3>
                            <Name>VITIS_LOOP_40_2_VITIS_LOOP_41_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>accelerator.cpp:40</SourceLocation>
                        </VITIS_LOOP_40_2_VITIS_LOOP_41_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3405</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>6331</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_1246_p2" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1252_p2" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_1264_p2" SOURCE="accelerator.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_1270_p3" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1278_p2" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_1284_p3" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_1292_p2" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_36_2_1_U1" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_1527_p2" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_1540_p2" SOURCE="accelerator.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_fu_1971_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_1606_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_4_fu_1626_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_1635_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_1_fu_2062_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_6_fu_1664_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_5_fu_1672_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_2_fu_2309_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_8_fu_1701_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_7_fu_1709_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_3_fu_2391_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_10_fu_1738_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_9_fu_1746_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_4_fu_2487_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_12_fu_1775_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_11_fu_1783_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_5_fu_2569_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_14_fu_1812_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_13_fu_1820_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_6_fu_2678_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_16_fu_1849_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_15_fu_1857_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_7_fu_2760_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_18_fu_1886_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_17_fu_1894_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_8_fu_2856_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_20_fu_1923_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_19_fu_1931_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_9_fu_2938_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_22_fu_1981_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_21_fu_1989_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_10_fu_3060_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_24_fu_2072_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_23_fu_2080_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_11_fu_3142_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_26_fu_2109_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_25_fu_2117_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_12_fu_3238_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_28_fu_2146_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_27_fu_2154_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_13_fu_3320_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_30_fu_2183_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_29_fu_2191_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_14_fu_3429_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_32_fu_2220_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_31_fu_2228_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln60_15_fu_3511_p2" SOURCE="accelerator.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln60_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U2" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U3" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U4" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U5" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U6" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U7" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U8" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U9" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U10" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U11" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U12" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U13" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U14" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U15" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U16" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U17" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U18" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U19" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U20" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U21" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U22" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U23" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U24" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U25" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U26" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U27" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U28" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U29" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U30" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U31" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U32" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U33" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U34" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U35" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U36" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U37" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U38" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U39" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U40" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U41" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U42" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U43" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U44" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U45" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U46" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U47" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U48" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U49" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U50" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U51" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U52" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U53" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U54" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U55" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U56" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U57" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U58" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U59" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U60" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U61" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U62" SOURCE="./approx_mac.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U63" SOURCE="./approx_mac.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="acc_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_4_1_1_U64" SOURCE="./approx_mac.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U65" SOURCE="./approx_mac.h:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_2470_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_2651_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_2661_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_3_fu_2839_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_4_fu_3023_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_5_fu_3033_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_6_fu_3043_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_7_fu_3221_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_8_fu_3402_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_9_fu_3412_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_10_fu_3590_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_11_fu_3658_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_12_fu_3668_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_13_fu_3678_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_1617_p2" SOURCE="accelerator.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1508_p2" SOURCE="accelerator.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_2_VITIS_LOOP_41_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_1_fu_1513_p2" SOURCE="accelerator.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_accelerator</Name>
            <Loops>
                <VITIS_LOOP_39_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17955</Best-caseLatency>
                    <Average-caseLatency>17955</Average-caseLatency>
                    <Worst-caseLatency>17955</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17956</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1>
                        <Name>VITIS_LOOP_39_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>17952</Latency>
                        <AbsoluteTimeLatency>0.180 ms</AbsoluteTimeLatency>
                        <IterationLatency>1122</IterationLatency>
                        <PipelineDepth>1122</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270</Instance>
                        </InstanceList>
                    </VITIS_LOOP_39_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>accelerator.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_39_1>
                            <Name>VITIS_LOOP_39_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>accelerator.cpp:39</SourceLocation>
                        </VITIS_LOOP_39_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>18</UTIL_DSP>
                    <FF>14832</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>21020</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U155" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_fu_422_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U156" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_428_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U157" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_446_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U158" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp4_fu_452_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U159" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_458_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U160" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_464_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U161" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_sub437_fu_476_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="p_sub437" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp7_fu_482_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U162" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U163" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp9_fu_488_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U164" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp10_fu_494_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U165" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp11_fu_500_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U166" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_62_2_1_U167" SOURCE="accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_559_p2" SOURCE="accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_564_p2" SOURCE="accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_569_p2" SOURCE="accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_575_p2" SOURCE="accelerator.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_1239_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_1243_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_585_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_76_fu_901_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_629_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_80_fu_951_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_658_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_84_fu_1001_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_687_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_88_fu_1051_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_716_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_92_fu_1101_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_745_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_96_fu_1180_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_774_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_100_fu_1201_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_803_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_104_fu_1258_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_832_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_108_fu_1327_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_861_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_112_fu_1377_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_911_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_116_fu_1427_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_961_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_120_fu_1477_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_1011_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_124_fu_1527_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_1061_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_128_fu_1577_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_1111_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_132_fu_1627_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_1140_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_136_fu_1677_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_1211_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_141_fu_1731_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_144_fu_1790_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_1337_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_148_fu_1843_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_1387_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_152_fu_1896_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_1437_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_156_fu_1949_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_1487_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_160_fu_2002_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_1537_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_164_fu_2084_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_1587_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_168_fu_2108_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_1637_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_172_fu_2132_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_1691_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_176_fu_2185_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_1740_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_180_fu_2238_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_1799_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_184_fu_2291_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_1852_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_188_fu_2344_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_1905_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_192_fu_2397_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_193_fu_1958_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_196_fu_2450_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_2011_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_200_fu_2503_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_2040_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_204_fu_2556_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_223_fu_2609_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_2145_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_227_fu_2662_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_2198_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_231_fu_2715_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_2251_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_235_fu_2768_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_2304_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_239_fu_2821_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_2357_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_243_fu_2903_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_2410_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_247_fu_2927_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_2463_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_251_fu_2989_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_252_fu_2516_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_255_fu_3051_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_256_fu_2569_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_259_fu_3113_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_2618_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_263_fu_3175_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_263" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_2671_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_267_fu_3237_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_268_fu_2724_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_271_fu_3299_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_272_fu_2777_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_275_fu_3361_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_276_fu_2830_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_279_fu_3423_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_280_fu_2859_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_283_fu_3485_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_283" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp13_fu_2940_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_300_fu_2949_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_303_fu_3547_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_3002_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_304_fu_3011_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_307_fu_3615_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp15_fu_3064_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_308_fu_3073_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_311_fu_3683_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp16_fu_3126_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_312_fu_3135_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_312" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_315_fu_3827_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp17_fu_3188_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_316_fu_3197_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_316" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_319_fu_3857_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_319" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp18_fu_3250_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_320_fu_3259_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_320" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_323_fu_3887_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp19_fu_3312_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_324_fu_3321_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_324" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_327_fu_3917_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp20_fu_3374_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_328_fu_3383_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_328" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_331_fu_3947_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_331" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp21_fu_3436_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_332_fu_3445_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_332" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_335_fu_3977_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_335" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp22_fu_3498_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_336_fu_3507_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_339_fu_4007_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_339" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp23_fu_3556_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_340_fu_3565_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_340" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_343_fu_4037_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp24_fu_3624_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_344_fu_3633_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_344" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_347_fu_4067_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_347" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp25_fu_3692_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_348_fu_3701_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_348" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_351_fu_4097_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp26_fu_3730_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_352_fu_3739_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_352" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_355_fu_4127_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_355" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp27_fu_3768_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_356_fu_3777_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_39_1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_359_fu_4157_p2" SOURCE="accelerator.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_359" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="inout" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights8" index="1" direction="inout" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="weights8_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights8_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights6" index="2" direction="inout" srcType="ap_int&lt;6&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="weights6_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights6_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights4" index="3" direction="inout" srcType="ap_int&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="weights4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights2" index="4" direction="inout" srcType="ap_int&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="weights2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="5" direction="inout" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Cin" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Cin" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Cout" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Cout" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="H" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="H" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W" index="9" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="W" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="precision" index="10" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="precision" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weights8_1" access="W" description="Data signal of weights8" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights8" access="W" description="Bit 31 to 0 of weights8"/>
                    </fields>
                </register>
                <register offset="0x20" name="weights8_2" access="W" description="Data signal of weights8" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights8" access="W" description="Bit 63 to 32 of weights8"/>
                    </fields>
                </register>
                <register offset="0x28" name="weights6_1" access="W" description="Data signal of weights6" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights6" access="W" description="Bit 31 to 0 of weights6"/>
                    </fields>
                </register>
                <register offset="0x2c" name="weights6_2" access="W" description="Data signal of weights6" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights6" access="W" description="Bit 63 to 32 of weights6"/>
                    </fields>
                </register>
                <register offset="0x34" name="weights4_1" access="W" description="Data signal of weights4" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights4" access="W" description="Bit 31 to 0 of weights4"/>
                    </fields>
                </register>
                <register offset="0x38" name="weights4_2" access="W" description="Data signal of weights4" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights4" access="W" description="Bit 63 to 32 of weights4"/>
                    </fields>
                </register>
                <register offset="0x40" name="weights2_1" access="W" description="Data signal of weights2" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights2" access="W" description="Bit 31 to 0 of weights2"/>
                    </fields>
                </register>
                <register offset="0x44" name="weights2_2" access="W" description="Data signal of weights2" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights2" access="W" description="Bit 63 to 32 of weights2"/>
                    </fields>
                </register>
                <register offset="0x4c" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x50" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
                <register offset="0x58" name="Cin" access="W" description="Data signal of Cin" range="32">
                    <fields>
                        <field offset="0" width="32" name="Cin" access="W" description="Bit 31 to 0 of Cin"/>
                    </fields>
                </register>
                <register offset="0x60" name="Cout" access="W" description="Data signal of Cout" range="32">
                    <fields>
                        <field offset="0" width="32" name="Cout" access="W" description="Bit 31 to 0 of Cout"/>
                    </fields>
                </register>
                <register offset="0x68" name="H" access="W" description="Data signal of H" range="32">
                    <fields>
                        <field offset="0" width="32" name="H" access="W" description="Bit 31 to 0 of H"/>
                    </fields>
                </register>
                <register offset="0x70" name="W" access="W" description="Data signal of W" range="32">
                    <fields>
                        <field offset="0" width="32" name="W" access="W" description="Bit 31 to 0 of W"/>
                    </fields>
                </register>
                <register offset="0x78" name="precision" access="W" description="Data signal of precision" range="32">
                    <fields>
                        <field offset="0" width="32" name="precision" access="W" description="Bit 31 to 0 of precision"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weights8"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="weights6"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="weights4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="weights2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="Cin"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="Cout"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="H"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="W"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="precision"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights8"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="32" argName="weights8"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights6"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="6" final_bitwidth="32" argName="weights6"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="4" final_bitwidth="32" argName="weights4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="2" final_bitwidth="32" argName="weights2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 8 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">weights8_1, 0x1c, 32, W, Data signal of weights8, </column>
                    <column name="s_axi_control">weights8_2, 0x20, 32, W, Data signal of weights8, </column>
                    <column name="s_axi_control">weights6_1, 0x28, 32, W, Data signal of weights6, </column>
                    <column name="s_axi_control">weights6_2, 0x2c, 32, W, Data signal of weights6, </column>
                    <column name="s_axi_control">weights4_1, 0x34, 32, W, Data signal of weights4, </column>
                    <column name="s_axi_control">weights4_2, 0x38, 32, W, Data signal of weights4, </column>
                    <column name="s_axi_control">weights2_1, 0x40, 32, W, Data signal of weights2, </column>
                    <column name="s_axi_control">weights2_2, 0x44, 32, W, Data signal of weights2, </column>
                    <column name="s_axi_control">output_r_1, 0x4c, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x50, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">Cin, 0x58, 32, W, Data signal of Cin, </column>
                    <column name="s_axi_control">Cout, 0x60, 32, W, Data signal of Cout, </column>
                    <column name="s_axi_control">H, 0x68, 32, W, Data signal of H, </column>
                    <column name="s_axi_control">W, 0x70, 32, W, Data signal of W, </column>
                    <column name="s_axi_control">precision, 0x78, 32, W, Data signal of precision, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">inout, ap_int&lt;8&gt;*</column>
                    <column name="weights8">inout, ap_int&lt;8&gt;*</column>
                    <column name="weights6">inout, ap_int&lt;6&gt;*</column>
                    <column name="weights4">inout, ap_int&lt;4&gt;*</column>
                    <column name="weights2">inout, ap_int&lt;2&gt;*</column>
                    <column name="output">inout, ap_int&lt;32&gt;*</column>
                    <column name="Cin">in, int</column>
                    <column name="Cout">in, int</column>
                    <column name="H">in, int</column>
                    <column name="W">in, int</column>
                    <column name="precision">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x10 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x14 range=32</column>
                    <column name="weights8">m_axi_gmem, interface, , channel=0</column>
                    <column name="weights8">s_axi_control, register, offset, name=weights8_1 offset=0x1c range=32</column>
                    <column name="weights8">s_axi_control, register, offset, name=weights8_2 offset=0x20 range=32</column>
                    <column name="weights6">m_axi_gmem, interface, , channel=0</column>
                    <column name="weights6">s_axi_control, register, offset, name=weights6_1 offset=0x28 range=32</column>
                    <column name="weights6">s_axi_control, register, offset, name=weights6_2 offset=0x2c range=32</column>
                    <column name="weights4">m_axi_gmem, interface, , channel=0</column>
                    <column name="weights4">s_axi_control, register, offset, name=weights4_1 offset=0x34 range=32</column>
                    <column name="weights4">s_axi_control, register, offset, name=weights4_2 offset=0x38 range=32</column>
                    <column name="weights2">m_axi_gmem, interface, , channel=0</column>
                    <column name="weights2">s_axi_control, register, offset, name=weights2_1 offset=0x40 range=32</column>
                    <column name="weights2">s_axi_control, register, offset, name=weights2_2 offset=0x44 range=32</column>
                    <column name="output">m_axi_gmem, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x4c range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x50 range=32</column>
                    <column name="Cin">s_axi_control, register, , name=Cin offset=0x58 range=32</column>
                    <column name="Cout">s_axi_control, register, , name=Cout offset=0x60 range=32</column>
                    <column name="H">s_axi_control, register, , name=H offset=0x68 range=32</column>
                    <column name="W">s_axi_control, register, , name=W offset=0x70 range=32</column>
                    <column name="precision">s_axi_control, register, , name=precision offset=0x78 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">write, 8, 32, VITIS_LOOP_41_3, accelerator.cpp:41:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">input, accelerator.cpp:60:9, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem">output, accelerator.cpp:73:36, write, Widen Fail, , VITIS_LOOP_41_3, accelerator.cpp:41:22, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output, accelerator.cpp:73:36, write, Fail, , VITIS_LOOP_40_2, accelerator.cpp:40:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output, accelerator.cpp:73:36, write, Inferred, 8, VITIS_LOOP_41_3, accelerator.cpp:41:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="accelerator.cpp:17" status="valid" parentFunction="cnn_accelerator" variable="input" isDirective="0" options="m_axi port=input bundle=gmem"/>
        <Pragma type="interface" location="accelerator.cpp:18" status="valid" parentFunction="cnn_accelerator" variable="weights8" isDirective="0" options="m_axi port=weights8 bundle=gmem"/>
        <Pragma type="interface" location="accelerator.cpp:19" status="valid" parentFunction="cnn_accelerator" variable="weights6" isDirective="0" options="m_axi port=weights6 bundle=gmem"/>
        <Pragma type="interface" location="accelerator.cpp:20" status="valid" parentFunction="cnn_accelerator" variable="weights4" isDirective="0" options="m_axi port=weights4 bundle=gmem"/>
        <Pragma type="interface" location="accelerator.cpp:21" status="valid" parentFunction="cnn_accelerator" variable="weights2" isDirective="0" options="m_axi port=weights2 bundle=gmem"/>
        <Pragma type="interface" location="accelerator.cpp:22" status="valid" parentFunction="cnn_accelerator" variable="output" isDirective="0" options="m_axi port=output bundle=gmem"/>
        <Pragma type="interface" location="accelerator.cpp:24" status="valid" parentFunction="cnn_accelerator" variable="precision" isDirective="0" options="s_axilite port=precision"/>
        <Pragma type="interface" location="accelerator.cpp:25" status="valid" parentFunction="cnn_accelerator" variable="Cin" isDirective="0" options="s_axilite port=Cin"/>
        <Pragma type="interface" location="accelerator.cpp:26" status="valid" parentFunction="cnn_accelerator" variable="Cout" isDirective="0" options="s_axilite port=Cout"/>
        <Pragma type="interface" location="accelerator.cpp:27" status="valid" parentFunction="cnn_accelerator" variable="H" isDirective="0" options="s_axilite port=H"/>
        <Pragma type="interface" location="accelerator.cpp:28" status="valid" parentFunction="cnn_accelerator" variable="W" isDirective="0" options="s_axilite port=W"/>
        <Pragma type="interface" location="accelerator.cpp:29" status="valid" parentFunction="cnn_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="bind_storage" location="accelerator.cpp:35" status="valid" parentFunction="cnn_accelerator" variable="in_buf" isDirective="0" options="variable=in_buf type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="accelerator.cpp:36" status="valid" parentFunction="cnn_accelerator" variable="out_buf" isDirective="0" options="variable=out_buf type=ram_2p impl=bram"/>
        <Pragma type="pipeline" location="accelerator.cpp:42" status="valid" parentFunction="cnn_accelerator" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="accelerator.cpp:55" status="valid" parentFunction="cnn_accelerator" variable="act" isDirective="0" options="variable=act complete"/>
        <Pragma type="array_partition" location="accelerator.cpp:56" status="valid" parentFunction="cnn_accelerator" variable="partial" isDirective="0" options="variable=partial complete"/>
        <Pragma type="unroll" location="accelerator.cpp:59" status="valid" parentFunction="cnn_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="approx_mac.h:8" status="warning" parentFunction="mac_int8" variable="a" isDirective="0" options="variable=a op=mul impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'a', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="inline" location="approx_mac.h:14" status="valid" parentFunction="approx_mul6" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="approx_mac.h:22" status="valid" parentFunction="mac_int6" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="approx_mac.h:31" status="valid" parentFunction="mac_int4_pack" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="approx_mac.h:36" status="valid" parentFunction="mac_int4_pack" variable="A" isDirective="0" options="variable=A op=mul impl=dsp"/>
        <Pragma type="inline" location="approx_mac.h:51" status="valid" parentFunction="mac_int2_pack" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="approx_mac.h:56" status="valid" parentFunction="mac_int2_pack" variable="A" isDirective="0" options="variable=A op=mul impl=dsp"/>
        <Pragma type="inline" location="pe.h:15" status="valid" parentFunction="pe_compute" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="systolic_array.h:15" status="valid" parentFunction="systolic_array" variable="act" isDirective="0" options="variable=act complete"/>
        <Pragma type="array_partition" location="systolic_array.h:16" status="valid" parentFunction="systolic_array" variable="psum" isDirective="0" options="variable=psum complete"/>
        <Pragma type="unroll" location="systolic_array.h:19" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="cnn_accelerator" options="0" pragmaLocId="accelerator.cpp:39:0" srcPragmaType="performance" srcPragmaLoc="accelerator.cpp:39:0" srcPragmaSource="directive" srcIsDirective="1" srcIsSlxDirective="0" loopName="VITIS_LOOP_39_1" loopLoc="accelerator.cpp:39:19"/>
    </AutoPragmaReport>
</profile>

