

================================================================
== Vitis HLS Report for 'discardBitStreamLL'
================================================================
* Date:           Tue Oct  8 21:19:30 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|      113|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |sub_ln74_fu_46_p2   |         -|   0|  0|   13|           6|           6|
    |lshr_ln73_fu_40_p2  |      lshr|   0|  0|  100|          32|          32|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  113|          38|          38|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_ready        |  out|    1|  ap_ctrl_hs|  discardBitStreamLL|  return value|
|ap_return_0     |  out|   32|  ap_ctrl_hs|  discardBitStreamLL|  return value|
|ap_return_1     |  out|    6|  ap_ctrl_hs|  discardBitStreamLL|  return value|
|bitbuffer_read  |   in|   32|     ap_none|      bitbuffer_read|        scalar|
|bits_cntr_read  |   in|    6|     ap_none|      bits_cntr_read|        scalar|
|n_bits_val      |   in|    5|     ap_none|          n_bits_val|        scalar|
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%n_bits_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %n_bits_val"   --->   Operation 2 'read' 'n_bits_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%bits_cntr_read_6 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read"   --->   Operation 3 'read' 'bits_cntr_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bitbuffer_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_read"   --->   Operation 4 'read' 'bitbuffer_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n_bits_val_cast = zext i5 %n_bits_val_read"   --->   Operation 5 'zext' 'n_bits_val_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %n_bits_val_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:73]   --->   Operation 6 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.27ns)   --->   "%lshr_ln73 = lshr i32 %bitbuffer_read_2, i32 %zext_ln73" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:73]   --->   Operation 7 'lshr' 'lshr_ln73' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.84ns)   --->   "%sub_ln74 = sub i6 %bits_cntr_read_6, i6 %n_bits_val_cast" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:74]   --->   Operation 8 'sub' 'sub_ln74' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv = insertvalue i38 <undef>, i32 %lshr_ln73" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:75]   --->   Operation 9 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i38 %mrv, i6 %sub_ln74" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:75]   --->   Operation 10 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln75 = ret i38 %mrv_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:75]   --->   Operation 11 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bitbuffer_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bits_cntr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_bits_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_bits_val_read  (read       ) [ 00]
bits_cntr_read_6 (read       ) [ 00]
bitbuffer_read_2 (read       ) [ 00]
n_bits_val_cast  (zext       ) [ 00]
zext_ln73        (zext       ) [ 00]
lshr_ln73        (lshr       ) [ 00]
sub_ln74         (sub        ) [ 00]
mrv              (insertvalue) [ 00]
mrv_1            (insertvalue) [ 00]
ret_ln75         (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bitbuffer_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bits_cntr_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_bits_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_bits_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="n_bits_val_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="5" slack="0"/>
<pin id="16" dir="0" index="1" bw="5" slack="0"/>
<pin id="17" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_bits_val_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="bits_cntr_read_6_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="6" slack="0"/>
<pin id="22" dir="0" index="1" bw="6" slack="0"/>
<pin id="23" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_cntr_read_6/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="bitbuffer_read_2_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitbuffer_read_2/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="n_bits_val_cast_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="5" slack="0"/>
<pin id="34" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_bits_val_cast/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="zext_ln73_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="5" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="lshr_ln73_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="5" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sub_ln74_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mrv_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="38" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mrv_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="38" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="14" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="14" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="26" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="36" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="32" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="40" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="46" pin="2"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: discardBitStreamLL : bitbuffer_read | {1 }
	Port: discardBitStreamLL : bits_cntr_read | {1 }
	Port: discardBitStreamLL : n_bits_val | {1 }
  - Chain level:
	State 1
		lshr_ln73 : 1
		sub_ln74 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln75 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   lshr   |       lshr_ln73_fu_40       |    0    |   100   |
|----------|-----------------------------|---------|---------|
|    sub   |        sub_ln74_fu_46       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |  n_bits_val_read_read_fu_14 |    0    |    0    |
|   read   | bits_cntr_read_6_read_fu_20 |    0    |    0    |
|          | bitbuffer_read_2_read_fu_26 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |    n_bits_val_cast_fu_32    |    0    |    0    |
|          |       zext_ln73_fu_36       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|insertvalue|          mrv_fu_52          |    0    |    0    |
|          |         mrv_1_fu_58         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   113   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   113  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   113  |
+-----------+--------+--------+
