#
# date: 20051004c: bad generics generation
MIXCFG output.generate.arch noleaf
MIXCFG output.generate.conf noleaf
MIXCFG output.generate.enty leaf
#
# Input sheets:
#
# MIXCFG conn.xls CONN.*
MIXCFG conn.xls C_20051018d
MIXCFG hier.xls H_20051018d
#
MIXCFG output.generate.delta 1
# MIXCFG output.delta sort,remove,ignorecase
MIXCFG output.delta remove

MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# Adding path for entity verifications:
# MIXCFG check.hdlout.path VGCA_Leaf
#   'mode' => "entity,leaf,generated,ignorecase", -> all, not only leafs ...
#     ev. anstelle von generated -> inpath
# MIXCFG check.hdlout.mode entity,dcleaf,generated,ignorecase

# MIXCFG macro.%PREFIX_IOC_GEN% iom_
# MIXCFG postfix.PREFIX_IOC_GEN iom_
# MIXCFG iocell.name %PREFIX_IOC_GEN%%::name%
# MIXCFG pad.name %PREFIX_PAD_GEN%%::name%

# Adding clk, pad and xo to give them directions ...
# MIXCFG iocell.in do,en,pu,pd,xin,clk,res_n,testmode,oe,test_oe,test_en,iddq,bypass,enq,vrefsstlpad,sel1,clampoff,test_iddq,bilbo_out_i
# MIXCFG iocell.in testmode,oe,test_en,iddq,bypass,enq
# MIXCFG iocell.in vrefsstlpad,sel1
# MIXCFG iocell.inout pad
# MIXCFG iocell.out di,xout,xo,vrefsstl,bilbo_in_o
# MIXCFG iocell.select given,auto

# Take signal name as generated port name!
# MIXCFG postfix.PREFIX_PORT_GEN %EMPTY%
# MIXCFG postfix.POSTFIX_PORT_GEN %EMPTY%

# minor: allow creation of iocells with embedded pads ..
#!wig20040330
# MIXCFG iocell.embedded pad

#!wig20040805: use intermediate signals for typecast
# MIXCFG output.generate.workaround.typecast intsig

#!End
