// Seed: 1017528654
module module_0 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    input tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    input wand id_8,
    output wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri id_12,
    output wor id_13,
    input supply1 id_14,
    input uwire id_15
);
  wire id_17, id_18, id_19;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    output supply1 id_4,
    output supply0 id_5
);
  wire id_7;
  module_0(
      id_1, id_5, id_5, id_1, id_5, id_0, id_5, id_1, id_1, id_5, id_1, id_1, id_1, id_0, id_1, id_1
  );
  wire id_8;
endmodule
