<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Register_nBits_Generic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Register_Generic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_Generic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register_Generic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Register_Generic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Register_Generic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Register_Generic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Register_Generic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Register_Generic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Register_Generic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Register_Generic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_Generic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Register_Generic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_Generic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_Generic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Register_Generic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Register_Generic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Register_Generic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Register_Generic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register_Generic.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_Generic_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_Generic_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Register_Generic_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Register_Generic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Register_Generic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Register_Generic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Register_Generic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Register_Generic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_Generic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_Generic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Register_Generic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Register_Generic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_Generic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register_Generic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Register_Generic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Register_Generic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_Generic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741366467" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741366467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366487" xil_pn:in_ck="8396846238203724406" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741366487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic_TB.vhd"/>
      <outfile xil_pn:name="Register_nBits_Generic.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741366487" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1259520757267127047" xil_pn:start_ts="1741366487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366487" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5763279534125140855" xil_pn:start_ts="1741366487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366467" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6449783599621537358" xil_pn:start_ts="1741366467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366487" xil_pn:in_ck="8396846238203724406" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741366487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic_TB.vhd"/>
      <outfile xil_pn:name="Register_nBits_Generic.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741366490" xil_pn:in_ck="8396846238203724406" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4893060887853326811" xil_pn:start_ts="1741366487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic_TB_beh.prj"/>
      <outfile xil_pn:name="Register_Generic_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1741366490" xil_pn:in_ck="-1391429938182499867" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3374640458856289422" xil_pn:start_ts="1741366490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3080853881873350718" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6449783599621537358" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6651458457171402940" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366356" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8385501181939296508" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366361" xil_pn:in_ck="-4832397823995803472" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8284218329970279563" xil_pn:start_ts="1741366356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register_Generic.lso"/>
      <outfile xil_pn:name="Register_Generic.ngc"/>
      <outfile xil_pn:name="Register_Generic.ngr"/>
      <outfile xil_pn:name="Register_Generic.prj"/>
      <outfile xil_pn:name="Register_Generic.stx"/>
      <outfile xil_pn:name="Register_Generic.syr"/>
      <outfile xil_pn:name="Register_Generic.xst"/>
      <outfile xil_pn:name="Register_Generic_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1741366361" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4543460891036658425" xil_pn:start_ts="1741366361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741366366" xil_pn:in_ck="3875274965942885895" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1830270355224764541" xil_pn:start_ts="1741366361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic.bld"/>
      <outfile xil_pn:name="Register_Generic.ngd"/>
      <outfile xil_pn:name="Register_Generic_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741366378" xil_pn:in_ck="3875274965942885896" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1741366366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic.pcf"/>
      <outfile xil_pn:name="Register_Generic_map.map"/>
      <outfile xil_pn:name="Register_Generic_map.mrp"/>
      <outfile xil_pn:name="Register_Generic_map.ncd"/>
      <outfile xil_pn:name="Register_Generic_map.ngm"/>
      <outfile xil_pn:name="Register_Generic_map.xrpt"/>
      <outfile xil_pn:name="Register_Generic_summary.xml"/>
      <outfile xil_pn:name="Register_Generic_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741366396" xil_pn:in_ck="3484596263417147681" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1741366378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic.ncd"/>
      <outfile xil_pn:name="Register_Generic.pad"/>
      <outfile xil_pn:name="Register_Generic.par"/>
      <outfile xil_pn:name="Register_Generic.ptwx"/>
      <outfile xil_pn:name="Register_Generic.unroutes"/>
      <outfile xil_pn:name="Register_Generic.xpi"/>
      <outfile xil_pn:name="Register_Generic_pad.csv"/>
      <outfile xil_pn:name="Register_Generic_pad.txt"/>
      <outfile xil_pn:name="Register_Generic_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741366396" xil_pn:in_ck="3875274965942885764" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1741366388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_Generic.twr"/>
      <outfile xil_pn:name="Register_Generic.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
