
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009481    0.036749    0.023798    0.023798 ^ clk (in)
                                                         clk (net)
                      0.036749    0.000000    0.023798 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017764    0.029693    0.084662    0.108460 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.029693    0.000128    0.108588 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.005074    0.021037    0.073426    0.182014 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.021037    0.000032    0.182047 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.020681    0.149562    0.267341    0.449388 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net5 (net)
                      0.149562    0.000161    0.449549 ^ output5/A (sky130_fd_sc_hd__buf_2)
     1    0.033942    0.127052    0.162140    0.611690 ^ output5/X (sky130_fd_sc_hd__buf_2)
                                                         counter[1] (net)
                      0.127052    0.000211    0.611901 ^ counter[1] (out)
                                              0.611901   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.611901   data arrival time
---------------------------------------------------------------------------------------------
                                              7.138099   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
