DRAMmem.v,verilog,xil_defaultlib,../../../../kl10-fpga-rtl.srcs/sources_1/ip/DRAMmem/sim/DRAMmem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
