Verilog	bookself	nodes	1.0
#	Created	:	
#	User	:	ioarvani

NumNodes	:	84
NumTerminals	:	27
	U92	1.140000	1.400000
	U91	1.140000	1.400000
	U90	1.140000	1.400000
	U89	1.140000	1.400000
	U88	1.330000	1.400000
	U87	1.140000	1.400000
	U86	0.950000	1.400000
	U85	0.570000	1.400000
	U84	0.950000	1.400000
	U83	1.330000	1.400000
	U82	0.760000	1.400000
	U81	0.570000	1.400000
	U80	0.570000	1.400000
	U79	0.570000	1.400000
	U78	0.950000	1.400000
	U77	1.330000	1.400000
	U76	1.330000	1.400000
	U75	1.330000	1.400000
	U74	1.330000	1.400000
	U73	1.330000	1.400000
	U72	1.330000	1.400000
	U71	0.380000	1.400000
	U70	0.760000	1.400000
	U69	0.380000	1.400000
	U68	0.950000	1.400000
	U67	1.710000	1.400000
	U66	0.380000	1.400000
	U65	0.760000	1.400000
	U64	0.380000	1.400000
	U63	0.570000	1.400000
	U62	0.570000	1.400000
	U61	0.760000	1.400000
	U60	1.140000	1.400000
	U59	0.570000	1.400000
	U58	0.760000	1.400000
	U57	0.570000	1.400000
	U56	0.760000	1.400000
	U55	1.140000	1.400000
	U54	1.520000	1.400000
	U53	0.570000	1.400000
	U52	1.520000	1.400000
	U51	0.950000	1.400000
	U50	0.950000	1.400000
	U49	0.950000	1.400000
	U48	1.710000	1.400000
	U47	0.380000	1.400000
	U46	0.950000	1.400000
	U45	0.380000	1.400000
	U44	1.710000	1.400000
	U43	0.760000	1.400000
	U42	0.760000	1.400000
	U41	1.520000	1.400000
	U40	0.950000	1.400000
	U39	1.140000	1.400000
	U38	1.330000	1.400000
	U37	0.950000	1.400000
	U36	0.950000	1.400000
	S11	0	0	terminal
	S27	0	0	terminal
	S25	0	0	terminal
	S23	0	0	terminal
	S21	0	0	terminal
	S19	0	0	terminal
	S17	0	0	terminal
	S15	0	0	terminal
	S13	0	0	terminal
	S26	0	0	terminal
	S24	0	0	terminal
	S22	0	0	terminal
	S20	0	0	terminal
	S18	0	0	terminal
	S16	0	0	terminal
	S14	0	0	terminal
	S12	0	0	terminal
	S10	0	0	terminal
	S9	0	0	terminal
	S8	0	0	terminal
	S7	0	0	terminal
	S6	0	0	terminal
	S5	0	0	terminal
	S4	0	0	terminal
	S3	0	0	terminal
	S2	0	0	terminal
	S1	0	0	terminal
