ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"cyPm.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  23              		.type	CyPmHibSlpSaveSet, %function
  24              	CyPmHibSlpSaveSet:
  25              	.LFB12:
  26              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.80
   4:Generated_Source\PSoC5/cyPm.c **** *
   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2018, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 2


  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  80:Generated_Source\PSoC5/cyPm.c **** 
  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
  88:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 3


  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 145:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 4


 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 5


 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 6


 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 7


 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 8


 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 9


 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 486:Generated_Source\PSoC5/cyPm.c **** }
 487:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 10


 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 11


 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 12


 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 13


 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 708:Generated_Source\PSoC5/cyPm.c **** }
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 14


 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 15


 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 16


 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 17


 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 18


 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 19


1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1057:Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 20


1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
1098:Generated_Source\PSoC5/cyPm.c **** }
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 21


1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 22


1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 23


1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1255:Generated_Source\PSoC5/cyPm.c **** }
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 24


1286:Generated_Source\PSoC5/cyPm.c **** {
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
1303:Generated_Source\PSoC5/cyPm.c **** }
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 25


1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
1387:Generated_Source\PSoC5/cyPm.c ****     
1388:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1389:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.wakeupTrim3 = CY_PM_PWRSYS_WAKE_TR3_REG;
1390:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
1393:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
1394:Generated_Source\PSoC5/cyPm.c ****     
1395:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1396:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = CY_PM_PWRSYS_WAKE_TR3;
1397:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1398:Generated_Source\PSoC5/cyPm.c **** }
1399:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 26


1400:Generated_Source\PSoC5/cyPm.c **** 
1401:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1402:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1403:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1404:Generated_Source\PSoC5/cyPm.c **** *
1405:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1406:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1407:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1408:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1409:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1410:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1411:Generated_Source\PSoC5/cyPm.c **** *
1412:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1413:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1414:Generated_Source\PSoC5/cyPm.c **** {
1415:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1416:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
1417:Generated_Source\PSoC5/cyPm.c **** 
1418:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1419:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1420:Generated_Source\PSoC5/cyPm.c **** 
1421:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1422:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1423:Generated_Source\PSoC5/cyPm.c ****     {
1424:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1425:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
1426:Generated_Source\PSoC5/cyPm.c ****     }
1427:Generated_Source\PSoC5/cyPm.c **** 
1428:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1429:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1430:Generated_Source\PSoC5/cyPm.c ****     {
1431:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1432:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
1433:Generated_Source\PSoC5/cyPm.c ****     }
1434:Generated_Source\PSoC5/cyPm.c **** 
1435:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1436:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c **** 
1439:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1440:Generated_Source\PSoC5/cyPm.c ****     {
1441:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1442:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1443:Generated_Source\PSoC5/cyPm.c ****     }
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1447:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1448:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
1450:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
1451:Generated_Source\PSoC5/cyPm.c **** 
1452:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
1453:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_WAKE_TR3_REG = cyPmBackup.wakeupTrim3;
1454:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
1455:Generated_Source\PSoC5/cyPm.c **** }
1456:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 27


1457:Generated_Source\PSoC5/cyPm.c **** 
1458:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1459:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1460:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1461:Generated_Source\PSoC5/cyPm.c **** *
1462:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1463:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1464:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1465:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1466:Generated_Source\PSoC5/cyPm.c **** *
1467:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1468:Generated_Source\PSoC5/cyPm.c **** *
1469:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1470:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1471:Generated_Source\PSoC5/cyPm.c **** *
1472:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1473:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1474:Generated_Source\PSoC5/cyPm.c **** {
1475:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1476:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1477:Generated_Source\PSoC5/cyPm.c **** 
1478:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1479:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
1480:Generated_Source\PSoC5/cyPm.c **** 
1481:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1482:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1483:Generated_Source\PSoC5/cyPm.c ****     {
1484:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1485:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1486:Generated_Source\PSoC5/cyPm.c ****         {
1487:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1490:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1491:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c ****     else
1494:Generated_Source\PSoC5/cyPm.c ****     {
1495:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1496:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1497:Generated_Source\PSoC5/cyPm.c ****         {
1498:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1499:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1500:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1501:Generated_Source\PSoC5/cyPm.c **** 
1502:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1503:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1504:Generated_Source\PSoC5/cyPm.c ****     }
1505:Generated_Source\PSoC5/cyPm.c **** }
1506:Generated_Source\PSoC5/cyPm.c **** 
1507:Generated_Source\PSoC5/cyPm.c **** 
1508:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1509:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1510:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1511:Generated_Source\PSoC5/cyPm.c **** *
1512:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1513:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 28


1514:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1515:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1516:Generated_Source\PSoC5/cyPm.c **** *
1517:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1518:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1519:Generated_Source\PSoC5/cyPm.c **** {
1520:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1521:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1522:Generated_Source\PSoC5/cyPm.c ****     {
1523:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1524:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
1525:Generated_Source\PSoC5/cyPm.c ****     }
1526:Generated_Source\PSoC5/cyPm.c **** 
1527:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1528:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1529:Generated_Source\PSoC5/cyPm.c **** 
1530:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1531:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1532:Generated_Source\PSoC5/cyPm.c **** }
1533:Generated_Source\PSoC5/cyPm.c **** 
1534:Generated_Source\PSoC5/cyPm.c **** 
1535:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1536:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1537:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1538:Generated_Source\PSoC5/cyPm.c **** *
1539:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1540:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1541:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1542:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1543:Generated_Source\PSoC5/cyPm.c **** *
1544:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1545:Generated_Source\PSoC5/cyPm.c **** *
1546:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1547:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1548:Generated_Source\PSoC5/cyPm.c **** *
1549:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1550:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1551:Generated_Source\PSoC5/cyPm.c **** {
1552:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1553:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1554:Generated_Source\PSoC5/cyPm.c **** 
1555:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1556:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
1557:Generated_Source\PSoC5/cyPm.c **** 
1558:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1559:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1560:Generated_Source\PSoC5/cyPm.c ****     {
1561:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1562:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1563:Generated_Source\PSoC5/cyPm.c ****         {
1564:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1567:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1568:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 29


1571:Generated_Source\PSoC5/cyPm.c ****     {
1572:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1573:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1574:Generated_Source\PSoC5/cyPm.c ****         {
1575:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1576:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1577:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1578:Generated_Source\PSoC5/cyPm.c **** 
1579:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1580:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1581:Generated_Source\PSoC5/cyPm.c ****     }
1582:Generated_Source\PSoC5/cyPm.c **** }
1583:Generated_Source\PSoC5/cyPm.c **** 
1584:Generated_Source\PSoC5/cyPm.c **** 
1585:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1586:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1587:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1588:Generated_Source\PSoC5/cyPm.c **** *
1589:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1590:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1591:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1592:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1593:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1594:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1595:Generated_Source\PSoC5/cyPm.c **** *
1596:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1597:Generated_Source\PSoC5/cyPm.c **** *  No
1598:Generated_Source\PSoC5/cyPm.c **** *
1599:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1600:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1601:Generated_Source\PSoC5/cyPm.c **** {
  27              		.loc 1 1601 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
1602:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  42              		.loc 1 1603 0
  43 0004 DFF8BCA1 		ldr	r10, .L5+96
  44 0008 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
  45 000c 554B     		ldr	r3, .L5
  46 000e 9A72     		strb	r2, [r3, #10]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  47              		.loc 1 1604 0
  48 0010 DFF8B491 		ldr	r9, .L5+100
  49 0014 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 30


  50 0018 DA72     		strb	r2, [r3, #11]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  51              		.loc 1 1605 0
  52 001a 534A     		ldr	r2, .L5+4
  53 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  54 001e 1A73     		strb	r2, [r3, #12]
1606:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  55              		.loc 1 1606 0
  56 0020 524A     		ldr	r2, .L5+8
  57 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  58 0024 5A73     		strb	r2, [r3, #13]
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  59              		.loc 1 1607 0
  60 0026 524A     		ldr	r2, .L5+12
  61 0028 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  62 002a 9A73     		strb	r2, [r3, #14]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  63              		.loc 1 1608 0
  64 002c 514A     		ldr	r2, .L5+16
  65 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  66 0030 DA73     		strb	r2, [r3, #15]
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  67              		.loc 1 1609 0
  68 0032 514A     		ldr	r2, .L5+20
  69 0034 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  70 0036 1A74     		strb	r2, [r3, #16]
1610:Generated_Source\PSoC5/cyPm.c **** 
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
  71              		.loc 1 1611 0
  72 0038 504A     		ldr	r2, .L5+24
  73 003a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  74 003c 5A74     		strb	r2, [r3, #17]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  75              		.loc 1 1612 0
  76 003e 504A     		ldr	r2, .L5+28
  77 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  78 0042 9A74     		strb	r2, [r3, #18]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
  79              		.loc 1 1613 0
  80 0044 4F4A     		ldr	r2, .L5+32
  81 0046 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  82 0048 DA74     		strb	r2, [r3, #19]
1614:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
  83              		.loc 1 1614 0
  84 004a 4F4A     		ldr	r2, .L5+36
  85 004c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  86 004e 1A75     		strb	r2, [r3, #20]
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
  87              		.loc 1 1615 0
  88 0050 4E4A     		ldr	r2, .L5+40
  89 0052 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  90 0054 5A75     		strb	r2, [r3, #21]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
  91              		.loc 1 1616 0
  92 0056 4E4A     		ldr	r2, .L5+44
  93 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  94 005a 9A75     		strb	r2, [r3, #22]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 31


1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
  95              		.loc 1 1617 0
  96 005c 4D4A     		ldr	r2, .L5+48
  97 005e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  98 0060 DA75     		strb	r2, [r3, #23]
1618:Generated_Source\PSoC5/cyPm.c **** 
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
  99              		.loc 1 1619 0
 100 0062 4D4A     		ldr	r2, .L5+52
 101 0064 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 102 0066 1A76     		strb	r2, [r3, #24]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 103              		.loc 1 1620 0
 104 0068 4C4A     		ldr	r2, .L5+56
 105 006a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 106 006c 5A76     		strb	r2, [r3, #25]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 107              		.loc 1 1621 0
 108 006e 4C4A     		ldr	r2, .L5+60
 109 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 110 0072 9A76     		strb	r2, [r3, #26]
1622:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 111              		.loc 1 1622 0
 112 0074 DFF854B1 		ldr	fp, .L5+104
 113 0078 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
 114 007c DA76     		strb	r2, [r3, #27]
1623:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 115              		.loc 1 1623 0
 116 007e DFF85081 		ldr	r8, .L5+108
 117 0082 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 118 0086 1A77     		strb	r2, [r3, #28]
1624:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 119              		.loc 1 1624 0
 120 0088 DFF848C1 		ldr	ip, .L5+112
 121 008c 9CF80020 		ldrb	r2, [ip]	@ zero_extendqisi2
 122 0090 5A77     		strb	r2, [r3, #29]
1625:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 123              		.loc 1 1625 0
 124 0092 DFF844E1 		ldr	lr, .L5+116
 125 0096 9EF80020 		ldrb	r2, [lr]	@ zero_extendqisi2
 126 009a 9A77     		strb	r2, [r3, #30]
1626:Generated_Source\PSoC5/cyPm.c **** 
1627:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 127              		.loc 1 1627 0
 128 009c 414F     		ldr	r7, .L5+64
 129 009e 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 130 00a0 DA77     		strb	r2, [r3, #31]
1628:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 131              		.loc 1 1628 0
 132 00a2 414E     		ldr	r6, .L5+68
 133 00a4 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 134 00a6 83F82020 		strb	r2, [r3, #32]
1629:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 135              		.loc 1 1629 0
 136 00aa 404D     		ldr	r5, .L5+72
 137 00ac 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 138 00ae 83F82120 		strb	r2, [r3, #33]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 32


1630:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 139              		.loc 1 1630 0
 140 00b2 3F4C     		ldr	r4, .L5+76
 141 00b4 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 142 00b6 83F82220 		strb	r2, [r3, #34]
1631:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 143              		.loc 1 1631 0
 144 00ba 3E48     		ldr	r0, .L5+80
 145 00bc 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 146 00be 83F82320 		strb	r2, [r3, #35]
1632:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 147              		.loc 1 1632 0
 148 00c2 3D49     		ldr	r1, .L5+84
 149 00c4 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 150 00c6 83F82420 		strb	r2, [r3, #36]
1633:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 151              		.loc 1 1633 0
 152 00ca 3C4A     		ldr	r2, .L5+88
 153 00cc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 154 00ce 83F82520 		strb	r2, [r3, #37]
1634:Generated_Source\PSoC5/cyPm.c **** 
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 155              		.loc 1 1635 0
 156 00d2 0023     		movs	r3, #0
 157 00d4 8AF80030 		strb	r3, [r10]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 158              		.loc 1 1636 0
 159 00d8 89F80030 		strb	r3, [r9]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 160              		.loc 1 1637 0
 161 00dc 224A     		ldr	r2, .L5+4
 162 00de 1370     		strb	r3, [r2]
1638:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 163              		.loc 1 1638 0
 164 00e0 0132     		adds	r2, r2, #1
 165 00e2 1370     		strb	r3, [r2]
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 166              		.loc 1 1639 0
 167 00e4 0232     		adds	r2, r2, #2
 168 00e6 1370     		strb	r3, [r2]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 169              		.loc 1 1640 0
 170 00e8 0232     		adds	r2, r2, #2
 171 00ea 1370     		strb	r3, [r2]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 172              		.loc 1 1641 0
 173 00ec 0232     		adds	r2, r2, #2
 174 00ee 1370     		strb	r3, [r2]
1642:Generated_Source\PSoC5/cyPm.c **** 
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 175              		.loc 1 1643 0
 176 00f0 0632     		adds	r2, r2, #6
 177 00f2 1370     		strb	r3, [r2]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 178              		.loc 1 1644 0
 179 00f4 0232     		adds	r2, r2, #2
 180 00f6 1370     		strb	r3, [r2]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 33


1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 181              		.loc 1 1645 0
 182 00f8 0132     		adds	r2, r2, #1
 183 00fa 1370     		strb	r3, [r2]
1646:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 184              		.loc 1 1646 0
 185 00fc 0132     		adds	r2, r2, #1
 186 00fe 1370     		strb	r3, [r2]
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 187              		.loc 1 1647 0
 188 0100 0232     		adds	r2, r2, #2
 189 0102 1370     		strb	r3, [r2]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 190              		.loc 1 1648 0
 191 0104 0232     		adds	r2, r2, #2
 192 0106 1370     		strb	r3, [r2]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 193              		.loc 1 1649 0
 194 0108 0232     		adds	r2, r2, #2
 195 010a 1370     		strb	r3, [r2]
1650:Generated_Source\PSoC5/cyPm.c **** 
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 196              		.loc 1 1651 0
 197 010c 0632     		adds	r2, r2, #6
 198 010e 1370     		strb	r3, [r2]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 199              		.loc 1 1652 0
 200 0110 0232     		adds	r2, r2, #2
 201 0112 1370     		strb	r3, [r2]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 202              		.loc 1 1653 0
 203 0114 0132     		adds	r2, r2, #1
 204 0116 1370     		strb	r3, [r2]
1654:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 205              		.loc 1 1654 0
 206 0118 8BF80030 		strb	r3, [fp]
1655:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 207              		.loc 1 1655 0
 208 011c 88F80030 		strb	r3, [r8]
1656:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 209              		.loc 1 1656 0
 210 0120 8CF80030 		strb	r3, [ip]
1657:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 211              		.loc 1 1657 0
 212 0124 8EF80030 		strb	r3, [lr]
1658:Generated_Source\PSoC5/cyPm.c **** 
1659:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 213              		.loc 1 1659 0
 214 0128 3B70     		strb	r3, [r7]
1660:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 215              		.loc 1 1660 0
 216 012a 3370     		strb	r3, [r6]
1661:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 217              		.loc 1 1661 0
 218 012c 2B70     		strb	r3, [r5]
1662:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 219              		.loc 1 1662 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 34


 220 012e 2370     		strb	r3, [r4]
1663:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 221              		.loc 1 1663 0
 222 0130 0370     		strb	r3, [r0]
1664:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 223              		.loc 1 1664 0
 224 0132 0B70     		strb	r3, [r1]
1665:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 225              		.loc 1 1665 0
 226 0134 1732     		adds	r2, r2, #23
 227 0136 1370     		strb	r3, [r2]
1666:Generated_Source\PSoC5/cyPm.c **** 
1667:Generated_Source\PSoC5/cyPm.c **** 
1668:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1669:Generated_Source\PSoC5/cyPm.c **** 
1670:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1671:Generated_Source\PSoC5/cyPm.c **** 
1672:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1673:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1674:Generated_Source\PSoC5/cyPm.c ****         {
1675:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1676:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1677:Generated_Source\PSoC5/cyPm.c **** 
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1680:Generated_Source\PSoC5/cyPm.c **** 
1681:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1682:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1683:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1686:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1687:Generated_Source\PSoC5/cyPm.c ****         }
1688:Generated_Source\PSoC5/cyPm.c ****         else
1689:Generated_Source\PSoC5/cyPm.c ****         {
1690:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1691:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1692:Generated_Source\PSoC5/cyPm.c ****         }
1693:Generated_Source\PSoC5/cyPm.c **** 
1694:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1695:Generated_Source\PSoC5/cyPm.c **** 
1696:Generated_Source\PSoC5/cyPm.c **** 
1697:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1698:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1699:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1700:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1701:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 228              		.loc 1 1701 0
 229 0138 214B     		ldr	r3, .L5+92
 230 013a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 231 013c 13F0080F 		tst	r3, #8
 232 0140 0AD0     		beq	.L2
1702:Generated_Source\PSoC5/cyPm.c ****     {
1703:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 233              		.loc 1 1703 0
 234 0142 0122     		movs	r2, #1
 235 0144 074B     		ldr	r3, .L5
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 35


 236 0146 83F82F20 		strb	r2, [r3, #47]
1704:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 237              		.loc 1 1704 0
 238 014a 1D4A     		ldr	r2, .L5+92
 239 014c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 240 014e 03F0F703 		and	r3, r3, #247
 241 0152 1370     		strb	r3, [r2]
 242 0154 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 243              	.L2:
1705:Generated_Source\PSoC5/cyPm.c ****     }
1706:Generated_Source\PSoC5/cyPm.c ****     else
1707:Generated_Source\PSoC5/cyPm.c ****     {
1708:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 244              		.loc 1 1708 0
 245 0158 0022     		movs	r2, #0
 246 015a 024B     		ldr	r3, .L5
 247 015c 83F82F20 		strb	r2, [r3, #47]
 248 0160 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 249              	.L6:
 250              		.align	2
 251              	.L5:
 252 0164 00000000 		.word	.LANCHOR0
 253 0168 035A0040 		.word	1073764867
 254 016c 045A0040 		.word	1073764868
 255 0170 065A0040 		.word	1073764870
 256 0174 085A0040 		.word	1073764872
 257 0178 0A5A0040 		.word	1073764874
 258 017c 105A0040 		.word	1073764880
 259 0180 125A0040 		.word	1073764882
 260 0184 135A0040 		.word	1073764883
 261 0188 145A0040 		.word	1073764884
 262 018c 165A0040 		.word	1073764886
 263 0190 185A0040 		.word	1073764888
 264 0194 1A5A0040 		.word	1073764890
 265 0198 205A0040 		.word	1073764896
 266 019c 225A0040 		.word	1073764898
 267 01a0 235A0040 		.word	1073764899
 268 01a4 305A0040 		.word	1073764912
 269 01a8 325A0040 		.word	1073764914
 270 01ac 335A0040 		.word	1073764915
 271 01b0 345A0040 		.word	1073764916
 272 01b4 365A0040 		.word	1073764918
 273 01b8 385A0040 		.word	1073764920
 274 01bc 3A5A0040 		.word	1073764922
 275 01c0 22430040 		.word	1073759010
 276 01c4 005A0040 		.word	1073764864
 277 01c8 025A0040 		.word	1073764866
 278 01cc 245A0040 		.word	1073764900
 279 01d0 265A0040 		.word	1073764902
 280 01d4 285A0040 		.word	1073764904
 281 01d8 2A5A0040 		.word	1073764906
 282              		.cfi_endproc
 283              	.LFE12:
 284              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 285              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 286              		.align	2
 287              		.thumb
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 36


 288              		.thumb_func
 289              		.type	CyPmHibSlpRestore, %function
 290              	CyPmHibSlpRestore:
 291              	.LFB13:
1709:Generated_Source\PSoC5/cyPm.c ****     }
1710:Generated_Source\PSoC5/cyPm.c **** }
1711:Generated_Source\PSoC5/cyPm.c **** 
1712:Generated_Source\PSoC5/cyPm.c **** 
1713:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1714:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1715:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1716:Generated_Source\PSoC5/cyPm.c **** *
1717:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1718:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1719:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1720:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1721:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1722:Generated_Source\PSoC5/cyPm.c **** *
1723:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1724:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1725:Generated_Source\PSoC5/cyPm.c **** {
 292              		.loc 1 1725 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
1726:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 297              		.loc 1 1727 0
 298 0000 334B     		ldr	r3, .L9
 299 0002 997A     		ldrb	r1, [r3, #10]	@ zero_extendqisi2
 300 0004 334A     		ldr	r2, .L9+4
 301 0006 1170     		strb	r1, [r2]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 302              		.loc 1 1728 0
 303 0008 D97A     		ldrb	r1, [r3, #11]	@ zero_extendqisi2
 304 000a 0232     		adds	r2, r2, #2
 305 000c 1170     		strb	r1, [r2]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 306              		.loc 1 1729 0
 307 000e 197B     		ldrb	r1, [r3, #12]	@ zero_extendqisi2
 308 0010 0132     		adds	r2, r2, #1
 309 0012 1170     		strb	r1, [r2]
1730:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 310              		.loc 1 1730 0
 311 0014 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 312 0016 0132     		adds	r2, r2, #1
 313 0018 1170     		strb	r1, [r2]
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 314              		.loc 1 1731 0
 315 001a 997B     		ldrb	r1, [r3, #14]	@ zero_extendqisi2
 316 001c 0232     		adds	r2, r2, #2
 317 001e 1170     		strb	r1, [r2]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 318              		.loc 1 1732 0
 319 0020 D97B     		ldrb	r1, [r3, #15]	@ zero_extendqisi2
 320 0022 0232     		adds	r2, r2, #2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 37


 321 0024 1170     		strb	r1, [r2]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 322              		.loc 1 1733 0
 323 0026 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
 324 0028 0232     		adds	r2, r2, #2
 325 002a 1170     		strb	r1, [r2]
1734:Generated_Source\PSoC5/cyPm.c **** 
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 326              		.loc 1 1735 0
 327 002c 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
 328 002e 0632     		adds	r2, r2, #6
 329 0030 1170     		strb	r1, [r2]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 330              		.loc 1 1736 0
 331 0032 997C     		ldrb	r1, [r3, #18]	@ zero_extendqisi2
 332 0034 0232     		adds	r2, r2, #2
 333 0036 1170     		strb	r1, [r2]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 334              		.loc 1 1737 0
 335 0038 D97C     		ldrb	r1, [r3, #19]	@ zero_extendqisi2
 336 003a 0132     		adds	r2, r2, #1
 337 003c 1170     		strb	r1, [r2]
1738:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 338              		.loc 1 1738 0
 339 003e 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 340 0040 0132     		adds	r2, r2, #1
 341 0042 1170     		strb	r1, [r2]
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 342              		.loc 1 1739 0
 343 0044 597D     		ldrb	r1, [r3, #21]	@ zero_extendqisi2
 344 0046 0232     		adds	r2, r2, #2
 345 0048 1170     		strb	r1, [r2]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 346              		.loc 1 1740 0
 347 004a 997D     		ldrb	r1, [r3, #22]	@ zero_extendqisi2
 348 004c 0232     		adds	r2, r2, #2
 349 004e 1170     		strb	r1, [r2]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 350              		.loc 1 1741 0
 351 0050 D97D     		ldrb	r1, [r3, #23]	@ zero_extendqisi2
 352 0052 0232     		adds	r2, r2, #2
 353 0054 1170     		strb	r1, [r2]
1742:Generated_Source\PSoC5/cyPm.c **** 
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 354              		.loc 1 1743 0
 355 0056 197E     		ldrb	r1, [r3, #24]	@ zero_extendqisi2
 356 0058 0632     		adds	r2, r2, #6
 357 005a 1170     		strb	r1, [r2]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 358              		.loc 1 1744 0
 359 005c 597E     		ldrb	r1, [r3, #25]	@ zero_extendqisi2
 360 005e 0232     		adds	r2, r2, #2
 361 0060 1170     		strb	r1, [r2]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 362              		.loc 1 1745 0
 363 0062 997E     		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 364 0064 0132     		adds	r2, r2, #1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 38


 365 0066 1170     		strb	r1, [r2]
1746:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 366              		.loc 1 1746 0
 367 0068 D97E     		ldrb	r1, [r3, #27]	@ zero_extendqisi2
 368 006a 0132     		adds	r2, r2, #1
 369 006c 1170     		strb	r1, [r2]
1747:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 370              		.loc 1 1747 0
 371 006e 197F     		ldrb	r1, [r3, #28]	@ zero_extendqisi2
 372 0070 0232     		adds	r2, r2, #2
 373 0072 1170     		strb	r1, [r2]
1748:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 374              		.loc 1 1748 0
 375 0074 597F     		ldrb	r1, [r3, #29]	@ zero_extendqisi2
 376 0076 0232     		adds	r2, r2, #2
 377 0078 1170     		strb	r1, [r2]
1749:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 378              		.loc 1 1749 0
 379 007a 997F     		ldrb	r1, [r3, #30]	@ zero_extendqisi2
 380 007c 0232     		adds	r2, r2, #2
 381 007e 1170     		strb	r1, [r2]
1750:Generated_Source\PSoC5/cyPm.c **** 
1751:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 382              		.loc 1 1751 0
 383 0080 D97F     		ldrb	r1, [r3, #31]	@ zero_extendqisi2
 384 0082 0632     		adds	r2, r2, #6
 385 0084 1170     		strb	r1, [r2]
1752:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 386              		.loc 1 1752 0
 387 0086 93F82010 		ldrb	r1, [r3, #32]	@ zero_extendqisi2
 388 008a 0232     		adds	r2, r2, #2
 389 008c 1170     		strb	r1, [r2]
1753:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 390              		.loc 1 1753 0
 391 008e 93F82110 		ldrb	r1, [r3, #33]	@ zero_extendqisi2
 392 0092 0132     		adds	r2, r2, #1
 393 0094 1170     		strb	r1, [r2]
1754:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 394              		.loc 1 1754 0
 395 0096 93F82210 		ldrb	r1, [r3, #34]	@ zero_extendqisi2
 396 009a 0132     		adds	r2, r2, #1
 397 009c 1170     		strb	r1, [r2]
1755:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 398              		.loc 1 1755 0
 399 009e 93F82310 		ldrb	r1, [r3, #35]	@ zero_extendqisi2
 400 00a2 0232     		adds	r2, r2, #2
 401 00a4 1170     		strb	r1, [r2]
1756:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 402              		.loc 1 1756 0
 403 00a6 93F82410 		ldrb	r1, [r3, #36]	@ zero_extendqisi2
 404 00aa 0232     		adds	r2, r2, #2
 405 00ac 1170     		strb	r1, [r2]
1757:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 406              		.loc 1 1757 0
 407 00ae 93F82510 		ldrb	r1, [r3, #37]	@ zero_extendqisi2
 408 00b2 0232     		adds	r2, r2, #2
 409 00b4 1170     		strb	r1, [r2]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 39


1758:Generated_Source\PSoC5/cyPm.c **** 
1759:Generated_Source\PSoC5/cyPm.c **** 
1760:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1761:Generated_Source\PSoC5/cyPm.c **** 
1762:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1763:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1764:Generated_Source\PSoC5/cyPm.c ****         {
1765:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1766:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1767:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1768:Generated_Source\PSoC5/cyPm.c **** 
1769:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1770:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1771:Generated_Source\PSoC5/cyPm.c ****         }
1772:Generated_Source\PSoC5/cyPm.c **** 
1773:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1774:Generated_Source\PSoC5/cyPm.c **** 
1775:Generated_Source\PSoC5/cyPm.c **** 
1776:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1777:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 410              		.loc 1 1777 0
 411 00b6 93F82F30 		ldrb	r3, [r3, #47]	@ zero_extendqisi2
 412 00ba 012B     		cmp	r3, #1
 413 00bc 06D1     		bne	.L7
1778:Generated_Source\PSoC5/cyPm.c ****     {
1779:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 414              		.loc 1 1779 0
 415 00be A2F5B852 		sub	r2, r2, #5888
 416 00c2 183A     		subs	r2, r2, #24
 417 00c4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 418 00c6 43F00803 		orr	r3, r3, #8
 419 00ca 1370     		strb	r3, [r2]
 420              	.L7:
 421 00cc 7047     		bx	lr
 422              	.L10:
 423 00ce 00BF     		.align	2
 424              	.L9:
 425 00d0 00000000 		.word	.LANCHOR0
 426 00d4 005A0040 		.word	1073764864
 427              		.cfi_endproc
 428              	.LFE13:
 429              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 430              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 431              		.align	2
 432              		.thumb
 433              		.thumb_func
 434              		.type	CyPmHviLviSaveDisable, %function
 435              	CyPmHviLviSaveDisable:
 436              	.LFB14:
1780:Generated_Source\PSoC5/cyPm.c ****     }
1781:Generated_Source\PSoC5/cyPm.c **** }
1782:Generated_Source\PSoC5/cyPm.c **** 
1783:Generated_Source\PSoC5/cyPm.c **** 
1784:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1785:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1786:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1787:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 40


1788:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1789:Generated_Source\PSoC5/cyPm.c **** *
1790:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1791:Generated_Source\PSoC5/cyPm.c **** *  No
1792:Generated_Source\PSoC5/cyPm.c **** *
1793:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1794:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1795:Generated_Source\PSoC5/cyPm.c **** {
 437              		.loc 1 1795 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441 0000 08B5     		push	{r3, lr}
 442              		.cfi_def_cfa_offset 8
 443              		.cfi_offset 3, -8
 444              		.cfi_offset 14, -4
1796:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 445              		.loc 1 1796 0
 446 0002 234B     		ldr	r3, .L19
 447 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 448 0006 13F0010F 		tst	r3, #1
 449 000a 12D0     		beq	.L12
1797:Generated_Source\PSoC5/cyPm.c ****     {
1798:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 450              		.loc 1 1798 0
 451 000c 214B     		ldr	r3, .L19+4
 452 000e 0122     		movs	r2, #1
 453 0010 83F82620 		strb	r2, [r3, #38]
1799:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 454              		.loc 1 1799 0
 455 0014 204A     		ldr	r2, .L19+8
 456 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 457 0018 02F00F02 		and	r2, r2, #15
 458 001c 83F82720 		strb	r2, [r3, #39]
1800:Generated_Source\PSoC5/cyPm.c **** 
1801:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 459              		.loc 1 1802 0
 460 0020 1E4A     		ldr	r2, .L19+12
 461 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1803:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 462              		.loc 1 1803 0
 463 0024 C2F38012 		ubfx	r2, r2, #6, #1
1802:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 464              		.loc 1 1802 0
 465 0028 83F82B20 		strb	r2, [r3, #43]
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 466              		.loc 1 1805 0
 467 002c FFF7FEFF 		bl	CyVdLvDigitDisable
 468              	.LVL0:
 469 0030 03E0     		b	.L13
 470              	.L12:
1806:Generated_Source\PSoC5/cyPm.c ****     }
1807:Generated_Source\PSoC5/cyPm.c ****     else
1808:Generated_Source\PSoC5/cyPm.c ****     {
1809:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 41


 471              		.loc 1 1809 0
 472 0032 0022     		movs	r2, #0
 473 0034 174B     		ldr	r3, .L19+4
 474 0036 83F82620 		strb	r2, [r3, #38]
 475              	.L13:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c **** 
1812:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 476              		.loc 1 1812 0
 477 003a 154B     		ldr	r3, .L19
 478 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 479 003e 13F0020F 		tst	r3, #2
 480 0042 10D0     		beq	.L14
1813:Generated_Source\PSoC5/cyPm.c ****     {
1814:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 481              		.loc 1 1814 0
 482 0044 134B     		ldr	r3, .L19+4
 483 0046 0122     		movs	r2, #1
 484 0048 83F82820 		strb	r2, [r3, #40]
1815:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 485              		.loc 1 1815 0
 486 004c 124A     		ldr	r2, .L19+8
 487 004e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 488 0050 1209     		lsrs	r2, r2, #4
 489 0052 83F82920 		strb	r2, [r3, #41]
1816:Generated_Source\PSoC5/cyPm.c **** 
1817:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 490              		.loc 1 1818 0
 491 0056 114A     		ldr	r2, .L19+12
 492 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1819:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 493              		.loc 1 1819 0
 494 005a D209     		lsrs	r2, r2, #7
1818:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 495              		.loc 1 1818 0
 496 005c 83F82C20 		strb	r2, [r3, #44]
1820:Generated_Source\PSoC5/cyPm.c **** 
1821:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 497              		.loc 1 1821 0
 498 0060 FFF7FEFF 		bl	CyVdLvAnalogDisable
 499              	.LVL1:
 500 0064 03E0     		b	.L15
 501              	.L14:
1822:Generated_Source\PSoC5/cyPm.c ****     }
1823:Generated_Source\PSoC5/cyPm.c ****     else
1824:Generated_Source\PSoC5/cyPm.c ****     {
1825:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 502              		.loc 1 1825 0
 503 0066 0022     		movs	r2, #0
 504 0068 0A4B     		ldr	r3, .L19+4
 505 006a 83F82820 		strb	r2, [r3, #40]
 506              	.L15:
1826:Generated_Source\PSoC5/cyPm.c ****     }
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 507              		.loc 1 1828 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 42


 508 006e 084B     		ldr	r3, .L19
 509 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 510 0072 13F0040F 		tst	r3, #4
 511 0076 06D0     		beq	.L16
1829:Generated_Source\PSoC5/cyPm.c ****     {
1830:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 512              		.loc 1 1830 0
 513 0078 0122     		movs	r2, #1
 514 007a 064B     		ldr	r3, .L19+4
 515 007c 83F82A20 		strb	r2, [r3, #42]
1831:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 516              		.loc 1 1831 0
 517 0080 FFF7FEFF 		bl	CyVdHvAnalogDisable
 518              	.LVL2:
 519 0084 08BD     		pop	{r3, pc}
 520              	.L16:
1832:Generated_Source\PSoC5/cyPm.c ****     }
1833:Generated_Source\PSoC5/cyPm.c ****     else
1834:Generated_Source\PSoC5/cyPm.c ****     {
1835:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 521              		.loc 1 1835 0
 522 0086 0022     		movs	r2, #0
 523 0088 024B     		ldr	r3, .L19+4
 524 008a 83F82A20 		strb	r2, [r3, #42]
 525 008e 08BD     		pop	{r3, pc}
 526              	.L20:
 527              		.align	2
 528              	.L19:
 529 0090 F5460040 		.word	1073759989
 530 0094 00000000 		.word	.LANCHOR0
 531 0098 F4460040 		.word	1073759988
 532 009c F7460040 		.word	1073759991
 533              		.cfi_endproc
 534              	.LFE14:
 535              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 536              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 537              		.align	2
 538              		.thumb
 539              		.thumb_func
 540              		.type	CyPmHibSaveSet, %function
 541              	CyPmHibSaveSet:
 542              	.LFB7:
1323:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
 543              		.loc 1 1323 0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547 0000 10B5     		push	{r4, lr}
 548              		.cfi_def_cfa_offset 8
 549              		.cfi_offset 4, -8
 550              		.cfi_offset 14, -4
1325:Generated_Source\PSoC5/cyPm.c ****     {
 551              		.loc 1 1325 0
 552 0002 1E4B     		ldr	r3, .L26
 553 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 554 0006 13F0040F 		tst	r3, #4
 555 000a 04D0     		beq	.L22
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 43


1339:Generated_Source\PSoC5/cyPm.c ****     }
 556              		.loc 1 1339 0
 557 000c 1B4A     		ldr	r2, .L26
 558 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 559 0010 03F0FB03 		and	r3, r3, #251
 560 0014 1370     		strb	r3, [r2]
 561              	.L22:
1344:Generated_Source\PSoC5/cyPm.c **** 
 562              		.loc 1 1344 0
 563 0016 0120     		movs	r0, #1
 564 0018 FFF7FEFF 		bl	CyILO_SetPowerMode
 565              	.LVL3:
 566 001c 184B     		ldr	r3, .L26+4
 567 001e 1870     		strb	r0, [r3]
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 568              		.loc 1 1347 0
 569 0020 1849     		ldr	r1, .L26+8
 570 0022 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
1348:Generated_Source\PSoC5/cyPm.c **** 
 571              		.loc 1 1348 0
 572 0024 C2F34002 		ubfx	r2, r2, #1, #1
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 573              		.loc 1 1347 0
 574 0028 5A70     		strb	r2, [r3, #1]
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 575              		.loc 1 1351 0
 576 002a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
1352:Generated_Source\PSoC5/cyPm.c **** 
 577              		.loc 1 1352 0
 578 002c C2F38002 		ubfx	r2, r2, #2, #1
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 579              		.loc 1 1351 0
 580 0030 9A70     		strb	r2, [r3, #2]
1356:Generated_Source\PSoC5/cyPm.c ****     {
 581              		.loc 1 1356 0
 582 0032 154B     		ldr	r3, .L26+12
 583 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 584 0036 13F0100F 		tst	r3, #16
 585 003a 08D1     		bne	.L23
1359:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 586              		.loc 1 1359 0
 587 003c 0022     		movs	r2, #0
 588 003e 104B     		ldr	r3, .L26+4
 589 0040 DA70     		strb	r2, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****     }
 590              		.loc 1 1360 0
 591 0042 114A     		ldr	r2, .L26+12
 592 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 593 0046 43F01003 		orr	r3, r3, #16
 594 004a 1370     		strb	r3, [r2]
 595 004c 02E0     		b	.L24
 596              	.L23:
1364:Generated_Source\PSoC5/cyPm.c ****     }
 597              		.loc 1 1364 0
 598 004e 0122     		movs	r2, #1
 599 0050 0B4B     		ldr	r3, .L26+4
 600 0052 DA70     		strb	r2, [r3, #3]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 44


 601              	.L24:
1375:Generated_Source\PSoC5/cyPm.c **** 
 602              		.loc 1 1375 0
 603 0054 FFF7FEFF 		bl	CyPmHviLviSaveDisable
 604              	.LVL4:
1379:Generated_Source\PSoC5/cyPm.c **** 
 605              		.loc 1 1379 0
 606 0058 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 607              	.LVL5:
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 608              		.loc 1 1385 0
 609 005c 0B48     		ldr	r0, .L26+16
 610 005e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 611 0060 074B     		ldr	r3, .L26+4
 612 0062 DA71     		strb	r2, [r3, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     
 613              		.loc 1 1386 0
 614 0064 0A49     		ldr	r1, .L26+20
 615 0066 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 616 0068 1A72     		strb	r2, [r3, #8]
1389:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 617              		.loc 1 1389 0
 618 006a 0A4A     		ldr	r2, .L26+24
 619 006c 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 620 006e 5C72     		strb	r4, [r3, #9]
1392:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 621              		.loc 1 1392 0
 622 0070 FF23     		movs	r3, #255
 623 0072 0370     		strb	r3, [r0]
1393:Generated_Source\PSoC5/cyPm.c ****     
 624              		.loc 1 1393 0
 625 0074 B020     		movs	r0, #176
 626 0076 0870     		strb	r0, [r1]
1396:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 627              		.loc 1 1396 0
 628 0078 1370     		strb	r3, [r2]
 629 007a 10BD     		pop	{r4, pc}
 630              	.L27:
 631              		.align	2
 632              	.L26:
 633 007c 31430040 		.word	1073759025
 634 0080 00000000 		.word	.LANCHOR0
 635 0084 00430040 		.word	1073758976
 636 0088 83460040 		.word	1073759875
 637 008c 85460040 		.word	1073759877
 638 0090 86460040 		.word	1073759878
 639 0094 8A460040 		.word	1073759882
 640              		.cfi_endproc
 641              	.LFE7:
 642              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 643              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 644              		.align	2
 645              		.thumb
 646              		.thumb_func
 647              		.type	CyPmHviLviRestore, %function
 648              	CyPmHviLviRestore:
 649              	.LFB15:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 45


1836:Generated_Source\PSoC5/cyPm.c ****     }
1837:Generated_Source\PSoC5/cyPm.c **** }
1838:Generated_Source\PSoC5/cyPm.c **** 
1839:Generated_Source\PSoC5/cyPm.c **** 
1840:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1841:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1842:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1843:Generated_Source\PSoC5/cyPm.c **** *
1844:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1845:Generated_Source\PSoC5/cyPm.c **** *
1846:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1847:Generated_Source\PSoC5/cyPm.c **** *  No
1848:Generated_Source\PSoC5/cyPm.c **** *
1849:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1850:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1851:Generated_Source\PSoC5/cyPm.c **** {
 650              		.loc 1 1851 0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654 0000 08B5     		push	{r3, lr}
 655              		.cfi_def_cfa_offset 8
 656              		.cfi_offset 3, -8
 657              		.cfi_offset 14, -4
1852:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1853:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 658              		.loc 1 1853 0
 659 0002 104B     		ldr	r3, .L33
 660 0004 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 661 0008 012B     		cmp	r3, #1
 662 000a 06D1     		bne	.L29
1854:Generated_Source\PSoC5/cyPm.c ****     {
1855:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 663              		.loc 1 1855 0
 664 000c 0D4B     		ldr	r3, .L33
 665 000e 93F82710 		ldrb	r1, [r3, #39]	@ zero_extendqisi2
 666 0012 93F82B00 		ldrb	r0, [r3, #43]	@ zero_extendqisi2
 667 0016 FFF7FEFF 		bl	CyVdLvDigitEnable
 668              	.LVL6:
 669              	.L29:
1856:Generated_Source\PSoC5/cyPm.c ****     }
1857:Generated_Source\PSoC5/cyPm.c **** 
1858:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 670              		.loc 1 1858 0
 671 001a 0A4B     		ldr	r3, .L33
 672 001c 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 673 0020 012B     		cmp	r3, #1
 674 0022 06D1     		bne	.L30
1859:Generated_Source\PSoC5/cyPm.c ****     {
1860:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 675              		.loc 1 1860 0
 676 0024 074B     		ldr	r3, .L33
 677 0026 93F82910 		ldrb	r1, [r3, #41]	@ zero_extendqisi2
 678 002a 93F82C00 		ldrb	r0, [r3, #44]	@ zero_extendqisi2
 679 002e FFF7FEFF 		bl	CyVdLvAnalogEnable
 680              	.LVL7:
 681              	.L30:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 46


1861:Generated_Source\PSoC5/cyPm.c ****     }
1862:Generated_Source\PSoC5/cyPm.c **** 
1863:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 682              		.loc 1 1863 0
 683 0032 044B     		ldr	r3, .L33
 684 0034 93F82A30 		ldrb	r3, [r3, #42]	@ zero_extendqisi2
 685 0038 012B     		cmp	r3, #1
 686 003a 01D1     		bne	.L28
1864:Generated_Source\PSoC5/cyPm.c ****     {
1865:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 687              		.loc 1 1865 0
 688 003c FFF7FEFF 		bl	CyVdHvAnalogEnable
 689              	.LVL8:
 690              	.L28:
 691 0040 08BD     		pop	{r3, pc}
 692              	.L34:
 693 0042 00BF     		.align	2
 694              	.L33:
 695 0044 00000000 		.word	.LANCHOR0
 696              		.cfi_endproc
 697              	.LFE15:
 698              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 699              		.section	.text.CyPmHibRestore,"ax",%progbits
 700              		.align	2
 701              		.thumb
 702              		.thumb_func
 703              		.type	CyPmHibRestore, %function
 704              	CyPmHibRestore:
 705              	.LFB8:
1414:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
 706              		.loc 1 1414 0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 0
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710 0000 10B5     		push	{r4, lr}
 711              		.cfi_def_cfa_offset 8
 712              		.cfi_offset 4, -8
 713              		.cfi_offset 14, -4
1416:Generated_Source\PSoC5/cyPm.c **** 
 714              		.loc 1 1416 0
 715 0002 FFF7FEFF 		bl	CyPmHviLviRestore
 716              	.LVL9:
1419:Generated_Source\PSoC5/cyPm.c **** 
 717              		.loc 1 1419 0
 718 0006 FFF7FEFF 		bl	CyPmHibSlpRestore
 719              	.LVL10:
1422:Generated_Source\PSoC5/cyPm.c ****     {
 720              		.loc 1 1422 0
 721 000a 114B     		ldr	r3, .L40
 722 000c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 723 000e 012B     		cmp	r3, #1
 724 0010 01D1     		bne	.L36
1425:Generated_Source\PSoC5/cyPm.c ****     }
 725              		.loc 1 1425 0
 726 0012 FFF7FEFF 		bl	CyILO_Start1K
 727              	.LVL11:
 728              	.L36:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 47


1429:Generated_Source\PSoC5/cyPm.c ****     {
 729              		.loc 1 1429 0
 730 0016 0E4B     		ldr	r3, .L40
 731 0018 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 732 001a 012B     		cmp	r3, #1
 733 001c 01D1     		bne	.L37
1432:Generated_Source\PSoC5/cyPm.c ****     }
 734              		.loc 1 1432 0
 735 001e FFF7FEFF 		bl	CyILO_Start100K
 736              	.LVL12:
 737              	.L37:
1436:Generated_Source\PSoC5/cyPm.c **** 
 738              		.loc 1 1436 0
 739 0022 0B4C     		ldr	r4, .L40
 740 0024 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 741 0026 FFF7FEFF 		bl	CyILO_SetPowerMode
 742              	.LVL13:
1439:Generated_Source\PSoC5/cyPm.c ****     {
 743              		.loc 1 1439 0
 744 002a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 745 002c 23B9     		cbnz	r3, .L38
1442:Generated_Source\PSoC5/cyPm.c ****     }
 746              		.loc 1 1442 0
 747 002e 094A     		ldr	r2, .L40+4
 748 0030 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 749 0032 03F0EF03 		and	r3, r3, #239
 750 0036 1370     		strb	r3, [r2]
 751              	.L38:
1449:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 752              		.loc 1 1449 0
 753 0038 054B     		ldr	r3, .L40
 754 003a D979     		ldrb	r1, [r3, #7]	@ zero_extendqisi2
 755 003c 064A     		ldr	r2, .L40+8
 756 003e 1170     		strb	r1, [r2]
1450:Generated_Source\PSoC5/cyPm.c **** 
 757              		.loc 1 1450 0
 758 0040 197A     		ldrb	r1, [r3, #8]	@ zero_extendqisi2
 759 0042 0132     		adds	r2, r2, #1
 760 0044 1170     		strb	r1, [r2]
1453:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC5) */    
 761              		.loc 1 1453 0
 762 0046 5A7A     		ldrb	r2, [r3, #9]	@ zero_extendqisi2
 763 0048 044B     		ldr	r3, .L40+12
 764 004a 1A70     		strb	r2, [r3]
 765 004c 10BD     		pop	{r4, pc}
 766              	.L41:
 767 004e 00BF     		.align	2
 768              	.L40:
 769 0050 00000000 		.word	.LANCHOR0
 770 0054 83460040 		.word	1073759875
 771 0058 85460040 		.word	1073759877
 772 005c 8A460040 		.word	1073759882
 773              		.cfi_endproc
 774              	.LFE8:
 775              		.size	CyPmHibRestore, .-CyPmHibRestore
 776              		.section	.text.CyPmSaveClocks,"ax",%progbits
 777              		.align	2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 48


 778              		.global	CyPmSaveClocks
 779              		.thumb
 780              		.thumb_func
 781              		.type	CyPmSaveClocks, %function
 782              	CyPmSaveClocks:
 783              	.LFB0:
  74:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
 784              		.loc 1 74 0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788 0000 10B5     		push	{r4, lr}
 789              		.cfi_def_cfa_offset 8
 790              		.cfi_offset 4, -8
 791              		.cfi_offset 14, -4
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 792              		.loc 1 76 0
 793 0002 784A     		ldr	r2, .L69
 794 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 795 0006 784C     		ldr	r4, .L69+4
 796 0008 03F00F03 		and	r3, r3, #15
 797 000c 84F83030 		strb	r3, [r4, #48]
  77:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 798              		.loc 1 77 0
 799 0010 764B     		ldr	r3, .L69+8
 800 0012 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 801 0014 84F83110 		strb	r1, [r4, #49]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 802              		.loc 1 78 0
 803 0018 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 804 001a 01F0F001 		and	r1, r1, #240
 805 001e 1170     		strb	r1, [r2]
  79:Generated_Source\PSoC5/cyPm.c **** 
 806              		.loc 1 79 0
 807 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 808 0022 0022     		movs	r2, #0
 809 0024 1A70     		strb	r2, [r3]
  82:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 810              		.loc 1 82 0
 811 0026 03F25E43 		addw	r3, r3, #1118
 812 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 813 002c 03F0C003 		and	r3, r3, #192
 814 0030 84F83530 		strb	r3, [r4, #53]
  83:Generated_Source\PSoC5/cyPm.c **** 
 815              		.loc 1 83 0
 816 0034 3720     		movs	r0, #55
 817 0036 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 818              	.LVL14:
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 819              		.loc 1 86 0
 820 003a 6D4B     		ldr	r3, .L69+12
 821 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 822 003e 02F00702 		and	r2, r2, #7
 823 0042 84F83320 		strb	r2, [r4, #51]
  87:Generated_Source\PSoC5/cyPm.c **** 
 824              		.loc 1 87 0
 825 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 49


 826 0048 02F04002 		and	r2, r2, #64
 827 004c 84F83420 		strb	r2, [r4, #52]
  90:Generated_Source\PSoC5/cyPm.c ****     {
 828              		.loc 1 90 0
 829 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 830 0052 13F0100F 		tst	r3, #16
 831 0056 03D0     		beq	.L43
  93:Generated_Source\PSoC5/cyPm.c ****     }
 832              		.loc 1 93 0
 833 0058 0122     		movs	r2, #1
 834 005a 84F83920 		strb	r2, [r4, #57]
 835 005e 03E0     		b	.L44
 836              	.L43:
  98:Generated_Source\PSoC5/cyPm.c ****     }
 837              		.loc 1 98 0
 838 0060 0022     		movs	r2, #0
 839 0062 614B     		ldr	r3, .L69+4
 840 0064 83F83920 		strb	r2, [r3, #57]
 841              	.L44:
 102:Generated_Source\PSoC5/cyPm.c **** 
 842              		.loc 1 102 0
 843 0068 624B     		ldr	r3, .L69+16
 844 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 845 006c 03F00303 		and	r3, r3, #3
 846 0070 5D4A     		ldr	r2, .L69+4
 847 0072 82F83230 		strb	r3, [r2, #50]
 105:Generated_Source\PSoC5/cyPm.c ****     {
 848              		.loc 1 105 0
 849 0076 012B     		cmp	r3, #1
 850 0078 19D1     		bne	.L45
 107:Generated_Source\PSoC5/cyPm.c ****         {
 851              		.loc 1 107 0
 852 007a 4FF04023 		mov	r3, #1073758208
 853 007e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 854 0080 03F00303 		and	r3, r3, #3
 855 0084 012B     		cmp	r3, #1
 856 0086 07D0     		beq	.L47
 857 0088 13B1     		cbz	r3, .L48
 858 008a 022B     		cmp	r3, #2
 859 008c 08D0     		beq	.L49
 860 008e 0BE0     		b	.L67
 861              	.L48:
 110:Generated_Source\PSoC5/cyPm.c ****             break;
 862              		.loc 1 110 0
 863 0090 0020     		movs	r0, #0
 864 0092 FFF7FEFF 		bl	CyMasterClk_SetSource
 865              	.LVL15:
 111:Generated_Source\PSoC5/cyPm.c **** 
 866              		.loc 1 111 0
 867 0096 0AE0     		b	.L45
 868              	.L47:
 114:Generated_Source\PSoC5/cyPm.c ****             break;
 869              		.loc 1 114 0
 870 0098 0220     		movs	r0, #2
 871 009a FFF7FEFF 		bl	CyMasterClk_SetSource
 872              	.LVL16:
 115:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 50


 873              		.loc 1 115 0
 874 009e 06E0     		b	.L45
 875              	.L49:
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 876              		.loc 1 118 0
 877 00a0 0320     		movs	r0, #3
 878 00a2 FFF7FEFF 		bl	CyMasterClk_SetSource
 879              	.LVL17:
 119:Generated_Source\PSoC5/cyPm.c **** 
 880              		.loc 1 119 0
 881 00a6 02E0     		b	.L45
 882              	.L67:
 122:Generated_Source\PSoC5/cyPm.c ****             break;
 883              		.loc 1 122 0 discriminator 1
 884 00a8 0020     		movs	r0, #0
 885 00aa FFF7FEFF 		bl	CyHalt
 886              	.LVL18:
 887              	.L45:
 128:Generated_Source\PSoC5/cyPm.c ****     {
 888              		.loc 1 128 0
 889 00ae 524B     		ldr	r3, .L69+20
 890 00b0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 891 00b2 13F0010F 		tst	r3, #1
 892 00b6 06D0     		beq	.L50
 131:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 893              		.loc 1 131 0
 894 00b8 0122     		movs	r2, #1
 895 00ba 4B4B     		ldr	r3, .L69+4
 896 00bc 83F83E20 		strb	r2, [r3, #62]
 132:Generated_Source\PSoC5/cyPm.c ****     }
 897              		.loc 1 132 0
 898 00c0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 899              	.LVL19:
 900 00c4 03E0     		b	.L51
 901              	.L50:
 137:Generated_Source\PSoC5/cyPm.c ****     }
 902              		.loc 1 137 0
 903 00c6 0022     		movs	r2, #0
 904 00c8 474B     		ldr	r3, .L69+4
 905 00ca 83F83E20 		strb	r2, [r3, #62]
 906              	.L51:
 141:Generated_Source\PSoC5/cyPm.c **** 
 907              		.loc 1 141 0
 908 00ce 0420     		movs	r0, #4
 909 00d0 FFF7FEFF 		bl	CyIMO_SetFreq
 910              	.LVL20:
 144:Generated_Source\PSoC5/cyPm.c ****     {
 911              		.loc 1 144 0
 912 00d4 494B     		ldr	r3, .L69+24
 913 00d6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 914 00d8 13F0100F 		tst	r3, #16
 915 00dc 04D0     		beq	.L52
 147:Generated_Source\PSoC5/cyPm.c ****     }
 916              		.loc 1 147 0
 917 00de 0122     		movs	r2, #1
 918 00e0 414B     		ldr	r3, .L69+4
 919 00e2 83F83620 		strb	r2, [r3, #54]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 51


 920 00e6 08E0     		b	.L53
 921              	.L52:
 152:Generated_Source\PSoC5/cyPm.c **** 
 922              		.loc 1 152 0
 923 00e8 0020     		movs	r0, #0
 924 00ea 3F4B     		ldr	r3, .L69+4
 925 00ec 83F83600 		strb	r0, [r3, #54]
 155:Generated_Source\PSoC5/cyPm.c **** 
 926              		.loc 1 155 0
 927 00f0 FFF7FEFF 		bl	CyIMO_Start
 928              	.LVL21:
 158:Generated_Source\PSoC5/cyPm.c ****     }
 929              		.loc 1 158 0
 930 00f4 0620     		movs	r0, #6
 931 00f6 FFF7FEFF 		bl	CyDelayUs
 932              	.LVL22:
 933              	.L53:
 162:Generated_Source\PSoC5/cyPm.c ****     {
 934              		.loc 1 162 0
 935 00fa 3D4B     		ldr	r3, .L69+12
 936 00fc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 937 00fe 13F0200F 		tst	r3, #32
 938 0102 0FD0     		beq	.L54
 166:Generated_Source\PSoC5/cyPm.c **** 
 939              		.loc 1 166 0
 940 0104 4FF04023 		mov	r3, #1073758208
 941 0108 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 942              		.loc 1 165 0
 943 010a 13F0400F 		tst	r3, #64
 944 010e 01D1     		bne	.L66
 945 0110 0222     		movs	r2, #2
 946 0112 00E0     		b	.L55
 947              	.L66:
 948 0114 0122     		movs	r2, #1
 949              	.L55:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 950              		.loc 1 165 0 is_stmt 0 discriminator 4
 951 0116 344B     		ldr	r3, .L69+4
 952 0118 83F83720 		strb	r2, [r3, #55]
 169:Generated_Source\PSoC5/cyPm.c ****     }
 953              		.loc 1 169 0 is_stmt 1 discriminator 4
 954 011c 0020     		movs	r0, #0
 955 011e FFF7FEFF 		bl	CyIMO_SetSource
 956              	.LVL23:
 957 0122 03E0     		b	.L56
 958              	.L54:
 174:Generated_Source\PSoC5/cyPm.c ****     }
 959              		.loc 1 174 0
 960 0124 0022     		movs	r2, #0
 961 0126 304B     		ldr	r3, .L69+4
 962 0128 83F83720 		strb	r2, [r3, #55]
 963              	.L56:
 178:Generated_Source\PSoC5/cyPm.c **** 
 964              		.loc 1 178 0
 965 012c 4FF04023 		mov	r3, #1073758208
 966 0130 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 52


 967 0132 03F03003 		and	r3, r3, #48
 968 0136 2C4A     		ldr	r2, .L69+4
 969 0138 82F83830 		strb	r3, [r2, #56]
 181:Generated_Source\PSoC5/cyPm.c ****     {
 970              		.loc 1 181 0
 971 013c 2BB1     		cbz	r3, .L57
 184:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 972              		.loc 1 184 0
 973 013e 4FF04022 		mov	r2, #1073758208
 974 0142 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 975 0144 03F0CF03 		and	r3, r3, #207
 976 0148 1370     		strb	r3, [r2]
 977              	.L57:
 189:Generated_Source\PSoC5/cyPm.c ****     {
 978              		.loc 1 189 0
 979 014a 294B     		ldr	r3, .L69+12
 980 014c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 981 014e 13F0100F 		tst	r3, #16
 982 0152 01D0     		beq	.L58
 191:Generated_Source\PSoC5/cyPm.c ****     }
 983              		.loc 1 191 0
 984 0154 FFF7FEFF 		bl	CyIMO_DisableDoubler
 985              	.LVL24:
 986              	.L58:
 195:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 987              		.loc 1 195 0
 988 0158 294B     		ldr	r3, .L69+28
 989 015a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 990 015c DBB2     		uxtb	r3, r3
 991 015e 224A     		ldr	r2, .L69+4
 992 0160 82F83A30 		strb	r3, [r2, #58]
 196:Generated_Source\PSoC5/cyPm.c ****     {
 993              		.loc 1 196 0
 994 0164 13B1     		cbz	r3, .L59
 198:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 995              		.loc 1 198 0
 996 0166 0020     		movs	r0, #0
 997 0168 FFF7FEFF 		bl	CyMasterClk_SetDivider
 998              	.LVL25:
 999              	.L59:
 202:Generated_Source\PSoC5/cyPm.c ****     {
 1000              		.loc 1 202 0
 1001 016c 1E4B     		ldr	r3, .L69+4
 1002 016e 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 1003 0172 13B1     		cbz	r3, .L60
 204:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 1004              		.loc 1 204 0
 1005 0174 0020     		movs	r0, #0
 1006 0176 FFF7FEFF 		bl	CyMasterClk_SetSource
 1007              	.LVL26:
 1008              	.L60:
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 1009              		.loc 1 208 0
 1010 017a 224B     		ldr	r3, .L69+32
 1011 017c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1012 017e 1B02     		lsls	r3, r3, #8
 1013 0180 194A     		ldr	r2, .L69+4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 53


 1014 0182 9387     		strh	r3, [r2, #60]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 1015              		.loc 1 209 0
 1016 0184 2049     		ldr	r1, .L69+36
 1017 0186 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 1018 0188 0B43     		orrs	r3, r3, r1
 1019 018a 9387     		strh	r3, [r2, #60]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     {
 1020              		.loc 1 210 0
 1021 018c 13B1     		cbz	r3, .L61
 212:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 1022              		.loc 1 212 0
 1023 018e 0020     		movs	r0, #0
 1024 0190 FFF7FEFF 		bl	CyBusClk_SetDivider
 1025              	.LVL27:
 1026              	.L61:
 216:Generated_Source\PSoC5/cyPm.c **** 
 1027              		.loc 1 216 0
 1028 0194 164B     		ldr	r3, .L69+12
 1029 0196 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1030 0198 03F00703 		and	r3, r3, #7
 1031 019c 1B4A     		ldr	r2, .L69+40
 1032 019e D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 1033 01a0 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 1034              	.LVL28:
 219:Generated_Source\PSoC5/cyPm.c ****     {
 1035              		.loc 1 219 0
 1036 01a4 1A4B     		ldr	r3, .L69+44
 1037 01a6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1038 01a8 13F0010F 		tst	r3, #1
 1039 01ac 06D0     		beq	.L62
 222:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 1040              		.loc 1 222 0
 1041 01ae 0122     		movs	r2, #1
 1042 01b0 0D4B     		ldr	r3, .L69+4
 1043 01b2 83F83F20 		strb	r2, [r3, #63]
 223:Generated_Source\PSoC5/cyPm.c ****     }
 1044              		.loc 1 223 0
 1045 01b6 FFF7FEFF 		bl	CyXTAL_Stop
 1046              	.LVL29:
 1047 01ba 03E0     		b	.L63
 1048              	.L62:
 228:Generated_Source\PSoC5/cyPm.c ****     }
 1049              		.loc 1 228 0
 1050 01bc 0022     		movs	r2, #0
 1051 01be 0A4B     		ldr	r3, .L69+4
 1052 01c0 83F83F20 		strb	r2, [r3, #63]
 1053              	.L63:
 237:Generated_Source\PSoC5/cyPm.c ****     {
 1054              		.loc 1 237 0
 1055 01c4 134B     		ldr	r3, .L69+48
 1056 01c6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1057 01c8 13F0040F 		tst	r3, #4
 1058 01cc 04D0     		beq	.L64
 239:Generated_Source\PSoC5/cyPm.c ****     }
 1059              		.loc 1 239 0
 1060 01ce 0122     		movs	r2, #1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 54


 1061 01d0 054B     		ldr	r3, .L69+4
 1062 01d2 83F84020 		strb	r2, [r3, #64]
 1063 01d6 10BD     		pop	{r4, pc}
 1064              	.L64:
 243:Generated_Source\PSoC5/cyPm.c ****     }
 1065              		.loc 1 243 0
 1066 01d8 0022     		movs	r2, #0
 1067 01da 034B     		ldr	r3, .L69+4
 1068 01dc 83F84020 		strb	r2, [r3, #64]
 1069 01e0 10BD     		pop	{r4, pc}
 1070              	.L70:
 1071 01e2 00BF     		.align	2
 1072              	.L69:
 1073 01e4 A1430040 		.word	1073759137
 1074 01e8 00000000 		.word	.LANCHOR0
 1075 01ec A2430040 		.word	1073759138
 1076 01f0 00420040 		.word	1073758720
 1077 01f4 05400040 		.word	1073758213
 1078 01f8 20420040 		.word	1073758752
 1079 01fc A0430040 		.word	1073759136
 1080 0200 04400040 		.word	1073758212
 1081 0204 07400040 		.word	1073758215
 1082 0208 06400040 		.word	1073758214
 1083 020c 00000000 		.word	.LANCHOR1
 1084 0210 10420040 		.word	1073758736
 1085 0214 0B400040 		.word	1073758219
 1086              		.cfi_endproc
 1087              	.LFE0:
 1088              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 1089              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 1090              		.align	2
 1091              		.global	CyPmRestoreClocks
 1092              		.thumb
 1093              		.thumb_func
 1094              		.type	CyPmRestoreClocks, %function
 1095              	CyPmRestoreClocks:
 1096              	.LFB1:
 269:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 1097              		.loc 1 269 0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 8
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101 0000 10B5     		push	{r4, lr}
 1102              		.cfi_def_cfa_offset 8
 1103              		.cfi_offset 4, -8
 1104              		.cfi_offset 14, -4
 1105 0002 82B0     		sub	sp, sp, #8
 1106              		.cfi_def_cfa_offset 16
 1107              	.LVL30:
 276:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 1108              		.loc 1 276 0
 1109 0004 854B     		ldr	r3, .L93
 1110 0006 53F8080F 		ldr	r0, [r3, #8]!	@ unaligned
 1111 000a 0090     		str	r0, [sp]	@ unaligned
 1112 000c 9A88     		ldrh	r2, [r3, #4]	@ unaligned
 1113 000e 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1114 0010 ADF80420 		strh	r2, [sp, #4]	@ unaligned
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 55


 1115 0014 8DF80630 		strb	r3, [sp, #6]
 281:Generated_Source\PSoC5/cyPm.c ****     {
 1116              		.loc 1 281 0
 1117 0018 814B     		ldr	r3, .L93+4
 1118 001a 93F84030 		ldrb	r3, [r3, #64]	@ zero_extendqisi2
 1119 001e 012B     		cmp	r3, #1
 1120 0020 10D1     		bne	.L72
 285:Generated_Source\PSoC5/cyPm.c **** 
 1121              		.loc 1 285 0
 1122 0022 804B     		ldr	r3, .L93+8
 1123 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1124 0026 03F00703 		and	r3, r3, #7
 1125 002a 7C4A     		ldr	r2, .L93
 1126 002c D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 1127              		.loc 1 284 0
 1128 002e 00EB8000 		add	r0, r0, r0, lsl #2
 1129 0032 C0EB0010 		rsb	r0, r0, r0, lsl #4
 1130 0036 FFF7FEFF 		bl	CyDelayCycles
 1131              	.LVL31:
 287:Generated_Source\PSoC5/cyPm.c ****     }
 1132              		.loc 1 287 0
 1133 003a 7B4A     		ldr	r2, .L93+12
 1134 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1135 003e 43F00403 		orr	r3, r3, #4
 1136 0042 1370     		strb	r3, [r2]
 1137              	.L72:
 291:Generated_Source\PSoC5/cyPm.c ****     {
 1138              		.loc 1 291 0
 1139 0044 764B     		ldr	r3, .L93+4
 1140 0046 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 1141 004a 012B     		cmp	r3, #1
 1142 004c 1AD1     		bne	.L73
 301:Generated_Source\PSoC5/cyPm.c **** 
 1143              		.loc 1 301 0
 1144 004e 0020     		movs	r0, #0
 1145 0050 FFF7FEFF 		bl	CyXTAL_Start
 1146              	.LVL32:
 304:Generated_Source\PSoC5/cyPm.c **** 
 1147              		.loc 1 304 0
 1148 0054 754B     		ldr	r3, .L93+16
 1149 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1150              	.LVL33:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 1151              		.loc 1 307 0
 1152 0058 0524     		movs	r4, #5
 1153 005a 11E0     		b	.L74
 1154              	.LVL34:
 1155              	.L75:
 310:Generated_Source\PSoC5/cyPm.c **** 
 1156              		.loc 1 310 0
 1157 005c 714B     		ldr	r3, .L93+8
 1158 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1159 0060 03F00703 		and	r3, r3, #7
 1160 0064 6D4A     		ldr	r2, .L93
 1161 0066 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1162 0068 C820     		movs	r0, #200
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 56


 1163 006a 00FB03F0 		mul	r0, r0, r3
 1164 006e FFF7FEFF 		bl	CyDelayCycles
 1165              	.LVL35:
 313:Generated_Source\PSoC5/cyPm.c ****             {
 1166              		.loc 1 313 0
 1167 0072 6E4B     		ldr	r3, .L93+16
 1168 0074 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1169 0076 13F0800F 		tst	r3, #128
 1170 007a 03D0     		beq	.L73
 307:Generated_Source\PSoC5/cyPm.c ****         {
 1171              		.loc 1 307 0 discriminator 2
 1172 007c 013C     		subs	r4, r4, #1
 1173              	.LVL36:
 1174 007e A4B2     		uxth	r4, r4
 1175              	.LVL37:
 1176              	.L74:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 1177              		.loc 1 307 0 is_stmt 0 discriminator 1
 1178 0080 002C     		cmp	r4, #0
 1179 0082 EBD1     		bne	.L75
 1180              	.LVL38:
 1181              	.L73:
 338:Generated_Source\PSoC5/cyPm.c **** 
 1182              		.loc 1 338 0 is_stmt 1
 1183 0084 3720     		movs	r0, #55
 1184 0086 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 1185              	.LVL39:
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 1186              		.loc 1 341 0
 1187 008a 654B     		ldr	r3, .L93+4
 1188 008c 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 1189 0090 023B     		subs	r3, r3, #2
 1190 0092 DBB2     		uxtb	r3, r3
 1191 0094 012B     		cmp	r3, #1
 1192 0096 0ED8     		bhi	.L76
 345:Generated_Source\PSoC5/cyPm.c ****         {
 1193              		.loc 1 345 0
 1194 0098 654B     		ldr	r3, .L93+20
 1195 009a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1196 009c DBB2     		uxtb	r3, r3
 1197 009e 604A     		ldr	r2, .L93+4
 1198 00a0 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 1199 00a4 8342     		cmp	r3, r0
 1200 00a6 01D0     		beq	.L77
 348:Generated_Source\PSoC5/cyPm.c ****         }
 1201              		.loc 1 348 0
 1202 00a8 FFF7FEFF 		bl	CyMasterClk_SetDivider
 1203              	.LVL40:
 1204              	.L77:
 352:Generated_Source\PSoC5/cyPm.c ****     }
 1205              		.loc 1 352 0
 1206 00ac 5C4B     		ldr	r3, .L93+4
 1207 00ae 93F83200 		ldrb	r0, [r3, #50]	@ zero_extendqisi2
 1208 00b2 FFF7FEFF 		bl	CyMasterClk_SetSource
 1209              	.LVL41:
 1210              	.L76:
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 57


 1211              		.loc 1 356 0
 1212 00b6 5A4B     		ldr	r3, .L93+4
 1213 00b8 93F83430 		ldrb	r3, [r3, #52]	@ zero_extendqisi2
 1214 00bc 13F0400F 		tst	r3, #64
 1215 00c0 0CD0     		beq	.L78
 357:Generated_Source\PSoC5/cyPm.c ****     {
 1216              		.loc 1 357 0 discriminator 1
 1217 00c2 574B     		ldr	r3, .L93+4
 1218 00c4 93F83330 		ldrb	r3, [r3, #51]	@ zero_extendqisi2
 1219 00c8 02AA     		add	r2, sp, #8
 1220 00ca 1344     		add	r3, r3, r2
 1221 00cc 13F8083C 		ldrb	r3, [r3, #-8]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 1222              		.loc 1 356 0 discriminator 1
 1223 00d0 032B     		cmp	r3, #3
 1224 00d2 03D1     		bne	.L78
 360:Generated_Source\PSoC5/cyPm.c ****     }
 1225              		.loc 1 360 0
 1226 00d4 0820     		movs	r0, #8
 1227 00d6 FFF7FEFF 		bl	CyIMO_SetFreq
 1228              	.LVL42:
 1229 00da 18E0     		b	.L79
 1230              	.L78:
 365:Generated_Source\PSoC5/cyPm.c **** 
 1231              		.loc 1 365 0
 1232 00dc 504C     		ldr	r4, .L93+4
 1233 00de 94F83330 		ldrb	r3, [r4, #51]	@ zero_extendqisi2
 1234 00e2 02AA     		add	r2, sp, #8
 1235 00e4 1344     		add	r3, r3, r2
 1236 00e6 13F8080C 		ldrb	r0, [r3, #-8]	@ zero_extendqisi2
 1237 00ea FFF7FEFF 		bl	CyIMO_SetFreq
 1238              	.LVL43:
 367:Generated_Source\PSoC5/cyPm.c ****         {
 1239              		.loc 1 367 0
 1240 00ee 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 1241 00f2 13F0400F 		tst	r3, #64
 1242 00f6 05D0     		beq	.L80
 369:Generated_Source\PSoC5/cyPm.c ****         }
 1243              		.loc 1 369 0
 1244 00f8 4A4A     		ldr	r2, .L93+8
 1245 00fa 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1246 00fc 43F04003 		orr	r3, r3, #64
 1247 0100 1370     		strb	r3, [r2]
 1248 0102 04E0     		b	.L79
 1249              	.L80:
 373:Generated_Source\PSoC5/cyPm.c ****         }
 1250              		.loc 1 373 0
 1251 0104 474A     		ldr	r2, .L93+8
 1252 0106 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1253 0108 03F0BF03 		and	r3, r3, #191
 1254 010c 1370     		strb	r3, [r2]
 1255              	.L79:
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1256              		.loc 1 378 0
 1257 010e 444B     		ldr	r3, .L93+4
 1258 0110 93F83630 		ldrb	r3, [r3, #54]	@ zero_extendqisi2
 1259 0114 012B     		cmp	r3, #1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 58


 1260 0116 07D1     		bne	.L81
 379:Generated_Source\PSoC5/cyPm.c ****     {
 1261              		.loc 1 379 0 discriminator 1
 1262 0118 464B     		ldr	r3, .L93+24
 1263 011a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1264              		.loc 1 378 0 discriminator 1
 1265 011c 13F0100F 		tst	r3, #16
 1266 0120 02D1     		bne	.L81
 382:Generated_Source\PSoC5/cyPm.c ****     }
 1267              		.loc 1 382 0
 1268 0122 0020     		movs	r0, #0
 1269 0124 FFF7FEFF 		bl	CyIMO_Start
 1270              	.LVL44:
 1271              	.L81:
 386:Generated_Source\PSoC5/cyPm.c **** 
 1272              		.loc 1 386 0
 1273 0128 3D4C     		ldr	r4, .L93+4
 1274 012a 94F83700 		ldrb	r0, [r4, #55]	@ zero_extendqisi2
 1275 012e FFF7FEFF 		bl	CyIMO_SetSource
 1276              	.LVL45:
 389:Generated_Source\PSoC5/cyPm.c ****     {
 1277              		.loc 1 389 0
 1278 0132 94F83930 		ldrb	r3, [r4, #57]	@ zero_extendqisi2
 1279 0136 012B     		cmp	r3, #1
 1280 0138 01D1     		bne	.L82
 391:Generated_Source\PSoC5/cyPm.c ****     }
 1281              		.loc 1 391 0
 1282 013a FFF7FEFF 		bl	CyIMO_EnableDoubler
 1283              	.LVL46:
 1284              	.L82:
 395:Generated_Source\PSoC5/cyPm.c ****     {
 1285              		.loc 1 395 0
 1286 013e 384B     		ldr	r3, .L93+4
 1287 0140 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 1288 0144 4FF04022 		mov	r2, #1073758208
 1289 0148 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1290 014a 02F03002 		and	r2, r2, #48
 1291 014e 9A42     		cmp	r2, r3
 1292 0150 06D0     		beq	.L83
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 1293              		.loc 1 397 0
 1294 0152 4FF04021 		mov	r1, #1073758208
 1295 0156 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1296 0158 02F0CF02 		and	r2, r2, #207
 1297 015c 1343     		orrs	r3, r3, r2
 1298 015e 0B70     		strb	r3, [r1]
 1299              	.L83:
 403:Generated_Source\PSoC5/cyPm.c ****     {
 1300              		.loc 1 403 0
 1301 0160 2F4B     		ldr	r3, .L93+4
 1302 0162 93F83E30 		ldrb	r3, [r3, #62]	@ zero_extendqisi2
 1303 0166 012B     		cmp	r3, #1
 1304 0168 1AD1     		bne	.L84
 414:Generated_Source\PSoC5/cyPm.c **** 
 1305              		.loc 1 414 0
 1306 016a 0020     		movs	r0, #0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 59


 1307 016c FFF7FEFF 		bl	CyPLL_OUT_Start
 1308              	.LVL47:
 417:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 1309              		.loc 1 417 0
 1310 0170 5020     		movs	r0, #80
 1311 0172 FFF7FEFF 		bl	CyDelayUs
 1312              	.LVL48:
 418:Generated_Source\PSoC5/cyPm.c **** 
 1313              		.loc 1 418 0
 1314 0176 304B     		ldr	r3, .L93+28
 1315 0178 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1316              	.LVL49:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 1317              		.loc 1 421 0
 1318 017a AB24     		movs	r4, #171
 1319 017c 0EE0     		b	.L85
 1320              	.LVL50:
 1321              	.L87:
 423:Generated_Source\PSoC5/cyPm.c **** 
 1322              		.loc 1 423 0
 1323 017e 0120     		movs	r0, #1
 1324 0180 FFF7FEFF 		bl	CyDelayUs
 1325              	.LVL51:
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 1326              		.loc 1 426 0
 1327 0184 2C4B     		ldr	r3, .L93+28
 1328 0186 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1329 0188 13F0010F 		tst	r3, #1
 1330 018c 04D0     		beq	.L86
 427:Generated_Source\PSoC5/cyPm.c ****             {
 1331              		.loc 1 427 0 discriminator 1
 1332 018e 2A4B     		ldr	r3, .L93+28
 1333 0190 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 1334              		.loc 1 426 0 discriminator 1
 1335 0192 13F0010F 		tst	r3, #1
 1336 0196 03D1     		bne	.L84
 1337              	.L86:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 1338              		.loc 1 421 0 discriminator 2
 1339 0198 013C     		subs	r4, r4, #1
 1340              	.LVL52:
 1341 019a A4B2     		uxth	r4, r4
 1342              	.LVL53:
 1343              	.L85:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 1344              		.loc 1 421 0 is_stmt 0 discriminator 1
 1345 019c 002C     		cmp	r4, #0
 1346 019e EED1     		bne	.L87
 1347              	.LVL54:
 1348              	.L84:
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 1349              		.loc 1 451 0 is_stmt 1
 1350 01a0 1F4B     		ldr	r3, .L93+4
 1351 01a2 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 1352 01a6 012B     		cmp	r3, #1
 1353 01a8 0ED8     		bhi	.L88
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 60


 455:Generated_Source\PSoC5/cyPm.c ****         {
 1354              		.loc 1 455 0
 1355 01aa 214B     		ldr	r3, .L93+20
 1356 01ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1357 01ae DBB2     		uxtb	r3, r3
 1358 01b0 1B4A     		ldr	r2, .L93+4
 1359 01b2 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 1360 01b6 8342     		cmp	r3, r0
 1361 01b8 01D0     		beq	.L89
 457:Generated_Source\PSoC5/cyPm.c ****         }
 1362              		.loc 1 457 0
 1363 01ba FFF7FEFF 		bl	CyMasterClk_SetDivider
 1364              	.LVL55:
 1365              	.L89:
 461:Generated_Source\PSoC5/cyPm.c ****     }
 1366              		.loc 1 461 0
 1367 01be 184B     		ldr	r3, .L93+4
 1368 01c0 93F83200 		ldrb	r0, [r3, #50]	@ zero_extendqisi2
 1369 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 1370              	.LVL56:
 1371              	.L88:
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1372              		.loc 1 465 0
 1373 01c8 154B     		ldr	r3, .L93+4
 1374 01ca 93F83630 		ldrb	r3, [r3, #54]	@ zero_extendqisi2
 1375 01ce 33B9     		cbnz	r3, .L90
 466:Generated_Source\PSoC5/cyPm.c ****     {
 1376              		.loc 1 466 0 discriminator 1
 1377 01d0 184B     		ldr	r3, .L93+24
 1378 01d2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1379              		.loc 1 465 0 discriminator 1
 1380 01d4 13F0100F 		tst	r3, #16
 1381 01d8 01D0     		beq	.L90
 468:Generated_Source\PSoC5/cyPm.c ****     }
 1382              		.loc 1 468 0
 1383 01da FFF7FEFF 		bl	CyIMO_Stop
 1384              	.LVL57:
 1385              	.L90:
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 1386              		.loc 1 472 0
 1387 01de 174B     		ldr	r3, .L93+32
 1388 01e0 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1389              	.LVL58:
 473:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 1390              		.loc 1 473 0
 1391 01e2 013B     		subs	r3, r3, #1
 1392 01e4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1393 01e6 43EA0223 		orr	r3, r3, r2, lsl #8
 1394              	.LVL59:
 474:Generated_Source\PSoC5/cyPm.c ****     {
 1395              		.loc 1 474 0
 1396 01ea 0D4A     		ldr	r2, .L93+4
 1397 01ec 908F     		ldrh	r0, [r2, #60]
 1398 01ee 8342     		cmp	r3, r0
 1399 01f0 01D0     		beq	.L91
 476:Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 61


 1400              		.loc 1 476 0
 1401 01f2 FFF7FEFF 		bl	CyBusClk_SetDivider
 1402              	.LVL60:
 1403              	.L91:
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1404              		.loc 1 480 0
 1405 01f6 1248     		ldr	r0, .L93+36
 1406 01f8 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 481:Generated_Source\PSoC5/cyPm.c **** 
 1407              		.loc 1 481 0
 1408 01fa 094B     		ldr	r3, .L93+4
 1409 01fc 93F83510 		ldrb	r1, [r3, #53]	@ zero_extendqisi2
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1410              		.loc 1 480 0
 1411 0200 02F03F02 		and	r2, r2, #63
 1412 0204 0A43     		orrs	r2, r2, r1
 1413 0206 0270     		strb	r2, [r0]
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 1414              		.loc 1 484 0
 1415 0208 93F83010 		ldrb	r1, [r3, #48]	@ zero_extendqisi2
 1416 020c 0D4A     		ldr	r2, .L93+40
 1417 020e 1170     		strb	r1, [r2]
 485:Generated_Source\PSoC5/cyPm.c **** }
 1418              		.loc 1 485 0
 1419 0210 93F83120 		ldrb	r2, [r3, #49]	@ zero_extendqisi2
 1420 0214 0C4B     		ldr	r3, .L93+44
 1421 0216 1A70     		strb	r2, [r3]
 486:Generated_Source\PSoC5/cyPm.c **** 
 1422              		.loc 1 486 0
 1423 0218 02B0     		add	sp, sp, #8
 1424              		.cfi_def_cfa_offset 8
 1425              		@ sp needed
 1426 021a 10BD     		pop	{r4, pc}
 1427              	.L94:
 1428              		.align	2
 1429              	.L93:
 1430 021c 00000000 		.word	.LANCHOR1
 1431 0220 00000000 		.word	.LANCHOR0
 1432 0224 00420040 		.word	1073758720
 1433 0228 0B400040 		.word	1073758219
 1434 022c 10420040 		.word	1073758736
 1435 0230 04400040 		.word	1073758212
 1436 0234 A0430040 		.word	1073759136
 1437 0238 25420040 		.word	1073758757
 1438 023c 07400040 		.word	1073758215
 1439 0240 00480040 		.word	1073760256
 1440 0244 A1430040 		.word	1073759137
 1441 0248 A2430040 		.word	1073759138
 1442              		.cfi_endproc
 1443              	.LFE1:
 1444              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 1445              		.section	.text.CyPmAltAct,"ax",%progbits
 1446              		.align	2
 1447              		.global	CyPmAltAct
 1448              		.thumb
 1449              		.thumb_func
 1450              		.type	CyPmAltAct, %function
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 62


 1451              	CyPmAltAct:
 1452              	.LFB2:
 626:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1453              		.loc 1 626 0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              	.LVL61:
 1458 0000 38B5     		push	{r3, r4, r5, lr}
 1459              		.cfi_def_cfa_offset 16
 1460              		.cfi_offset 3, -16
 1461              		.cfi_offset 4, -12
 1462              		.cfi_offset 5, -8
 1463              		.cfi_offset 14, -4
 1464 0002 0C46     		mov	r4, r1
 630:Generated_Source\PSoC5/cyPm.c **** 
 1465              		.loc 1 630 0
 1466 0004 10B1     		cbz	r0, .L96
 630:Generated_Source\PSoC5/cyPm.c **** 
 1467              		.loc 1 630 0 is_stmt 0 discriminator 1
 1468 0006 0020     		movs	r0, #0
 1469              	.LVL62:
 1470 0008 FFF7FEFF 		bl	CyHalt
 1471              	.LVL63:
 1472              	.L96:
 677:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1473              		.loc 1 677 0 is_stmt 1
 1474 000c 124D     		ldr	r5, .L98
 1475 000e 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 1476 0010 124B     		ldr	r3, .L98+4
 1477 0012 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c **** 
 1478              		.loc 1 678 0
 1479 0014 C4F30712 		ubfx	r2, r4, #4, #8
 1480 0018 2A70     		strb	r2, [r5]
 681:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1481              		.loc 1 681 0
 1482 001a 1148     		ldr	r0, .L98+8
 1483 001c 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1484 001e 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c **** 
 1485              		.loc 1 682 0
 1486 0020 04F00F02 		and	r2, r4, #15
 1487 0024 0270     		strb	r2, [r0]
 685:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1488              		.loc 1 685 0
 1489 0026 0F49     		ldr	r1, .L98+12
 1490 0028 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1491 002a 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c **** 
 1492              		.loc 1 686 0
 1493 002c C4F30034 		ubfx	r4, r4, #12, #1
 1494 0030 0C70     		strb	r4, [r1]
 690:Generated_Source\PSoC5/cyPm.c **** 
 1495              		.loc 1 690 0
 1496 0032 0D4C     		ldr	r4, .L98+16
 1497 0034 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 63


 1498 0036 02F0F802 		and	r2, r2, #248
 1499 003a 42F00102 		orr	r2, r2, #1
 1500 003e 2270     		strb	r2, [r4]
 693:Generated_Source\PSoC5/cyPm.c **** 
 1501              		.loc 1 693 0
 1502 0040 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1503              		.loc 1 696 0
 1504              		.syntax unified
 1505              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 1506 0042 00BF     		NOP
 1507              	
 1508              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c **** 
 1509              		.loc 1 697 0
 1510              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 1511 0044 00BF     		NOP
 1512              	
 1513              	@ 0 "" 2
 700:Generated_Source\PSoC5/cyPm.c **** 
 1514              		.loc 1 700 0
 1515              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 1516 0046 30BF     		WFI 
 1517              	
 1518              	@ 0 "" 2
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1519              		.loc 1 705 0
 1520              		.thumb
 1521              		.syntax unified
 1522 0048 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 1523 004a 2A70     		strb	r2, [r5]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1524              		.loc 1 706 0
 1525 004c 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 1526 004e 0270     		strb	r2, [r0]
 707:Generated_Source\PSoC5/cyPm.c **** }
 1527              		.loc 1 707 0
 1528 0050 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1529 0052 0B70     		strb	r3, [r1]
 1530 0054 38BD     		pop	{r3, r4, r5, pc}
 1531              	.L99:
 1532 0056 00BF     		.align	2
 1533              	.L98:
 1534 0058 98430040 		.word	1073759128
 1535 005c 00000000 		.word	.LANCHOR0
 1536 0060 99430040 		.word	1073759129
 1537 0064 9A430040 		.word	1073759130
 1538 0068 93430040 		.word	1073759123
 1539              		.cfi_endproc
 1540              	.LFE2:
 1541              		.size	CyPmAltAct, .-CyPmAltAct
 1542              		.section	.text.CyPmSleep,"ax",%progbits
 1543              		.align	2
 1544              		.global	CyPmSleep
 1545              		.thumb
 1546              		.thumb_func
 1547              		.type	CyPmSleep, %function
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 64


 1548              	CyPmSleep:
 1549              	.LFB3:
 825:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1550              		.loc 1 825 0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 0
 1553              		@ frame_needed = 0, uses_anonymous_args = 0
 1554              	.LVL64:
 1555 0000 70B5     		push	{r4, r5, r6, lr}
 1556              		.cfi_def_cfa_offset 16
 1557              		.cfi_offset 4, -16
 1558              		.cfi_offset 5, -12
 1559              		.cfi_offset 6, -8
 1560              		.cfi_offset 14, -4
 1561 0002 0646     		mov	r6, r0
 1562 0004 0C46     		mov	r4, r1
 829:Generated_Source\PSoC5/cyPm.c **** 
 1563              		.loc 1 829 0
 1564 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1565              	.LVL65:
 1566 000a 0546     		mov	r5, r0
 1567              	.LVL66:
 838:Generated_Source\PSoC5/cyPm.c ****     {
 1568              		.loc 1 838 0
 1569 000c 334B     		ldr	r3, .L109
 1570 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1571 0010 13F0080F 		tst	r3, #8
 1572 0014 06D1     		bne	.L101
 841:Generated_Source\PSoC5/cyPm.c ****     }
 1573              		.loc 1 841 0
 1574 0016 324A     		ldr	r2, .L109+4
 1575 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1576 001a 03F01F03 		and	r3, r3, #31
 1577 001e 1370     		strb	r3, [r2]
 910:Generated_Source\PSoC5/cyPm.c **** 
 1578              		.loc 1 910 0
 1579 0020 36B1     		cbz	r6, .L103
 1580 0022 02E0     		b	.L102
 1581              	.L101:
 848:Generated_Source\PSoC5/cyPm.c **** 
 1582              		.loc 1 848 0
 1583 0024 FFF7FEFF 		bl	CyExitCriticalSection
 1584              	.LVL67:
 850:Generated_Source\PSoC5/cyPm.c ****     }
 1585              		.loc 1 850 0
 1586 0028 70BD     		pop	{r4, r5, r6, pc}
 1587              	.LVL68:
 1588              	.L102:
 910:Generated_Source\PSoC5/cyPm.c **** 
 1589              		.loc 1 910 0 discriminator 1
 1590 002a 0020     		movs	r0, #0
 1591              	.LVL69:
 1592 002c FFF7FEFF 		bl	CyHalt
 1593              	.LVL70:
 1594              	.L103:
 920:Generated_Source\PSoC5/cyPm.c **** 
 1595              		.loc 1 920 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 65


 1596 0030 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1597              	.LVL71:
 951:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1598              		.loc 1 951 0
 1599 0034 2B4A     		ldr	r2, .L109+8
 1600 0036 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1601 0038 2B4B     		ldr	r3, .L109+12
 1602 003a 1971     		strb	r1, [r3, #4]
 952:Generated_Source\PSoC5/cyPm.c **** 
 1603              		.loc 1 952 0
 1604 003c C4F30711 		ubfx	r1, r4, #4, #8
 1605 0040 1170     		strb	r1, [r2]
 955:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1606              		.loc 1 955 0
 1607 0042 0132     		adds	r2, r2, #1
 1608 0044 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1609 0046 5971     		strb	r1, [r3, #5]
 956:Generated_Source\PSoC5/cyPm.c **** 
 1610              		.loc 1 956 0
 1611 0048 04F00F01 		and	r1, r4, #15
 1612 004c 1170     		strb	r1, [r2]
 959:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1613              		.loc 1 959 0
 1614 004e 0132     		adds	r2, r2, #1
 1615 0050 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1616 0052 9971     		strb	r1, [r3, #6]
 960:Generated_Source\PSoC5/cyPm.c **** 
 1617              		.loc 1 960 0
 1618 0054 C4F30034 		ubfx	r4, r4, #12, #1
 1619 0058 1470     		strb	r4, [r2]
 976:Generated_Source\PSoC5/cyPm.c ****     {
 1620              		.loc 1 976 0
 1621 005a 244B     		ldr	r3, .L109+16
 1622 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1623 005e 13F0070F 		tst	r3, #7
 1624 0062 04D1     		bne	.L105
 979:Generated_Source\PSoC5/cyPm.c ****     }
 1625              		.loc 1 979 0
 1626 0064 0122     		movs	r2, #1
 1627 0066 204B     		ldr	r3, .L109+12
 1628 0068 83F82E20 		strb	r2, [r3, #46]
 1629 006c 0DE0     		b	.L106
 1630              	.L105:
 984:Generated_Source\PSoC5/cyPm.c **** 
 1631              		.loc 1 984 0
 1632 006e 1E49     		ldr	r1, .L109+12
 1633 0070 0023     		movs	r3, #0
 1634 0072 81F82E30 		strb	r3, [r1, #46]
 987:Generated_Source\PSoC5/cyPm.c **** 
 1635              		.loc 1 987 0
 1636 0076 1D4B     		ldr	r3, .L109+16
 1637 0078 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1638 007a 02F00702 		and	r2, r2, #7
 1639 007e 81F82D20 		strb	r2, [r1, #45]
 990:Generated_Source\PSoC5/cyPm.c ****     }
 1640              		.loc 1 990 0
 1641 0082 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 66


 1642 0084 02F0F802 		and	r2, r2, #248
 1643 0088 1A70     		strb	r2, [r3]
 1644              	.L106:
 994:Generated_Source\PSoC5/cyPm.c **** 
 1645              		.loc 1 994 0
 1646 008a 144A     		ldr	r2, .L109
 1647 008c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1648 008e 03F0F803 		and	r3, r3, #248
 1649 0092 43F00303 		orr	r3, r3, #3
 1650 0096 1370     		strb	r3, [r2]
 997:Generated_Source\PSoC5/cyPm.c **** 
 1651              		.loc 1 997 0
 1652 0098 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1653              		.loc 1 1000 0
 1654              		.syntax unified
 1655              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1656 009a 00BF     		NOP
 1657              	
 1658              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c **** 
 1659              		.loc 1 1001 0
 1660              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1661 009c 00BF     		NOP
 1662              	
 1663              	@ 0 "" 2
1004:Generated_Source\PSoC5/cyPm.c **** 
 1664              		.loc 1 1004 0
 1665              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1666 009e 30BF     		WFI 
 1667              	
 1668              	@ 0 "" 2
1009:Generated_Source\PSoC5/cyPm.c ****     {
 1669              		.loc 1 1009 0
 1670              		.thumb
 1671              		.syntax unified
 1672 00a0 114B     		ldr	r3, .L109+12
 1673 00a2 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1674 00a6 012B     		cmp	r3, #1
 1675 00a8 08D0     		beq	.L107
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1676              		.loc 1 1011 0
 1677 00aa 1049     		ldr	r1, .L109+16
 1678 00ac 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1012:Generated_Source\PSoC5/cyPm.c ****     }
 1679              		.loc 1 1012 0
 1680 00ae 0E4A     		ldr	r2, .L109+12
 1681 00b0 92F82D20 		ldrb	r2, [r2, #45]	@ zero_extendqisi2
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1682              		.loc 1 1011 0
 1683 00b4 03F0F803 		and	r3, r3, #248
 1684 00b8 1343     		orrs	r3, r3, r2
 1685 00ba 0B70     		strb	r3, [r1]
 1686              	.L107:
1029:Generated_Source\PSoC5/cyPm.c **** 
 1687              		.loc 1 1029 0
 1688 00bc FFF7FEFF 		bl	CyPmHibSlpRestore
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 67


 1689              	.LVL72:
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1690              		.loc 1 1051 0
 1691 00c0 094B     		ldr	r3, .L109+12
 1692 00c2 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1693 00c4 074A     		ldr	r2, .L109+8
 1694 00c6 1170     		strb	r1, [r2]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1695              		.loc 1 1052 0
 1696 00c8 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1697 00ca 0132     		adds	r2, r2, #1
 1698 00cc 1170     		strb	r1, [r2]
1053:Generated_Source\PSoC5/cyPm.c **** 
 1699              		.loc 1 1053 0
 1700 00ce 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1701 00d0 074B     		ldr	r3, .L109+20
 1702 00d2 1A70     		strb	r2, [r3]
1056:Generated_Source\PSoC5/cyPm.c **** }
 1703              		.loc 1 1056 0
 1704 00d4 2846     		mov	r0, r5
 1705 00d6 FFF7FEFF 		bl	CyExitCriticalSection
 1706              	.LVL73:
 1707 00da 70BD     		pop	{r4, r5, r6, pc}
 1708              	.L110:
 1709              		.align	2
 1710              	.L109:
 1711 00dc 93430040 		.word	1073759123
 1712 00e0 83460040 		.word	1073759875
 1713 00e4 98430040 		.word	1073759128
 1714 00e8 00000000 		.word	.LANCHOR0
 1715 00ec 00420040 		.word	1073758720
 1716 00f0 9A430040 		.word	1073759130
 1717              		.cfi_endproc
 1718              	.LFE3:
 1719              		.size	CyPmSleep, .-CyPmSleep
 1720              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1721              		.align	2
 1722              		.global	CyPmHibernateEx
 1723              		.thumb
 1724              		.thumb_func
 1725              		.type	CyPmHibernateEx, %function
 1726              	CyPmHibernateEx:
 1727              	.LFB5:
1157:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1728              		.loc 1 1157 0
 1729              		.cfi_startproc
 1730              		@ args = 0, pretend = 0, frame = 0
 1731              		@ frame_needed = 0, uses_anonymous_args = 0
 1732              	.LVL74:
 1733 0000 38B5     		push	{r3, r4, r5, lr}
 1734              		.cfi_def_cfa_offset 16
 1735              		.cfi_offset 3, -16
 1736              		.cfi_offset 4, -12
 1737              		.cfi_offset 5, -8
 1738              		.cfi_offset 14, -4
 1739 0002 0446     		mov	r4, r0
1161:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 68


 1740              		.loc 1 1161 0
 1741 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1742              	.LVL75:
 1743 0008 0546     		mov	r5, r0
 1744              	.LVL76:
1169:Generated_Source\PSoC5/cyPm.c ****         {
 1745              		.loc 1 1169 0
 1746 000a 334B     		ldr	r3, .L120
 1747 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1748 000e 13F0080F 		tst	r3, #8
 1749 0012 22D1     		bne	.L112
1172:Generated_Source\PSoC5/cyPm.c ****         }
 1750              		.loc 1 1172 0
 1751 0014 314A     		ldr	r2, .L120+4
 1752 0016 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1753 0018 03F01F03 		and	r3, r3, #31
 1754 001c 1370     		strb	r3, [r2]
1184:Generated_Source\PSoC5/cyPm.c **** 
 1755              		.loc 1 1184 0
 1756 001e FFF7FEFF 		bl	CyPmHibSaveSet
 1757              	.LVL77:
1190:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1758              		.loc 1 1190 0
 1759 0022 2F49     		ldr	r1, .L120+8
 1760 0024 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1761 0026 2F4A     		ldr	r2, .L120+12
 1762 0028 1371     		strb	r3, [r2, #4]
1191:Generated_Source\PSoC5/cyPm.c **** 
 1763              		.loc 1 1191 0
 1764 002a C4F30713 		ubfx	r3, r4, #4, #8
 1765 002e 03F00403 		and	r3, r3, #4
 1766 0032 DBB2     		uxtb	r3, r3
 1767 0034 0B70     		strb	r3, [r1]
1194:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1768              		.loc 1 1194 0
 1769 0036 2C4B     		ldr	r3, .L120+16
 1770 0038 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1771 003a 5171     		strb	r1, [r2, #5]
1195:Generated_Source\PSoC5/cyPm.c **** 
 1772              		.loc 1 1195 0
 1773 003c 04F00F04 		and	r4, r4, #15
 1774 0040 1C70     		strb	r4, [r3]
1197:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1775              		.loc 1 1197 0
 1776 0042 0133     		adds	r3, r3, #1
 1777 0044 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1778 0046 9171     		strb	r1, [r2, #6]
1198:Generated_Source\PSoC5/cyPm.c **** 
 1779              		.loc 1 1198 0
 1780 0048 0022     		movs	r2, #0
 1781 004a 1A70     		strb	r2, [r3]
1202:Generated_Source\PSoC5/cyPm.c ****     {
 1782              		.loc 1 1202 0
 1783 004c A3F5CD73 		sub	r3, r3, #410
 1784 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1785 0052 13F0070F 		tst	r3, #7
 1786 0056 03D0     		beq	.L113
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 69


 1787 0058 07E0     		b	.L118
 1788              	.LVL78:
 1789              	.L112:
1179:Generated_Source\PSoC5/cyPm.c **** 
 1790              		.loc 1 1179 0
 1791 005a FFF7FEFF 		bl	CyExitCriticalSection
 1792              	.LVL79:
1181:Generated_Source\PSoC5/cyPm.c ****         }
 1793              		.loc 1 1181 0
 1794 005e 38BD     		pop	{r3, r4, r5, pc}
 1795              	.L113:
1205:Generated_Source\PSoC5/cyPm.c ****     }
 1796              		.loc 1 1205 0
 1797 0060 0122     		movs	r2, #1
 1798 0062 204B     		ldr	r3, .L120+12
 1799 0064 83F82E20 		strb	r2, [r3, #46]
 1800 0068 0DE0     		b	.L116
 1801              	.L118:
1210:Generated_Source\PSoC5/cyPm.c **** 
 1802              		.loc 1 1210 0
 1803 006a 1E49     		ldr	r1, .L120+12
 1804 006c 0023     		movs	r3, #0
 1805 006e 81F82E30 		strb	r3, [r1, #46]
1213:Generated_Source\PSoC5/cyPm.c **** 
 1806              		.loc 1 1213 0
 1807 0072 1E4B     		ldr	r3, .L120+20
 1808 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1809 0076 02F00702 		and	r2, r2, #7
 1810 007a 81F82D20 		strb	r2, [r1, #45]
1216:Generated_Source\PSoC5/cyPm.c ****     }
 1811              		.loc 1 1216 0
 1812 007e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1813 0080 02F0F802 		and	r2, r2, #248
 1814 0084 1A70     		strb	r2, [r3]
 1815              	.L116:
1221:Generated_Source\PSoC5/cyPm.c **** 
 1816              		.loc 1 1221 0
 1817 0086 144A     		ldr	r2, .L120
 1818 0088 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1819 008a 03F0F803 		and	r3, r3, #248
 1820 008e 43F00403 		orr	r3, r3, #4
 1821 0092 1370     		strb	r3, [r2]
1224:Generated_Source\PSoC5/cyPm.c **** 
 1822              		.loc 1 1224 0
 1823 0094 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1824              		.loc 1 1227 0
 1825              		.syntax unified
 1826              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1827 0096 00BF     		NOP
 1828              	
 1829              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c **** 
 1830              		.loc 1 1228 0
 1831              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1832 0098 00BF     		NOP
 1833              	
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 70


 1834              	@ 0 "" 2
1231:Generated_Source\PSoC5/cyPm.c **** 
 1835              		.loc 1 1231 0
 1836              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1837 009a 30BF     		WFI 
 1838              	
 1839              	@ 0 "" 2
1238:Generated_Source\PSoC5/cyPm.c ****     {
 1840              		.loc 1 1238 0
 1841              		.thumb
 1842              		.syntax unified
 1843 009c 114B     		ldr	r3, .L120+12
 1844 009e 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 1845 00a2 012B     		cmp	r3, #1
 1846 00a4 08D0     		beq	.L117
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1847              		.loc 1 1240 0
 1848 00a6 1149     		ldr	r1, .L120+20
 1849 00a8 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1241:Generated_Source\PSoC5/cyPm.c ****     }
 1850              		.loc 1 1241 0
 1851 00aa 0E4A     		ldr	r2, .L120+12
 1852 00ac 92F82D20 		ldrb	r2, [r2, #45]	@ zero_extendqisi2
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1853              		.loc 1 1240 0
 1854 00b0 03F0F803 		and	r3, r3, #248
 1855 00b4 1343     		orrs	r3, r3, r2
 1856 00b6 0B70     		strb	r3, [r1]
 1857              	.L117:
1246:Generated_Source\PSoC5/cyPm.c **** 
 1858              		.loc 1 1246 0
 1859 00b8 FFF7FEFF 		bl	CyPmHibRestore
 1860              	.LVL80:
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1861              		.loc 1 1249 0
 1862 00bc 094B     		ldr	r3, .L120+12
 1863 00be 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1864 00c0 074A     		ldr	r2, .L120+8
 1865 00c2 1170     		strb	r1, [r2]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1866              		.loc 1 1250 0
 1867 00c4 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1868 00c6 0132     		adds	r2, r2, #1
 1869 00c8 1170     		strb	r1, [r2]
1251:Generated_Source\PSoC5/cyPm.c **** 
 1870              		.loc 1 1251 0
 1871 00ca 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1872 00cc 084B     		ldr	r3, .L120+24
 1873 00ce 1A70     		strb	r2, [r3]
1254:Generated_Source\PSoC5/cyPm.c **** }
 1874              		.loc 1 1254 0
 1875 00d0 2846     		mov	r0, r5
 1876 00d2 FFF7FEFF 		bl	CyExitCriticalSection
 1877              	.LVL81:
 1878 00d6 38BD     		pop	{r3, r4, r5, pc}
 1879              	.L121:
 1880              		.align	2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 71


 1881              	.L120:
 1882 00d8 93430040 		.word	1073759123
 1883 00dc 83460040 		.word	1073759875
 1884 00e0 98430040 		.word	1073759128
 1885 00e4 00000000 		.word	.LANCHOR0
 1886 00e8 99430040 		.word	1073759129
 1887 00ec 00420040 		.word	1073758720
 1888 00f0 9A430040 		.word	1073759130
 1889              		.cfi_endproc
 1890              	.LFE5:
 1891              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1892              		.section	.text.CyPmHibernate,"ax",%progbits
 1893              		.align	2
 1894              		.global	CyPmHibernate
 1895              		.thumb
 1896              		.thumb_func
 1897              		.type	CyPmHibernate, %function
 1898              	CyPmHibernate:
 1899              	.LFB4:
1096:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1900              		.loc 1 1096 0
 1901              		.cfi_startproc
 1902              		@ args = 0, pretend = 0, frame = 0
 1903              		@ frame_needed = 0, uses_anonymous_args = 0
 1904 0000 08B5     		push	{r3, lr}
 1905              		.cfi_def_cfa_offset 8
 1906              		.cfi_offset 3, -8
 1907              		.cfi_offset 14, -4
1097:Generated_Source\PSoC5/cyPm.c **** }
 1908              		.loc 1 1097 0
 1909 0002 4020     		movs	r0, #64
 1910 0004 FFF7FEFF 		bl	CyPmHibernateEx
 1911              	.LVL82:
 1912 0008 08BD     		pop	{r3, pc}
 1913              		.cfi_endproc
 1914              	.LFE4:
 1915              		.size	CyPmHibernate, .-CyPmHibernate
 1916 000a 00BF     		.section	.text.CyPmReadStatus,"ax",%progbits
 1917              		.align	2
 1918              		.global	CyPmReadStatus
 1919              		.thumb
 1920              		.thumb_func
 1921              		.type	CyPmReadStatus, %function
 1922              	CyPmReadStatus:
 1923              	.LFB6:
1286:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
 1924              		.loc 1 1286 0
 1925              		.cfi_startproc
 1926              		@ args = 0, pretend = 0, frame = 0
 1927              		@ frame_needed = 0, uses_anonymous_args = 0
 1928              	.LVL83:
 1929 0000 38B5     		push	{r3, r4, r5, lr}
 1930              		.cfi_def_cfa_offset 16
 1931              		.cfi_offset 3, -16
 1932              		.cfi_offset 4, -12
 1933              		.cfi_offset 5, -8
 1934              		.cfi_offset 14, -4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 72


 1935 0002 0546     		mov	r5, r0
1292:Generated_Source\PSoC5/cyPm.c **** 
 1936              		.loc 1 1292 0
 1937 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1938              	.LVL84:
1295:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1939              		.loc 1 1295 0
 1940 0008 074B     		ldr	r3, .L126
 1941 000a 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1942 000c 074A     		ldr	r2, .L126+4
 1943 000e 92F84230 		ldrb	r3, [r2, #66]	@ zero_extendqisi2
 1944 0012 0B43     		orrs	r3, r3, r1
1296:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1945              		.loc 1 1296 0
 1946 0014 03F00704 		and	r4, r3, #7
 1947              	.LVL85:
1297:Generated_Source\PSoC5/cyPm.c **** 
 1948              		.loc 1 1297 0
 1949 0018 23EA0503 		bic	r3, r3, r5
 1950 001c 82F84230 		strb	r3, [r2, #66]
1300:Generated_Source\PSoC5/cyPm.c **** 
 1951              		.loc 1 1300 0
 1952 0020 FFF7FEFF 		bl	CyExitCriticalSection
 1953              	.LVL86:
1303:Generated_Source\PSoC5/cyPm.c **** 
 1954              		.loc 1 1303 0
 1955 0024 2046     		mov	r0, r4
 1956 0026 38BD     		pop	{r3, r4, r5, pc}
 1957              	.LVL87:
 1958              	.L127:
 1959              		.align	2
 1960              	.L126:
 1961 0028 90430040 		.word	1073759120
 1962 002c 00000000 		.word	.LANCHOR0
 1963              		.cfi_endproc
 1964              	.LFE6:
 1965              		.size	CyPmReadStatus, .-CyPmReadStatus
 1966              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1967              		.align	2
 1968              		.global	CyPmCtwSetInterval
 1969              		.thumb
 1970              		.thumb_func
 1971              		.type	CyPmCtwSetInterval, %function
 1972              	CyPmCtwSetInterval:
 1973              	.LFB9:
1474:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
 1974              		.loc 1 1474 0
 1975              		.cfi_startproc
 1976              		@ args = 0, pretend = 0, frame = 0
 1977              		@ frame_needed = 0, uses_anonymous_args = 0
 1978              	.LVL88:
 1979 0000 38B5     		push	{r3, r4, r5, lr}
 1980              		.cfi_def_cfa_offset 16
 1981              		.cfi_offset 3, -16
 1982              		.cfi_offset 4, -12
 1983              		.cfi_offset 5, -8
 1984              		.cfi_offset 14, -4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 73


 1985 0002 0546     		mov	r5, r0
1476:Generated_Source\PSoC5/cyPm.c **** 
 1986              		.loc 1 1476 0
 1987 0004 134C     		ldr	r4, .L133
 1988 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1989 0008 03F0F703 		and	r3, r3, #247
 1990 000c 2370     		strb	r3, [r4]
1479:Generated_Source\PSoC5/cyPm.c **** 
 1991              		.loc 1 1479 0
 1992 000e FFF7FEFF 		bl	CyILO_Start1K
 1993              	.LVL89:
1482:Generated_Source\PSoC5/cyPm.c ****     {
 1994              		.loc 1 1482 0
 1995 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1996 0014 13F0040F 		tst	r3, #4
 1997 0018 0FD0     		beq	.L129
1485:Generated_Source\PSoC5/cyPm.c ****         {
 1998              		.loc 1 1485 0
 1999 001a 0F4B     		ldr	r3, .L133+4
 2000 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2001 001e DBB2     		uxtb	r3, r3
 2002 0020 AB42     		cmp	r3, r5
 2003 0022 16D0     		beq	.L128
1488:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 2004              		.loc 1 1488 0
 2005 0024 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 2006 0026 02F0FB02 		and	r2, r2, #251
 2007 002a 2270     		strb	r2, [r4]
1489:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 2008              		.loc 1 1489 0
 2009 002c 0A4A     		ldr	r2, .L133+4
 2010 002e 1570     		strb	r5, [r2]
1490:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2011              		.loc 1 1490 0
 2012 0030 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 2013 0032 42F00402 		orr	r2, r2, #4
 2014 0036 2270     		strb	r2, [r4]
 2015 0038 38BD     		pop	{r3, r4, r5, pc}
 2016              	.L129:
1496:Generated_Source\PSoC5/cyPm.c ****         {
 2017              		.loc 1 1496 0
 2018 003a 074B     		ldr	r3, .L133+4
 2019 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2020 003e DBB2     		uxtb	r3, r3
 2021 0040 9D42     		cmp	r5, r3
 2022 0042 01D0     		beq	.L131
1499:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2023              		.loc 1 1499 0
 2024 0044 044B     		ldr	r3, .L133+4
 2025 0046 1D70     		strb	r5, [r3]
 2026              	.L131:
1503:Generated_Source\PSoC5/cyPm.c ****     }
 2027              		.loc 1 1503 0
 2028 0048 024A     		ldr	r2, .L133
 2029 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2030 004c 43F00403 		orr	r3, r3, #4
 2031 0050 1370     		strb	r3, [r2]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 74


 2032              	.L128:
 2033 0052 38BD     		pop	{r3, r4, r5, pc}
 2034              	.L134:
 2035              		.align	2
 2036              	.L133:
 2037 0054 82430040 		.word	1073759106
 2038 0058 81430040 		.word	1073759105
 2039              		.cfi_endproc
 2040              	.LFE9:
 2041              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 2042              		.section	.text.CyPmOppsSet,"ax",%progbits
 2043              		.align	2
 2044              		.global	CyPmOppsSet
 2045              		.thumb
 2046              		.thumb_func
 2047              		.type	CyPmOppsSet, %function
 2048              	CyPmOppsSet:
 2049              	.LFB10:
1519:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
 2050              		.loc 1 1519 0
 2051              		.cfi_startproc
 2052              		@ args = 0, pretend = 0, frame = 0
 2053              		@ frame_needed = 0, uses_anonymous_args = 0
 2054 0000 08B5     		push	{r3, lr}
 2055              		.cfi_def_cfa_offset 8
 2056              		.cfi_offset 3, -8
 2057              		.cfi_offset 14, -4
1521:Generated_Source\PSoC5/cyPm.c ****     {
 2058              		.loc 1 1521 0
 2059 0002 084B     		ldr	r3, .L138
 2060 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2061 0006 13F0010F 		tst	r3, #1
 2062 000a 01D1     		bne	.L136
1524:Generated_Source\PSoC5/cyPm.c ****     }
 2063              		.loc 1 1524 0
 2064 000c FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 2065              	.LVL90:
 2066              	.L136:
1528:Generated_Source\PSoC5/cyPm.c **** 
 2067              		.loc 1 1528 0
 2068 0010 054B     		ldr	r3, .L138+4
 2069 0012 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2070 0014 02F0DF02 		and	r2, r2, #223
 2071 0018 1A70     		strb	r2, [r3]
1531:Generated_Source\PSoC5/cyPm.c **** }
 2072              		.loc 1 1531 0
 2073 001a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2074 001c 42F01002 		orr	r2, r2, #16
 2075 0020 1A70     		strb	r2, [r3]
 2076 0022 08BD     		pop	{r3, pc}
 2077              	.L139:
 2078              		.align	2
 2079              	.L138:
 2080 0024 08430040 		.word	1073758984
 2081 0028 82430040 		.word	1073759106
 2082              		.cfi_endproc
 2083              	.LFE10:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 75


 2084              		.size	CyPmOppsSet, .-CyPmOppsSet
 2085              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 2086              		.align	2
 2087              		.global	CyPmFtwSetInterval
 2088              		.thumb
 2089              		.thumb_func
 2090              		.type	CyPmFtwSetInterval, %function
 2091              	CyPmFtwSetInterval:
 2092              	.LFB11:
1551:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 2093              		.loc 1 1551 0
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 0, uses_anonymous_args = 0
 2097              	.LVL91:
 2098 0000 38B5     		push	{r3, r4, r5, lr}
 2099              		.cfi_def_cfa_offset 16
 2100              		.cfi_offset 3, -16
 2101              		.cfi_offset 4, -12
 2102              		.cfi_offset 5, -8
 2103              		.cfi_offset 14, -4
 2104 0002 0546     		mov	r5, r0
1553:Generated_Source\PSoC5/cyPm.c **** 
 2105              		.loc 1 1553 0
 2106 0004 134C     		ldr	r4, .L145
 2107 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2108 0008 03F0FD03 		and	r3, r3, #253
 2109 000c 2370     		strb	r3, [r4]
1556:Generated_Source\PSoC5/cyPm.c **** 
 2110              		.loc 1 1556 0
 2111 000e FFF7FEFF 		bl	CyILO_Start100K
 2112              	.LVL92:
1559:Generated_Source\PSoC5/cyPm.c ****     {
 2113              		.loc 1 1559 0
 2114 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2115 0014 13F0010F 		tst	r3, #1
 2116 0018 0FD0     		beq	.L141
1562:Generated_Source\PSoC5/cyPm.c ****         {
 2117              		.loc 1 1562 0
 2118 001a 0F4B     		ldr	r3, .L145+4
 2119 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2120 001e DBB2     		uxtb	r3, r3
 2121 0020 AB42     		cmp	r3, r5
 2122 0022 16D0     		beq	.L140
1565:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 2123              		.loc 1 1565 0
 2124 0024 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 2125 0026 02F0FE02 		and	r2, r2, #254
 2126 002a 2270     		strb	r2, [r4]
1566:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2127              		.loc 1 1566 0
 2128 002c 0A4A     		ldr	r2, .L145+4
 2129 002e 1570     		strb	r5, [r2]
1567:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2130              		.loc 1 1567 0
 2131 0030 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 2132 0032 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 76


 2133 0036 2270     		strb	r2, [r4]
 2134 0038 38BD     		pop	{r3, r4, r5, pc}
 2135              	.L141:
1573:Generated_Source\PSoC5/cyPm.c ****         {
 2136              		.loc 1 1573 0
 2137 003a 074B     		ldr	r3, .L145+4
 2138 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2139 003e DBB2     		uxtb	r3, r3
 2140 0040 9D42     		cmp	r5, r3
 2141 0042 01D0     		beq	.L143
1576:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2142              		.loc 1 1576 0
 2143 0044 044B     		ldr	r3, .L145+4
 2144 0046 1D70     		strb	r5, [r3]
 2145              	.L143:
1580:Generated_Source\PSoC5/cyPm.c ****     }
 2146              		.loc 1 1580 0
 2147 0048 024A     		ldr	r2, .L145
 2148 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2149 004c 43F00103 		orr	r3, r3, #1
 2150 0050 1370     		strb	r3, [r2]
 2151              	.L140:
 2152 0052 38BD     		pop	{r3, r4, r5, pc}
 2153              	.L146:
 2154              		.align	2
 2155              	.L145:
 2156 0054 82430040 		.word	1073759106
 2157 0058 80430040 		.word	1073759104
 2158              		.cfi_endproc
 2159              	.LFE11:
 2160              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2161              		.section	.rodata
 2162              		.align	2
 2163              		.set	.LANCHOR1,. + 0
 2164              		.type	cyPmImoFreqReg2Mhz, %object
 2165              		.size	cyPmImoFreqReg2Mhz, 7
 2166              	cyPmImoFreqReg2Mhz:
 2167 0000 0C       		.byte	12
 2168 0001 06       		.byte	6
 2169 0002 18       		.byte	24
 2170 0003 03       		.byte	3
 2171 0004 30       		.byte	48
 2172 0005 3E       		.byte	62
 2173 0006 4A       		.byte	74
 2174 0007 00       		.space	1
 2175              	.LC0:
 2176 0008 02       		.byte	2
 2177 0009 01       		.byte	1
 2178 000a 03       		.byte	3
 2179 000b 00       		.byte	0
 2180 000c 04       		.byte	4
 2181 000d 05       		.byte	5
 2182 000e 06       		.byte	6
 2183              		.bss
 2184              		.align	2
 2185              		.set	.LANCHOR0,. + 0
 2186              		.type	cyPmBackup, %object
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 77


 2187              		.size	cyPmBackup, 48
 2188              	cyPmBackup:
 2189 0000 00000000 		.space	48
 2189      00000000 
 2189      00000000 
 2189      00000000 
 2189      00000000 
 2190              		.type	cyPmClockBackup, %object
 2191              		.size	cyPmClockBackup, 18
 2192              	cyPmClockBackup:
 2193 0030 00000000 		.space	18
 2193      00000000 
 2193      00000000 
 2193      00000000 
 2193      0000
 2194              		.type	interruptStatus.4985, %object
 2195              		.size	interruptStatus.4985, 1
 2196              	interruptStatus.4985:
 2197 0042 00       		.space	1
 2198              		.text
 2199              	.Letext0:
 2200              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2201              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2202              		.file 4 "Generated_Source\\PSoC5\\CyLib.h"
 2203              		.file 5 "Generated_Source\\PSoC5\\CyFlash.h"
 2204              		.section	.debug_info,"",%progbits
 2205              	.Ldebug_info0:
 2206 0000 260A0000 		.4byte	0xa26
 2207 0004 0400     		.2byte	0x4
 2208 0006 00000000 		.4byte	.Ldebug_abbrev0
 2209 000a 04       		.byte	0x4
 2210 000b 01       		.uleb128 0x1
 2211 000c C7040000 		.4byte	.LASF117
 2212 0010 0C       		.byte	0xc
 2213 0011 F6020000 		.4byte	.LASF118
 2214 0015 2D060000 		.4byte	.LASF119
 2215 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2216 001d 00000000 		.4byte	0
 2217 0021 00000000 		.4byte	.Ldebug_line0
 2218 0025 02       		.uleb128 0x2
 2219 0026 01       		.byte	0x1
 2220 0027 06       		.byte	0x6
 2221 0028 3F010000 		.4byte	.LASF0
 2222 002c 02       		.uleb128 0x2
 2223 002d 01       		.byte	0x1
 2224 002e 08       		.byte	0x8
 2225 002f 72040000 		.4byte	.LASF1
 2226 0033 02       		.uleb128 0x2
 2227 0034 02       		.byte	0x2
 2228 0035 05       		.byte	0x5
 2229 0036 AB040000 		.4byte	.LASF2
 2230 003a 02       		.uleb128 0x2
 2231 003b 02       		.byte	0x2
 2232 003c 07       		.byte	0x7
 2233 003d AD020000 		.4byte	.LASF3
 2234 0041 02       		.uleb128 0x2
 2235 0042 04       		.byte	0x4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 78


 2236 0043 05       		.byte	0x5
 2237 0044 78010000 		.4byte	.LASF4
 2238 0048 02       		.uleb128 0x2
 2239 0049 04       		.byte	0x4
 2240 004a 07       		.byte	0x7
 2241 004b 1E020000 		.4byte	.LASF5
 2242 004f 02       		.uleb128 0x2
 2243 0050 08       		.byte	0x8
 2244 0051 05       		.byte	0x5
 2245 0052 31010000 		.4byte	.LASF6
 2246 0056 02       		.uleb128 0x2
 2247 0057 08       		.byte	0x8
 2248 0058 07       		.byte	0x7
 2249 0059 AE000000 		.4byte	.LASF7
 2250 005d 03       		.uleb128 0x3
 2251 005e 04       		.byte	0x4
 2252 005f 05       		.byte	0x5
 2253 0060 696E7400 		.ascii	"int\000"
 2254 0064 02       		.uleb128 0x2
 2255 0065 04       		.byte	0x4
 2256 0066 07       		.byte	0x7
 2257 0067 F0010000 		.4byte	.LASF8
 2258 006b 04       		.uleb128 0x4
 2259 006c 93010000 		.4byte	.LASF9
 2260 0070 02       		.byte	0x2
 2261 0071 E401     		.2byte	0x1e4
 2262 0073 2C000000 		.4byte	0x2c
 2263 0077 04       		.uleb128 0x4
 2264 0078 14000000 		.4byte	.LASF10
 2265 007c 02       		.byte	0x2
 2266 007d E501     		.2byte	0x1e5
 2267 007f 3A000000 		.4byte	0x3a
 2268 0083 04       		.uleb128 0x4
 2269 0084 BA010000 		.4byte	.LASF11
 2270 0088 02       		.byte	0x2
 2271 0089 E601     		.2byte	0x1e6
 2272 008b 48000000 		.4byte	0x48
 2273 008f 02       		.uleb128 0x2
 2274 0090 04       		.byte	0x4
 2275 0091 04       		.byte	0x4
 2276 0092 13040000 		.4byte	.LASF12
 2277 0096 02       		.uleb128 0x2
 2278 0097 08       		.byte	0x8
 2279 0098 04       		.byte	0x4
 2280 0099 B3010000 		.4byte	.LASF13
 2281 009d 02       		.uleb128 0x2
 2282 009e 01       		.byte	0x1
 2283 009f 08       		.byte	0x8
 2284 00a0 63050000 		.4byte	.LASF14
 2285 00a4 04       		.uleb128 0x4
 2286 00a5 EF060000 		.4byte	.LASF15
 2287 00a9 02       		.byte	0x2
 2288 00aa 8602     		.2byte	0x286
 2289 00ac 48000000 		.4byte	0x48
 2290 00b0 04       		.uleb128 0x4
 2291 00b1 5A040000 		.4byte	.LASF16
 2292 00b5 02       		.byte	0x2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 79


 2293 00b6 8E02     		.2byte	0x28e
 2294 00b8 BC000000 		.4byte	0xbc
 2295 00bc 05       		.uleb128 0x5
 2296 00bd 6B000000 		.4byte	0x6b
 2297 00c1 02       		.uleb128 0x2
 2298 00c2 08       		.byte	0x8
 2299 00c3 04       		.byte	0x4
 2300 00c4 99030000 		.4byte	.LASF17
 2301 00c8 02       		.uleb128 0x2
 2302 00c9 04       		.byte	0x4
 2303 00ca 07       		.byte	0x7
 2304 00cb 80030000 		.4byte	.LASF18
 2305 00cf 06       		.uleb128 0x6
 2306 00d0 37020000 		.4byte	.LASF35
 2307 00d4 12       		.byte	0x12
 2308 00d5 03       		.byte	0x3
 2309 00d6 F8       		.byte	0xf8
 2310 00d7 9A010000 		.4byte	0x19a
 2311 00db 07       		.uleb128 0x7
 2312 00dc B8030000 		.4byte	.LASF19
 2313 00e0 03       		.byte	0x3
 2314 00e1 FB       		.byte	0xfb
 2315 00e2 6B000000 		.4byte	0x6b
 2316 00e6 00       		.byte	0
 2317 00e7 07       		.uleb128 0x7
 2318 00e8 BF030000 		.4byte	.LASF20
 2319 00ec 03       		.byte	0x3
 2320 00ed FC       		.byte	0xfc
 2321 00ee 6B000000 		.4byte	0x6b
 2322 00f2 01       		.byte	0x1
 2323 00f3 07       		.uleb128 0x7
 2324 00f4 5D000000 		.4byte	.LASF21
 2325 00f8 03       		.byte	0x3
 2326 00f9 FD       		.byte	0xfd
 2327 00fa 6B000000 		.4byte	0x6b
 2328 00fe 02       		.byte	0x2
 2329 00ff 07       		.uleb128 0x7
 2330 0100 16020000 		.4byte	.LASF22
 2331 0104 03       		.byte	0x3
 2332 0105 FE       		.byte	0xfe
 2333 0106 6B000000 		.4byte	0x6b
 2334 010a 03       		.byte	0x3
 2335 010b 07       		.uleb128 0x7
 2336 010c EE000000 		.4byte	.LASF23
 2337 0110 03       		.byte	0x3
 2338 0111 FF       		.byte	0xff
 2339 0112 6B000000 		.4byte	0x6b
 2340 0116 04       		.byte	0x4
 2341 0117 08       		.uleb128 0x8
 2342 0118 F8060000 		.4byte	.LASF24
 2343 011c 03       		.byte	0x3
 2344 011d 0001     		.2byte	0x100
 2345 011f 6B000000 		.4byte	0x6b
 2346 0123 05       		.byte	0x5
 2347 0124 08       		.uleb128 0x8
 2348 0125 43070000 		.4byte	.LASF25
 2349 0129 03       		.byte	0x3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 80


 2350 012a 0101     		.2byte	0x101
 2351 012c 6B000000 		.4byte	0x6b
 2352 0130 06       		.byte	0x6
 2353 0131 08       		.uleb128 0x8
 2354 0132 09040000 		.4byte	.LASF26
 2355 0136 03       		.byte	0x3
 2356 0137 0201     		.2byte	0x102
 2357 0139 6B000000 		.4byte	0x6b
 2358 013d 07       		.byte	0x7
 2359 013e 08       		.uleb128 0x8
 2360 013f 4E030000 		.4byte	.LASF27
 2361 0143 03       		.byte	0x3
 2362 0144 0301     		.2byte	0x103
 2363 0146 6B000000 		.4byte	0x6b
 2364 014a 08       		.byte	0x8
 2365 014b 08       		.uleb128 0x8
 2366 014c 72010000 		.4byte	.LASF28
 2367 0150 03       		.byte	0x3
 2368 0151 0401     		.2byte	0x104
 2369 0153 6B000000 		.4byte	0x6b
 2370 0157 09       		.byte	0x9
 2371 0158 08       		.uleb128 0x8
 2372 0159 91000000 		.4byte	.LASF29
 2373 015d 03       		.byte	0x3
 2374 015e 0501     		.2byte	0x105
 2375 0160 6B000000 		.4byte	0x6b
 2376 0164 0A       		.byte	0xa
 2377 0165 08       		.uleb128 0x8
 2378 0166 4B010000 		.4byte	.LASF30
 2379 016a 03       		.byte	0x3
 2380 016b 0601     		.2byte	0x106
 2381 016d 77000000 		.4byte	0x77
 2382 0171 0C       		.byte	0xc
 2383 0172 08       		.uleb128 0x8
 2384 0173 90040000 		.4byte	.LASF31
 2385 0177 03       		.byte	0x3
 2386 0178 0701     		.2byte	0x107
 2387 017a 6B000000 		.4byte	0x6b
 2388 017e 0E       		.byte	0xe
 2389 017f 08       		.uleb128 0x8
 2390 0180 C1010000 		.4byte	.LASF32
 2391 0184 03       		.byte	0x3
 2392 0185 0801     		.2byte	0x108
 2393 0187 6B000000 		.4byte	0x6b
 2394 018b 0F       		.byte	0xf
 2395 018c 08       		.uleb128 0x8
 2396 018d 06060000 		.4byte	.LASF33
 2397 0191 03       		.byte	0x3
 2398 0192 0901     		.2byte	0x109
 2399 0194 6B000000 		.4byte	0x6b
 2400 0198 10       		.byte	0x10
 2401 0199 00       		.byte	0
 2402 019a 04       		.uleb128 0x4
 2403 019b 93020000 		.4byte	.LASF34
 2404 019f 03       		.byte	0x3
 2405 01a0 0B01     		.2byte	0x10b
 2406 01a2 CF000000 		.4byte	0xcf
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 81


 2407 01a6 09       		.uleb128 0x9
 2408 01a7 64020000 		.4byte	.LASF36
 2409 01ab 30       		.byte	0x30
 2410 01ac 03       		.byte	0x3
 2411 01ad 0E01     		.2byte	0x10e
 2412 01af C5020000 		.4byte	0x2c5
 2413 01b3 08       		.uleb128 0x8
 2414 01b4 24010000 		.4byte	.LASF37
 2415 01b8 03       		.byte	0x3
 2416 01b9 1001     		.2byte	0x110
 2417 01bb 6B000000 		.4byte	0x6b
 2418 01bf 00       		.byte	0
 2419 01c0 08       		.uleb128 0x8
 2420 01c1 9F040000 		.4byte	.LASF38
 2421 01c5 03       		.byte	0x3
 2422 01c6 1101     		.2byte	0x111
 2423 01c8 6B000000 		.4byte	0x6b
 2424 01cc 01       		.byte	0x1
 2425 01cd 08       		.uleb128 0x8
 2426 01ce 55050000 		.4byte	.LASF39
 2427 01d2 03       		.byte	0x3
 2428 01d3 1201     		.2byte	0x112
 2429 01d5 6B000000 		.4byte	0x6b
 2430 01d9 02       		.byte	0x2
 2431 01da 08       		.uleb128 0x8
 2432 01db 74030000 		.4byte	.LASF40
 2433 01df 03       		.byte	0x3
 2434 01e0 1401     		.2byte	0x114
 2435 01e2 6B000000 		.4byte	0x6b
 2436 01e6 03       		.byte	0x3
 2437 01e7 08       		.uleb128 0x8
 2438 01e8 14030000 		.4byte	.LASF41
 2439 01ec 03       		.byte	0x3
 2440 01ed 1E01     		.2byte	0x11e
 2441 01ef 6B000000 		.4byte	0x6b
 2442 01f3 04       		.byte	0x4
 2443 01f4 08       		.uleb128 0x8
 2444 01f5 1F030000 		.4byte	.LASF42
 2445 01f9 03       		.byte	0x3
 2446 01fa 1F01     		.2byte	0x11f
 2447 01fc 6B000000 		.4byte	0x6b
 2448 0200 05       		.byte	0x5
 2449 0201 08       		.uleb128 0x8
 2450 0202 2A030000 		.4byte	.LASF43
 2451 0206 03       		.byte	0x3
 2452 0207 2001     		.2byte	0x120
 2453 0209 6B000000 		.4byte	0x6b
 2454 020d 06       		.byte	0x6
 2455 020e 08       		.uleb128 0x8
 2456 020f 39000000 		.4byte	.LASF44
 2457 0213 03       		.byte	0x3
 2458 0214 2201     		.2byte	0x122
 2459 0216 6B000000 		.4byte	0x6b
 2460 021a 07       		.byte	0x7
 2461 021b 08       		.uleb128 0x8
 2462 021c 45000000 		.4byte	.LASF45
 2463 0220 03       		.byte	0x3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 82


 2464 0221 2301     		.2byte	0x123
 2465 0223 6B000000 		.4byte	0x6b
 2466 0227 08       		.byte	0x8
 2467 0228 08       		.uleb128 0x8
 2468 0229 51000000 		.4byte	.LASF46
 2469 022d 03       		.byte	0x3
 2470 022e 2701     		.2byte	0x127
 2471 0230 6B000000 		.4byte	0x6b
 2472 0234 09       		.byte	0x9
 2473 0235 08       		.uleb128 0x8
 2474 0236 FD010000 		.4byte	.LASF47
 2475 023a 03       		.byte	0x3
 2476 023b 2B01     		.2byte	0x12b
 2477 023d C5020000 		.4byte	0x2c5
 2478 0241 0A       		.byte	0xa
 2479 0242 08       		.uleb128 0x8
 2480 0243 30020000 		.4byte	.LASF48
 2481 0247 03       		.byte	0x3
 2482 0248 2E01     		.2byte	0x12e
 2483 024a 6B000000 		.4byte	0x6b
 2484 024e 26       		.byte	0x26
 2485 024f 08       		.uleb128 0x8
 2486 0250 3A070000 		.4byte	.LASF49
 2487 0254 03       		.byte	0x3
 2488 0255 2F01     		.2byte	0x12f
 2489 0257 6B000000 		.4byte	0x6b
 2490 025b 27       		.byte	0x27
 2491 025c 08       		.uleb128 0x8
 2492 025d 99060000 		.4byte	.LASF50
 2493 0261 03       		.byte	0x3
 2494 0262 3001     		.2byte	0x130
 2495 0264 6B000000 		.4byte	0x6b
 2496 0268 28       		.byte	0x28
 2497 0269 08       		.uleb128 0x8
 2498 026a E5000000 		.4byte	.LASF51
 2499 026e 03       		.byte	0x3
 2500 026f 3101     		.2byte	0x131
 2501 0271 6B000000 		.4byte	0x6b
 2502 0275 29       		.byte	0x29
 2503 0276 08       		.uleb128 0x8
 2504 0277 0B010000 		.4byte	.LASF52
 2505 027b 03       		.byte	0x3
 2506 027c 3201     		.2byte	0x132
 2507 027e 6B000000 		.4byte	0x6b
 2508 0282 2A       		.byte	0x2a
 2509 0283 08       		.uleb128 0x8
 2510 0284 39040000 		.4byte	.LASF53
 2511 0288 03       		.byte	0x3
 2512 0289 3301     		.2byte	0x133
 2513 028b 6B000000 		.4byte	0x6b
 2514 028f 2B       		.byte	0x2b
 2515 0290 08       		.uleb128 0x8
 2516 0291 08070000 		.4byte	.LASF54
 2517 0295 03       		.byte	0x3
 2518 0296 3401     		.2byte	0x134
 2519 0298 6B000000 		.4byte	0x6b
 2520 029c 2C       		.byte	0x2c
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 83


 2521 029d 08       		.uleb128 0x8
 2522 029e E5010000 		.4byte	.LASF55
 2523 02a2 03       		.byte	0x3
 2524 02a3 3601     		.2byte	0x136
 2525 02a5 6B000000 		.4byte	0x6b
 2526 02a9 2D       		.byte	0x2d
 2527 02aa 08       		.uleb128 0x8
 2528 02ab 90050000 		.4byte	.LASF56
 2529 02af 03       		.byte	0x3
 2530 02b0 3701     		.2byte	0x137
 2531 02b2 6B000000 		.4byte	0x6b
 2532 02b6 2E       		.byte	0x2e
 2533 02b7 08       		.uleb128 0x8
 2534 02b8 42030000 		.4byte	.LASF57
 2535 02bc 03       		.byte	0x3
 2536 02bd 3901     		.2byte	0x139
 2537 02bf 6B000000 		.4byte	0x6b
 2538 02c3 2F       		.byte	0x2f
 2539 02c4 00       		.byte	0
 2540 02c5 0A       		.uleb128 0xa
 2541 02c6 6B000000 		.4byte	0x6b
 2542 02ca D5020000 		.4byte	0x2d5
 2543 02ce 0B       		.uleb128 0xb
 2544 02cf C8000000 		.4byte	0xc8
 2545 02d3 1B       		.byte	0x1b
 2546 02d4 00       		.byte	0
 2547 02d5 04       		.uleb128 0x4
 2548 02d6 6A000000 		.4byte	.LASF58
 2549 02da 03       		.byte	0x3
 2550 02db 3B01     		.2byte	0x13b
 2551 02dd A6010000 		.4byte	0x1a6
 2552 02e1 0C       		.uleb128 0xc
 2553 02e2 B5040000 		.4byte	.LASF59
 2554 02e6 01       		.byte	0x1
 2555 02e7 4006     		.2byte	0x640
 2556 02e9 00000000 		.4byte	.LFB12
 2557 02ed DC010000 		.4byte	.LFE12-.LFB12
 2558 02f1 01       		.uleb128 0x1
 2559 02f2 9C       		.byte	0x9c
 2560 02f3 0C       		.uleb128 0xc
 2561 02f4 27000000 		.4byte	.LASF60
 2562 02f8 01       		.byte	0x1
 2563 02f9 BC06     		.2byte	0x6bc
 2564 02fb 00000000 		.4byte	.LFB13
 2565 02ff D8000000 		.4byte	.LFE13-.LFB13
 2566 0303 01       		.uleb128 0x1
 2567 0304 9C       		.byte	0x9c
 2568 0305 0D       		.uleb128 0xd
 2569 0306 C5000000 		.4byte	.LASF61
 2570 030a 01       		.byte	0x1
 2571 030b 0207     		.2byte	0x702
 2572 030d 00000000 		.4byte	.LFB14
 2573 0311 A0000000 		.4byte	.LFE14-.LFB14
 2574 0315 01       		.uleb128 0x1
 2575 0316 9C       		.byte	0x9c
 2576 0317 37030000 		.4byte	0x337
 2577 031b 0E       		.uleb128 0xe
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 84


 2578 031c 30000000 		.4byte	.LVL0
 2579 0320 EA080000 		.4byte	0x8ea
 2580 0324 0E       		.uleb128 0xe
 2581 0325 64000000 		.4byte	.LVL1
 2582 0329 F5080000 		.4byte	0x8f5
 2583 032d 0E       		.uleb128 0xe
 2584 032e 84000000 		.4byte	.LVL2
 2585 0332 00090000 		.4byte	0x900
 2586 0336 00       		.byte	0
 2587 0337 0D       		.uleb128 0xd
 2588 0338 C2060000 		.4byte	.LASF62
 2589 033c 01       		.byte	0x1
 2590 033d 2A05     		.2byte	0x52a
 2591 033f 00000000 		.4byte	.LFB7
 2592 0343 98000000 		.4byte	.LFE7-.LFB7
 2593 0347 01       		.uleb128 0x1
 2594 0348 9C       		.byte	0x9c
 2595 0349 73030000 		.4byte	0x373
 2596 034d 0F       		.uleb128 0xf
 2597 034e 1C000000 		.4byte	.LVL3
 2598 0352 0B090000 		.4byte	0x90b
 2599 0356 60030000 		.4byte	0x360
 2600 035a 10       		.uleb128 0x10
 2601 035b 01       		.uleb128 0x1
 2602 035c 50       		.byte	0x50
 2603 035d 01       		.uleb128 0x1
 2604 035e 31       		.byte	0x31
 2605 035f 00       		.byte	0
 2606 0360 0E       		.uleb128 0xe
 2607 0361 58000000 		.4byte	.LVL4
 2608 0365 05030000 		.4byte	0x305
 2609 0369 0E       		.uleb128 0xe
 2610 036a 5C000000 		.4byte	.LVL5
 2611 036e E1020000 		.4byte	0x2e1
 2612 0372 00       		.byte	0
 2613 0373 0D       		.uleb128 0xd
 2614 0374 81010000 		.4byte	.LASF63
 2615 0378 01       		.byte	0x1
 2616 0379 3A07     		.2byte	0x73a
 2617 037b 00000000 		.4byte	.LFB15
 2618 037f 48000000 		.4byte	.LFE15-.LFB15
 2619 0383 01       		.uleb128 0x1
 2620 0384 9C       		.byte	0x9c
 2621 0385 A5030000 		.4byte	0x3a5
 2622 0389 0E       		.uleb128 0xe
 2623 038a 1A000000 		.4byte	.LVL6
 2624 038e 16090000 		.4byte	0x916
 2625 0392 0E       		.uleb128 0xe
 2626 0393 32000000 		.4byte	.LVL7
 2627 0397 21090000 		.4byte	0x921
 2628 039b 0E       		.uleb128 0xe
 2629 039c 40000000 		.4byte	.LVL8
 2630 03a0 2C090000 		.4byte	0x92c
 2631 03a4 00       		.byte	0
 2632 03a5 0D       		.uleb128 0xd
 2633 03a6 D1010000 		.4byte	.LASF64
 2634 03aa 01       		.byte	0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 85


 2635 03ab 8505     		.2byte	0x585
 2636 03ad 00000000 		.4byte	.LFB8
 2637 03b1 60000000 		.4byte	.LFE8-.LFB8
 2638 03b5 01       		.uleb128 0x1
 2639 03b6 9C       		.byte	0x9c
 2640 03b7 E9030000 		.4byte	0x3e9
 2641 03bb 0E       		.uleb128 0xe
 2642 03bc 06000000 		.4byte	.LVL9
 2643 03c0 73030000 		.4byte	0x373
 2644 03c4 0E       		.uleb128 0xe
 2645 03c5 0A000000 		.4byte	.LVL10
 2646 03c9 F3020000 		.4byte	0x2f3
 2647 03cd 0E       		.uleb128 0xe
 2648 03ce 16000000 		.4byte	.LVL11
 2649 03d2 37090000 		.4byte	0x937
 2650 03d6 0E       		.uleb128 0xe
 2651 03d7 22000000 		.4byte	.LVL12
 2652 03db 42090000 		.4byte	0x942
 2653 03df 0E       		.uleb128 0xe
 2654 03e0 2A000000 		.4byte	.LVL13
 2655 03e4 0B090000 		.4byte	0x90b
 2656 03e8 00       		.byte	0
 2657 03e9 11       		.uleb128 0x11
 2658 03ea 58030000 		.4byte	.LASF65
 2659 03ee 01       		.byte	0x1
 2660 03ef 49       		.byte	0x49
 2661 03f0 00000000 		.4byte	.LFB0
 2662 03f4 18020000 		.4byte	.LFE0-.LFB0
 2663 03f8 01       		.uleb128 0x1
 2664 03f9 9C       		.byte	0x9c
 2665 03fa 08050000 		.4byte	0x508
 2666 03fe 0F       		.uleb128 0xf
 2667 03ff 3A000000 		.4byte	.LVL14
 2668 0403 4D090000 		.4byte	0x94d
 2669 0407 12040000 		.4byte	0x412
 2670 040b 10       		.uleb128 0x10
 2671 040c 01       		.uleb128 0x1
 2672 040d 50       		.byte	0x50
 2673 040e 02       		.uleb128 0x2
 2674 040f 08       		.byte	0x8
 2675 0410 37       		.byte	0x37
 2676 0411 00       		.byte	0
 2677 0412 0F       		.uleb128 0xf
 2678 0413 96000000 		.4byte	.LVL15
 2679 0417 58090000 		.4byte	0x958
 2680 041b 25040000 		.4byte	0x425
 2681 041f 10       		.uleb128 0x10
 2682 0420 01       		.uleb128 0x1
 2683 0421 50       		.byte	0x50
 2684 0422 01       		.uleb128 0x1
 2685 0423 30       		.byte	0x30
 2686 0424 00       		.byte	0
 2687 0425 0F       		.uleb128 0xf
 2688 0426 9E000000 		.4byte	.LVL16
 2689 042a 58090000 		.4byte	0x958
 2690 042e 38040000 		.4byte	0x438
 2691 0432 10       		.uleb128 0x10
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 86


 2692 0433 01       		.uleb128 0x1
 2693 0434 50       		.byte	0x50
 2694 0435 01       		.uleb128 0x1
 2695 0436 32       		.byte	0x32
 2696 0437 00       		.byte	0
 2697 0438 0F       		.uleb128 0xf
 2698 0439 A6000000 		.4byte	.LVL17
 2699 043d 58090000 		.4byte	0x958
 2700 0441 4B040000 		.4byte	0x44b
 2701 0445 10       		.uleb128 0x10
 2702 0446 01       		.uleb128 0x1
 2703 0447 50       		.byte	0x50
 2704 0448 01       		.uleb128 0x1
 2705 0449 33       		.byte	0x33
 2706 044a 00       		.byte	0
 2707 044b 0F       		.uleb128 0xf
 2708 044c AE000000 		.4byte	.LVL18
 2709 0450 63090000 		.4byte	0x963
 2710 0454 5E040000 		.4byte	0x45e
 2711 0458 10       		.uleb128 0x10
 2712 0459 01       		.uleb128 0x1
 2713 045a 50       		.byte	0x50
 2714 045b 01       		.uleb128 0x1
 2715 045c 30       		.byte	0x30
 2716 045d 00       		.byte	0
 2717 045e 0E       		.uleb128 0xe
 2718 045f C4000000 		.4byte	.LVL19
 2719 0463 6E090000 		.4byte	0x96e
 2720 0467 0F       		.uleb128 0xf
 2721 0468 D4000000 		.4byte	.LVL20
 2722 046c 79090000 		.4byte	0x979
 2723 0470 7A040000 		.4byte	0x47a
 2724 0474 10       		.uleb128 0x10
 2725 0475 01       		.uleb128 0x1
 2726 0476 50       		.byte	0x50
 2727 0477 01       		.uleb128 0x1
 2728 0478 34       		.byte	0x34
 2729 0479 00       		.byte	0
 2730 047a 0F       		.uleb128 0xf
 2731 047b F4000000 		.4byte	.LVL21
 2732 047f 84090000 		.4byte	0x984
 2733 0483 8D040000 		.4byte	0x48d
 2734 0487 10       		.uleb128 0x10
 2735 0488 01       		.uleb128 0x1
 2736 0489 50       		.byte	0x50
 2737 048a 01       		.uleb128 0x1
 2738 048b 30       		.byte	0x30
 2739 048c 00       		.byte	0
 2740 048d 0F       		.uleb128 0xf
 2741 048e FA000000 		.4byte	.LVL22
 2742 0492 8F090000 		.4byte	0x98f
 2743 0496 A0040000 		.4byte	0x4a0
 2744 049a 10       		.uleb128 0x10
 2745 049b 01       		.uleb128 0x1
 2746 049c 50       		.byte	0x50
 2747 049d 01       		.uleb128 0x1
 2748 049e 36       		.byte	0x36
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 87


 2749 049f 00       		.byte	0
 2750 04a0 0F       		.uleb128 0xf
 2751 04a1 22010000 		.4byte	.LVL23
 2752 04a5 9A090000 		.4byte	0x99a
 2753 04a9 B3040000 		.4byte	0x4b3
 2754 04ad 10       		.uleb128 0x10
 2755 04ae 01       		.uleb128 0x1
 2756 04af 50       		.byte	0x50
 2757 04b0 01       		.uleb128 0x1
 2758 04b1 30       		.byte	0x30
 2759 04b2 00       		.byte	0
 2760 04b3 0E       		.uleb128 0xe
 2761 04b4 58010000 		.4byte	.LVL24
 2762 04b8 A5090000 		.4byte	0x9a5
 2763 04bc 0F       		.uleb128 0xf
 2764 04bd 6C010000 		.4byte	.LVL25
 2765 04c1 B0090000 		.4byte	0x9b0
 2766 04c5 CF040000 		.4byte	0x4cf
 2767 04c9 10       		.uleb128 0x10
 2768 04ca 01       		.uleb128 0x1
 2769 04cb 50       		.byte	0x50
 2770 04cc 01       		.uleb128 0x1
 2771 04cd 30       		.byte	0x30
 2772 04ce 00       		.byte	0
 2773 04cf 0F       		.uleb128 0xf
 2774 04d0 7A010000 		.4byte	.LVL26
 2775 04d4 58090000 		.4byte	0x958
 2776 04d8 E2040000 		.4byte	0x4e2
 2777 04dc 10       		.uleb128 0x10
 2778 04dd 01       		.uleb128 0x1
 2779 04de 50       		.byte	0x50
 2780 04df 01       		.uleb128 0x1
 2781 04e0 30       		.byte	0x30
 2782 04e1 00       		.byte	0
 2783 04e2 0F       		.uleb128 0xf
 2784 04e3 94010000 		.4byte	.LVL27
 2785 04e7 BB090000 		.4byte	0x9bb
 2786 04eb F5040000 		.4byte	0x4f5
 2787 04ef 10       		.uleb128 0x10
 2788 04f0 01       		.uleb128 0x1
 2789 04f1 50       		.byte	0x50
 2790 04f2 01       		.uleb128 0x1
 2791 04f3 30       		.byte	0x30
 2792 04f4 00       		.byte	0
 2793 04f5 0E       		.uleb128 0xe
 2794 04f6 A4010000 		.4byte	.LVL28
 2795 04fa 4D090000 		.4byte	0x94d
 2796 04fe 0E       		.uleb128 0xe
 2797 04ff BA010000 		.4byte	.LVL29
 2798 0503 C6090000 		.4byte	0x9c6
 2799 0507 00       		.byte	0
 2800 0508 12       		.uleb128 0x12
 2801 0509 9C000000 		.4byte	.LASF66
 2802 050d 01       		.byte	0x1
 2803 050e 0C01     		.2byte	0x10c
 2804 0510 00000000 		.4byte	.LFB1
 2805 0514 4C020000 		.4byte	.LFE1-.LFB1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 88


 2806 0518 01       		.uleb128 0x1
 2807 0519 9C       		.byte	0x9c
 2808 051a 43060000 		.4byte	0x643
 2809 051e 13       		.uleb128 0x13
 2810 051f 26060000 		.4byte	.LASF67
 2811 0523 01       		.byte	0x1
 2812 0524 0E01     		.2byte	0x10e
 2813 0526 A4000000 		.4byte	0xa4
 2814 052a 10       		.byte	0x10
 2815 052b 14       		.uleb128 0x14
 2816 052c 6900     		.ascii	"i\000"
 2817 052e 01       		.byte	0x1
 2818 052f 0F01     		.2byte	0x10f
 2819 0531 77000000 		.4byte	0x77
 2820 0535 00000000 		.4byte	.LLST0
 2821 0539 15       		.uleb128 0x15
 2822 053a 35030000 		.4byte	.LASF68
 2823 053e 01       		.byte	0x1
 2824 053f 1001     		.2byte	0x110
 2825 0541 77000000 		.4byte	0x77
 2826 0545 4D000000 		.4byte	.LLST1
 2827 0549 16       		.uleb128 0x16
 2828 054a A5030000 		.4byte	.LASF69
 2829 054e 01       		.byte	0x1
 2830 054f 1401     		.2byte	0x114
 2831 0551 58060000 		.4byte	0x658
 2832 0555 02       		.uleb128 0x2
 2833 0556 91       		.byte	0x91
 2834 0557 70       		.sleb128 -16
 2835 0558 0E       		.uleb128 0xe
 2836 0559 3A000000 		.4byte	.LVL31
 2837 055d D1090000 		.4byte	0x9d1
 2838 0561 0F       		.uleb128 0xf
 2839 0562 54000000 		.4byte	.LVL32
 2840 0566 DC090000 		.4byte	0x9dc
 2841 056a 74050000 		.4byte	0x574
 2842 056e 10       		.uleb128 0x10
 2843 056f 01       		.uleb128 0x1
 2844 0570 50       		.byte	0x50
 2845 0571 01       		.uleb128 0x1
 2846 0572 30       		.byte	0x30
 2847 0573 00       		.byte	0
 2848 0574 0E       		.uleb128 0xe
 2849 0575 72000000 		.4byte	.LVL35
 2850 0579 D1090000 		.4byte	0x9d1
 2851 057d 0F       		.uleb128 0xf
 2852 057e 8A000000 		.4byte	.LVL39
 2853 0582 4D090000 		.4byte	0x94d
 2854 0586 91050000 		.4byte	0x591
 2855 058a 10       		.uleb128 0x10
 2856 058b 01       		.uleb128 0x1
 2857 058c 50       		.byte	0x50
 2858 058d 02       		.uleb128 0x2
 2859 058e 08       		.byte	0x8
 2860 058f 37       		.byte	0x37
 2861 0590 00       		.byte	0
 2862 0591 0E       		.uleb128 0xe
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 89


 2863 0592 AC000000 		.4byte	.LVL40
 2864 0596 B0090000 		.4byte	0x9b0
 2865 059a 0E       		.uleb128 0xe
 2866 059b B6000000 		.4byte	.LVL41
 2867 059f 58090000 		.4byte	0x958
 2868 05a3 0F       		.uleb128 0xf
 2869 05a4 DA000000 		.4byte	.LVL42
 2870 05a8 79090000 		.4byte	0x979
 2871 05ac B6050000 		.4byte	0x5b6
 2872 05b0 10       		.uleb128 0x10
 2873 05b1 01       		.uleb128 0x1
 2874 05b2 50       		.byte	0x50
 2875 05b3 01       		.uleb128 0x1
 2876 05b4 38       		.byte	0x38
 2877 05b5 00       		.byte	0
 2878 05b6 0E       		.uleb128 0xe
 2879 05b7 EE000000 		.4byte	.LVL43
 2880 05bb 79090000 		.4byte	0x979
 2881 05bf 0F       		.uleb128 0xf
 2882 05c0 28010000 		.4byte	.LVL44
 2883 05c4 84090000 		.4byte	0x984
 2884 05c8 D2050000 		.4byte	0x5d2
 2885 05cc 10       		.uleb128 0x10
 2886 05cd 01       		.uleb128 0x1
 2887 05ce 50       		.byte	0x50
 2888 05cf 01       		.uleb128 0x1
 2889 05d0 30       		.byte	0x30
 2890 05d1 00       		.byte	0
 2891 05d2 0E       		.uleb128 0xe
 2892 05d3 32010000 		.4byte	.LVL45
 2893 05d7 9A090000 		.4byte	0x99a
 2894 05db 0E       		.uleb128 0xe
 2895 05dc 3E010000 		.4byte	.LVL46
 2896 05e0 E7090000 		.4byte	0x9e7
 2897 05e4 0F       		.uleb128 0xf
 2898 05e5 70010000 		.4byte	.LVL47
 2899 05e9 F2090000 		.4byte	0x9f2
 2900 05ed F7050000 		.4byte	0x5f7
 2901 05f1 10       		.uleb128 0x10
 2902 05f2 01       		.uleb128 0x1
 2903 05f3 50       		.byte	0x50
 2904 05f4 01       		.uleb128 0x1
 2905 05f5 30       		.byte	0x30
 2906 05f6 00       		.byte	0
 2907 05f7 0F       		.uleb128 0xf
 2908 05f8 76010000 		.4byte	.LVL48
 2909 05fc 8F090000 		.4byte	0x98f
 2910 0600 0B060000 		.4byte	0x60b
 2911 0604 10       		.uleb128 0x10
 2912 0605 01       		.uleb128 0x1
 2913 0606 50       		.byte	0x50
 2914 0607 02       		.uleb128 0x2
 2915 0608 08       		.byte	0x8
 2916 0609 50       		.byte	0x50
 2917 060a 00       		.byte	0
 2918 060b 0F       		.uleb128 0xf
 2919 060c 84010000 		.4byte	.LVL51
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 90


 2920 0610 8F090000 		.4byte	0x98f
 2921 0614 1E060000 		.4byte	0x61e
 2922 0618 10       		.uleb128 0x10
 2923 0619 01       		.uleb128 0x1
 2924 061a 50       		.byte	0x50
 2925 061b 01       		.uleb128 0x1
 2926 061c 31       		.byte	0x31
 2927 061d 00       		.byte	0
 2928 061e 0E       		.uleb128 0xe
 2929 061f BE010000 		.4byte	.LVL55
 2930 0623 B0090000 		.4byte	0x9b0
 2931 0627 0E       		.uleb128 0xe
 2932 0628 C8010000 		.4byte	.LVL56
 2933 062c 58090000 		.4byte	0x958
 2934 0630 0E       		.uleb128 0xe
 2935 0631 DE010000 		.4byte	.LVL57
 2936 0635 FD090000 		.4byte	0x9fd
 2937 0639 0E       		.uleb128 0xe
 2938 063a F6010000 		.4byte	.LVL60
 2939 063e BB090000 		.4byte	0x9bb
 2940 0642 00       		.byte	0
 2941 0643 0A       		.uleb128 0xa
 2942 0644 53060000 		.4byte	0x653
 2943 0648 53060000 		.4byte	0x653
 2944 064c 0B       		.uleb128 0xb
 2945 064d C8000000 		.4byte	0xc8
 2946 0651 06       		.byte	0x6
 2947 0652 00       		.byte	0
 2948 0653 17       		.uleb128 0x17
 2949 0654 6B000000 		.4byte	0x6b
 2950 0658 17       		.uleb128 0x17
 2951 0659 43060000 		.4byte	0x643
 2952 065d 12       		.uleb128 0x12
 2953 065e 41040000 		.4byte	.LASF70
 2954 0662 01       		.byte	0x1
 2955 0663 7102     		.2byte	0x271
 2956 0665 00000000 		.4byte	.LFB2
 2957 0669 6C000000 		.4byte	.LFE2-.LFB2
 2958 066d 01       		.uleb128 0x1
 2959 066e 9C       		.byte	0x9c
 2960 066f A3060000 		.4byte	0x6a3
 2961 0673 18       		.uleb128 0x18
 2962 0674 D1060000 		.4byte	.LASF71
 2963 0678 01       		.byte	0x1
 2964 0679 7102     		.2byte	0x271
 2965 067b 77000000 		.4byte	0x77
 2966 067f 6F000000 		.4byte	.LLST2
 2967 0683 18       		.uleb128 0x18
 2968 0684 D6030000 		.4byte	.LASF72
 2969 0688 01       		.byte	0x1
 2970 0689 7102     		.2byte	0x271
 2971 068b 77000000 		.4byte	0x77
 2972 068f 90000000 		.4byte	.LLST3
 2973 0693 19       		.uleb128 0x19
 2974 0694 0C000000 		.4byte	.LVL63
 2975 0698 63090000 		.4byte	0x963
 2976 069c 10       		.uleb128 0x10
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 91


 2977 069d 01       		.uleb128 0x1
 2978 069e 50       		.byte	0x50
 2979 069f 01       		.uleb128 0x1
 2980 06a0 30       		.byte	0x30
 2981 06a1 00       		.byte	0
 2982 06a2 00       		.byte	0
 2983 06a3 12       		.uleb128 0x12
 2984 06a4 2F040000 		.4byte	.LASF73
 2985 06a8 01       		.byte	0x1
 2986 06a9 3803     		.2byte	0x338
 2987 06ab 00000000 		.4byte	.LFB3
 2988 06af F4000000 		.4byte	.LFE3-.LFB3
 2989 06b3 01       		.uleb128 0x1
 2990 06b4 9C       		.byte	0x9c
 2991 06b5 31070000 		.4byte	0x731
 2992 06b9 18       		.uleb128 0x18
 2993 06ba D1060000 		.4byte	.LASF71
 2994 06be 01       		.byte	0x1
 2995 06bf 3803     		.2byte	0x338
 2996 06c1 6B000000 		.4byte	0x6b
 2997 06c5 B1000000 		.4byte	.LLST4
 2998 06c9 18       		.uleb128 0x18
 2999 06ca D6030000 		.4byte	.LASF72
 3000 06ce 01       		.byte	0x1
 3001 06cf 3803     		.2byte	0x338
 3002 06d1 77000000 		.4byte	0x77
 3003 06d5 D2000000 		.4byte	.LLST5
 3004 06d9 15       		.uleb128 0x15
 3005 06da 55010000 		.4byte	.LASF74
 3006 06de 01       		.byte	0x1
 3007 06df 3A03     		.2byte	0x33a
 3008 06e1 6B000000 		.4byte	0x6b
 3009 06e5 F3000000 		.4byte	.LLST6
 3010 06e9 0E       		.uleb128 0xe
 3011 06ea 0A000000 		.4byte	.LVL65
 3012 06ee 080A0000 		.4byte	0xa08
 3013 06f2 0E       		.uleb128 0xe
 3014 06f3 28000000 		.4byte	.LVL67
 3015 06f7 130A0000 		.4byte	0xa13
 3016 06fb 0F       		.uleb128 0xf
 3017 06fc 30000000 		.4byte	.LVL70
 3018 0700 63090000 		.4byte	0x963
 3019 0704 0E070000 		.4byte	0x70e
 3020 0708 10       		.uleb128 0x10
 3021 0709 01       		.uleb128 0x1
 3022 070a 50       		.byte	0x50
 3023 070b 01       		.uleb128 0x1
 3024 070c 30       		.byte	0x30
 3025 070d 00       		.byte	0
 3026 070e 0E       		.uleb128 0xe
 3027 070f 34000000 		.4byte	.LVL71
 3028 0713 E1020000 		.4byte	0x2e1
 3029 0717 0E       		.uleb128 0xe
 3030 0718 C0000000 		.4byte	.LVL72
 3031 071c F3020000 		.4byte	0x2f3
 3032 0720 19       		.uleb128 0x19
 3033 0721 DA000000 		.4byte	.LVL73
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 92


 3034 0725 130A0000 		.4byte	0xa13
 3035 0729 10       		.uleb128 0x10
 3036 072a 01       		.uleb128 0x1
 3037 072b 50       		.byte	0x50
 3038 072c 02       		.uleb128 0x2
 3039 072d 75       		.byte	0x75
 3040 072e 00       		.sleb128 0
 3041 072f 00       		.byte	0
 3042 0730 00       		.byte	0
 3043 0731 12       		.uleb128 0x12
 3044 0732 89030000 		.4byte	.LASF75
 3045 0736 01       		.byte	0x1
 3046 0737 8404     		.2byte	0x484
 3047 0739 00000000 		.4byte	.LFB5
 3048 073d F4000000 		.4byte	.LFE5-.LFB5
 3049 0741 01       		.uleb128 0x1
 3050 0742 9C       		.byte	0x9c
 3051 0743 9C070000 		.4byte	0x79c
 3052 0747 18       		.uleb128 0x18
 3053 0748 D6030000 		.4byte	.LASF72
 3054 074c 01       		.byte	0x1
 3055 074d 8404     		.2byte	0x484
 3056 074f 77000000 		.4byte	0x77
 3057 0753 11010000 		.4byte	.LLST7
 3058 0757 15       		.uleb128 0x15
 3059 0758 55010000 		.4byte	.LASF74
 3060 075c 01       		.byte	0x1
 3061 075d 8604     		.2byte	0x486
 3062 075f 6B000000 		.4byte	0x6b
 3063 0763 32010000 		.4byte	.LLST8
 3064 0767 0E       		.uleb128 0xe
 3065 0768 08000000 		.4byte	.LVL75
 3066 076c 080A0000 		.4byte	0xa08
 3067 0770 0E       		.uleb128 0xe
 3068 0771 22000000 		.4byte	.LVL77
 3069 0775 37030000 		.4byte	0x337
 3070 0779 0E       		.uleb128 0xe
 3071 077a 5E000000 		.4byte	.LVL79
 3072 077e 130A0000 		.4byte	0xa13
 3073 0782 0E       		.uleb128 0xe
 3074 0783 BC000000 		.4byte	.LVL80
 3075 0787 A5030000 		.4byte	0x3a5
 3076 078b 19       		.uleb128 0x19
 3077 078c D6000000 		.4byte	.LVL81
 3078 0790 130A0000 		.4byte	0xa13
 3079 0794 10       		.uleb128 0x10
 3080 0795 01       		.uleb128 0x1
 3081 0796 50       		.byte	0x50
 3082 0797 02       		.uleb128 0x2
 3083 0798 75       		.byte	0x75
 3084 0799 00       		.sleb128 0
 3085 079a 00       		.byte	0
 3086 079b 00       		.byte	0
 3087 079c 12       		.uleb128 0x12
 3088 079d A0050000 		.4byte	.LASF76
 3089 07a1 01       		.byte	0x1
 3090 07a2 4704     		.2byte	0x447
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 93


 3091 07a4 00000000 		.4byte	.LFB4
 3092 07a8 0A000000 		.4byte	.LFE4-.LFB4
 3093 07ac 01       		.uleb128 0x1
 3094 07ad 9C       		.byte	0x9c
 3095 07ae C3070000 		.4byte	0x7c3
 3096 07b2 19       		.uleb128 0x19
 3097 07b3 08000000 		.4byte	.LVL82
 3098 07b7 31070000 		.4byte	0x731
 3099 07bb 10       		.uleb128 0x10
 3100 07bc 01       		.uleb128 0x1
 3101 07bd 50       		.byte	0x50
 3102 07be 02       		.uleb128 0x2
 3103 07bf 08       		.byte	0x8
 3104 07c0 40       		.byte	0x40
 3105 07c1 00       		.byte	0
 3106 07c2 00       		.byte	0
 3107 07c3 1A       		.uleb128 0x1a
 3108 07c4 E3050000 		.4byte	.LASF120
 3109 07c8 01       		.byte	0x1
 3110 07c9 0505     		.2byte	0x505
 3111 07cb 6B000000 		.4byte	0x6b
 3112 07cf 00000000 		.4byte	.LFB6
 3113 07d3 30000000 		.4byte	.LFE6-.LFB6
 3114 07d7 01       		.uleb128 0x1
 3115 07d8 9C       		.byte	0x9c
 3116 07d9 32080000 		.4byte	0x832
 3117 07dd 18       		.uleb128 0x18
 3118 07de E0010000 		.4byte	.LASF77
 3119 07e2 01       		.byte	0x1
 3120 07e3 0505     		.2byte	0x505
 3121 07e5 6B000000 		.4byte	0x6b
 3122 07e9 50010000 		.4byte	.LLST9
 3123 07ed 16       		.uleb128 0x16
 3124 07ee 4D070000 		.4byte	.LASF78
 3125 07f2 01       		.byte	0x1
 3126 07f3 0705     		.2byte	0x507
 3127 07f5 6B000000 		.4byte	0x6b
 3128 07f9 05       		.uleb128 0x5
 3129 07fa 03       		.byte	0x3
 3130 07fb 42000000 		.4byte	interruptStatus.4985
 3131 07ff 15       		.uleb128 0x15
 3132 0800 55010000 		.4byte	.LASF74
 3133 0804 01       		.byte	0x1
 3134 0805 0805     		.2byte	0x508
 3135 0807 6B000000 		.4byte	0x6b
 3136 080b 71010000 		.4byte	.LLST10
 3137 080f 15       		.uleb128 0x15
 3138 0810 DB000000 		.4byte	.LASF79
 3139 0814 01       		.byte	0x1
 3140 0815 0905     		.2byte	0x509
 3141 0817 6B000000 		.4byte	0x6b
 3142 081b 84010000 		.4byte	.LLST11
 3143 081f 0E       		.uleb128 0xe
 3144 0820 08000000 		.4byte	.LVL84
 3145 0824 080A0000 		.4byte	0xa08
 3146 0828 0E       		.uleb128 0xe
 3147 0829 24000000 		.4byte	.LVL86
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 94


 3148 082d 130A0000 		.4byte	0xa13
 3149 0831 00       		.byte	0
 3150 0832 12       		.uleb128 0x12
 3151 0833 13060000 		.4byte	.LASF80
 3152 0837 01       		.byte	0x1
 3153 0838 C105     		.2byte	0x5c1
 3154 083a 00000000 		.4byte	.LFB9
 3155 083e 5C000000 		.4byte	.LFE9-.LFB9
 3156 0842 01       		.uleb128 0x1
 3157 0843 9C       		.byte	0x9c
 3158 0844 62080000 		.4byte	0x862
 3159 0848 18       		.uleb128 0x18
 3160 0849 C0020000 		.4byte	.LASF81
 3161 084d 01       		.byte	0x1
 3162 084e C105     		.2byte	0x5c1
 3163 0850 6B000000 		.4byte	0x6b
 3164 0854 A2010000 		.4byte	.LLST12
 3165 0858 0E       		.uleb128 0xe
 3166 0859 12000000 		.4byte	.LVL89
 3167 085d 37090000 		.4byte	0x937
 3168 0861 00       		.byte	0
 3169 0862 12       		.uleb128 0x12
 3170 0863 66040000 		.4byte	.LASF82
 3171 0867 01       		.byte	0x1
 3172 0868 EE05     		.2byte	0x5ee
 3173 086a 00000000 		.4byte	.LFB10
 3174 086e 2C000000 		.4byte	.LFE10-.LFB10
 3175 0872 01       		.uleb128 0x1
 3176 0873 9C       		.byte	0x9c
 3177 0874 82080000 		.4byte	0x882
 3178 0878 0E       		.uleb128 0xe
 3179 0879 10000000 		.4byte	.LVL90
 3180 087d 1E0A0000 		.4byte	0xa1e
 3181 0881 00       		.byte	0
 3182 0882 12       		.uleb128 0x12
 3183 0883 F8000000 		.4byte	.LASF83
 3184 0887 01       		.byte	0x1
 3185 0888 0E06     		.2byte	0x60e
 3186 088a 00000000 		.4byte	.LFB11
 3187 088e 5C000000 		.4byte	.LFE11-.LFB11
 3188 0892 01       		.uleb128 0x1
 3189 0893 9C       		.byte	0x9c
 3190 0894 B2080000 		.4byte	0x8b2
 3191 0898 18       		.uleb128 0x18
 3192 0899 C4050000 		.4byte	.LASF84
 3193 089d 01       		.byte	0x1
 3194 089e 0E06     		.2byte	0x60e
 3195 08a0 6B000000 		.4byte	0x6b
 3196 08a4 C3010000 		.4byte	.LLST13
 3197 08a8 0E       		.uleb128 0xe
 3198 08a9 12000000 		.4byte	.LVL92
 3199 08ad 42090000 		.4byte	0x942
 3200 08b1 00       		.byte	0
 3201 08b2 1B       		.uleb128 0x1b
 3202 08b3 2F070000 		.4byte	.LASF85
 3203 08b7 01       		.byte	0x1
 3204 08b8 1F       		.byte	0x1f
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 95


 3205 08b9 D5020000 		.4byte	0x2d5
 3206 08bd 05       		.uleb128 0x5
 3207 08be 03       		.byte	0x3
 3208 08bf 00000000 		.4byte	cyPmBackup
 3209 08c3 1B       		.uleb128 0x1b
 3210 08c4 80040000 		.4byte	.LASF86
 3211 08c8 01       		.byte	0x1
 3212 08c9 20       		.byte	0x20
 3213 08ca 9A010000 		.4byte	0x19a
 3214 08ce 05       		.uleb128 0x5
 3215 08cf 03       		.byte	0x3
 3216 08d0 30000000 		.4byte	cyPmClockBackup
 3217 08d4 1B       		.uleb128 0x1b
 3218 08d5 D0050000 		.4byte	.LASF87
 3219 08d9 01       		.byte	0x1
 3220 08da 23       		.byte	0x23
 3221 08db E5080000 		.4byte	0x8e5
 3222 08df 05       		.uleb128 0x5
 3223 08e0 03       		.byte	0x3
 3224 08e1 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3225 08e5 17       		.uleb128 0x17
 3226 08e6 43060000 		.4byte	0x643
 3227 08ea 1C       		.uleb128 0x1c
 3228 08eb 7D050000 		.4byte	.LASF88
 3229 08ef 7D050000 		.4byte	.LASF88
 3230 08f3 04       		.byte	0x4
 3231 08f4 9C       		.byte	0x9c
 3232 08f5 1C       		.uleb128 0x1c
 3233 08f6 00000000 		.4byte	.LASF89
 3234 08fa 00000000 		.4byte	.LASF89
 3235 08fe 04       		.byte	0x4
 3236 08ff 9D       		.byte	0x9d
 3237 0900 1C       		.uleb128 0x1c
 3238 0901 CC020000 		.4byte	.LASF90
 3239 0905 CC020000 		.4byte	.LASF90
 3240 0909 04       		.byte	0x4
 3241 090a 9F       		.byte	0x9f
 3242 090b 1C       		.uleb128 0x1c
 3243 090c 75020000 		.4byte	.LASF91
 3244 0910 75020000 		.4byte	.LASF91
 3245 0914 04       		.byte	0x4
 3246 0915 5E       		.byte	0x5e
 3247 0916 1C       		.uleb128 0x1c
 3248 0917 12010000 		.4byte	.LASF92
 3249 091b 12010000 		.4byte	.LASF92
 3250 091f 04       		.byte	0x4
 3251 0920 9A       		.byte	0x9a
 3252 0921 1C       		.uleb128 0x1c
 3253 0922 DC060000 		.4byte	.LASF93
 3254 0926 DC060000 		.4byte	.LASF93
 3255 092a 04       		.byte	0x4
 3256 092b 9B       		.byte	0x9b
 3257 092c 1C       		.uleb128 0x1c
 3258 092d 10070000 		.4byte	.LASF94
 3259 0931 10070000 		.4byte	.LASF94
 3260 0935 04       		.byte	0x4
 3261 0936 9E       		.byte	0x9e
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 96


 3262 0937 1C       		.uleb128 0x1c
 3263 0938 64010000 		.4byte	.LASF95
 3264 093c 64010000 		.4byte	.LASF95
 3265 0940 04       		.byte	0x4
 3266 0941 57       		.byte	0x57
 3267 0942 1C       		.uleb128 0x1c
 3268 0943 C6030000 		.4byte	.LASF96
 3269 0947 C6030000 		.4byte	.LASF96
 3270 094b 04       		.byte	0x4
 3271 094c 59       		.byte	0x59
 3272 094d 1C       		.uleb128 0x1c
 3273 094e AE050000 		.4byte	.LASF97
 3274 0952 AE050000 		.4byte	.LASF97
 3275 0956 05       		.byte	0x5
 3276 0957 52       		.byte	0x52
 3277 0958 1C       		.uleb128 0x1c
 3278 0959 E0020000 		.4byte	.LASF98
 3279 095d E0020000 		.4byte	.LASF98
 3280 0961 04       		.byte	0x4
 3281 0962 4D       		.byte	0x4d
 3282 0963 1C       		.uleb128 0x1c
 3283 0964 5F040000 		.4byte	.LASF99
 3284 0968 5F040000 		.4byte	.LASF99
 3285 096c 04       		.byte	0x4
 3286 096d 7F       		.byte	0x7f
 3287 096e 1C       		.uleb128 0x1c
 3288 096f E3030000 		.4byte	.LASF100
 3289 0973 E3030000 		.4byte	.LASF100
 3290 0977 04       		.byte	0x4
 3291 0978 42       		.byte	0x42
 3292 0979 1C       		.uleb128 0x1c
 3293 097a A0060000 		.4byte	.LASF101
 3294 097e A0060000 		.4byte	.LASF101
 3295 0982 04       		.byte	0x4
 3296 0983 48       		.byte	0x48
 3297 0984 1C       		.uleb128 0x1c
 3298 0985 1B000000 		.4byte	.LASF102
 3299 0989 1B000000 		.4byte	.LASF102
 3300 098d 04       		.byte	0x4
 3301 098e 46       		.byte	0x46
 3302 098f 1C       		.uleb128 0x1c
 3303 0990 A9010000 		.4byte	.LASF103
 3304 0994 A9010000 		.4byte	.LASF103
 3305 0998 04       		.byte	0x4
 3306 0999 77       		.byte	0x77
 3307 099a 1C       		.uleb128 0x1c
 3308 099b 06020000 		.4byte	.LASF104
 3309 099f 06020000 		.4byte	.LASF104
 3310 09a3 04       		.byte	0x4
 3311 09a4 49       		.byte	0x49
 3312 09a5 1C       		.uleb128 0x1c
 3313 09a6 68050000 		.4byte	.LASF105
 3314 09aa 68050000 		.4byte	.LASF105
 3315 09ae 04       		.byte	0x4
 3316 09af 4B       		.byte	0x4b
 3317 09b0 1C       		.uleb128 0x1c
 3318 09b1 F2030000 		.4byte	.LASF106
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 97


 3319 09b5 F2030000 		.4byte	.LASF106
 3320 09b9 04       		.byte	0x4
 3321 09ba 4E       		.byte	0x4e
 3322 09bb 1C       		.uleb128 0x1c
 3323 09bc F2050000 		.4byte	.LASF107
 3324 09c0 F2050000 		.4byte	.LASF107
 3325 09c4 04       		.byte	0x4
 3326 09c5 4F       		.byte	0x4f
 3327 09c6 1C       		.uleb128 0x1c
 3328 09c7 23070000 		.4byte	.LASF108
 3329 09cb 23070000 		.4byte	.LASF108
 3330 09cf 04       		.byte	0x4
 3331 09d0 66       		.byte	0x66
 3332 09d1 1C       		.uleb128 0x1c
 3333 09d2 4C040000 		.4byte	.LASF109
 3334 09d6 4C040000 		.4byte	.LASF109
 3335 09da 04       		.byte	0x4
 3336 09db 79       		.byte	0x79
 3337 09dc 1C       		.uleb128 0x1c
 3338 09dd 67030000 		.4byte	.LASF110
 3339 09e1 67030000 		.4byte	.LASF110
 3340 09e5 04       		.byte	0x4
 3341 09e6 65       		.byte	0x65
 3342 09e7 1C       		.uleb128 0x1c
 3343 09e8 AE060000 		.4byte	.LASF111
 3344 09ec AE060000 		.4byte	.LASF111
 3345 09f0 04       		.byte	0x4
 3346 09f1 4A       		.byte	0x4a
 3347 09f2 1C       		.uleb128 0x1c
 3348 09f3 99010000 		.4byte	.LASF112
 3349 09f7 99010000 		.4byte	.LASF112
 3350 09fb 04       		.byte	0x4
 3351 09fc 41       		.byte	0x41
 3352 09fd 1C       		.uleb128 0x1c
 3353 09fe 88020000 		.4byte	.LASF113
 3354 0a02 88020000 		.4byte	.LASF113
 3355 0a06 04       		.byte	0x4
 3356 0a07 47       		.byte	0x47
 3357 0a08 1C       		.uleb128 0x1c
 3358 0a09 4D020000 		.4byte	.LASF114
 3359 0a0d 4D020000 		.4byte	.LASF114
 3360 0a11 04       		.byte	0x4
 3361 0a12 7D       		.byte	0x7d
 3362 0a13 1C       		.uleb128 0x1c
 3363 0a14 19040000 		.4byte	.LASF115
 3364 0a18 19040000 		.4byte	.LASF115
 3365 0a1c 04       		.byte	0x4
 3366 0a1d 7E       		.byte	0x7e
 3367 0a1e 1C       		.uleb128 0x1c
 3368 0a1f 7E000000 		.4byte	.LASF116
 3369 0a23 7E000000 		.4byte	.LASF116
 3370 0a27 04       		.byte	0x4
 3371 0a28 62       		.byte	0x62
 3372 0a29 00       		.byte	0
 3373              		.section	.debug_abbrev,"",%progbits
 3374              	.Ldebug_abbrev0:
 3375 0000 01       		.uleb128 0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 98


 3376 0001 11       		.uleb128 0x11
 3377 0002 01       		.byte	0x1
 3378 0003 25       		.uleb128 0x25
 3379 0004 0E       		.uleb128 0xe
 3380 0005 13       		.uleb128 0x13
 3381 0006 0B       		.uleb128 0xb
 3382 0007 03       		.uleb128 0x3
 3383 0008 0E       		.uleb128 0xe
 3384 0009 1B       		.uleb128 0x1b
 3385 000a 0E       		.uleb128 0xe
 3386 000b 55       		.uleb128 0x55
 3387 000c 17       		.uleb128 0x17
 3388 000d 11       		.uleb128 0x11
 3389 000e 01       		.uleb128 0x1
 3390 000f 10       		.uleb128 0x10
 3391 0010 17       		.uleb128 0x17
 3392 0011 00       		.byte	0
 3393 0012 00       		.byte	0
 3394 0013 02       		.uleb128 0x2
 3395 0014 24       		.uleb128 0x24
 3396 0015 00       		.byte	0
 3397 0016 0B       		.uleb128 0xb
 3398 0017 0B       		.uleb128 0xb
 3399 0018 3E       		.uleb128 0x3e
 3400 0019 0B       		.uleb128 0xb
 3401 001a 03       		.uleb128 0x3
 3402 001b 0E       		.uleb128 0xe
 3403 001c 00       		.byte	0
 3404 001d 00       		.byte	0
 3405 001e 03       		.uleb128 0x3
 3406 001f 24       		.uleb128 0x24
 3407 0020 00       		.byte	0
 3408 0021 0B       		.uleb128 0xb
 3409 0022 0B       		.uleb128 0xb
 3410 0023 3E       		.uleb128 0x3e
 3411 0024 0B       		.uleb128 0xb
 3412 0025 03       		.uleb128 0x3
 3413 0026 08       		.uleb128 0x8
 3414 0027 00       		.byte	0
 3415 0028 00       		.byte	0
 3416 0029 04       		.uleb128 0x4
 3417 002a 16       		.uleb128 0x16
 3418 002b 00       		.byte	0
 3419 002c 03       		.uleb128 0x3
 3420 002d 0E       		.uleb128 0xe
 3421 002e 3A       		.uleb128 0x3a
 3422 002f 0B       		.uleb128 0xb
 3423 0030 3B       		.uleb128 0x3b
 3424 0031 05       		.uleb128 0x5
 3425 0032 49       		.uleb128 0x49
 3426 0033 13       		.uleb128 0x13
 3427 0034 00       		.byte	0
 3428 0035 00       		.byte	0
 3429 0036 05       		.uleb128 0x5
 3430 0037 35       		.uleb128 0x35
 3431 0038 00       		.byte	0
 3432 0039 49       		.uleb128 0x49
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 99


 3433 003a 13       		.uleb128 0x13
 3434 003b 00       		.byte	0
 3435 003c 00       		.byte	0
 3436 003d 06       		.uleb128 0x6
 3437 003e 13       		.uleb128 0x13
 3438 003f 01       		.byte	0x1
 3439 0040 03       		.uleb128 0x3
 3440 0041 0E       		.uleb128 0xe
 3441 0042 0B       		.uleb128 0xb
 3442 0043 0B       		.uleb128 0xb
 3443 0044 3A       		.uleb128 0x3a
 3444 0045 0B       		.uleb128 0xb
 3445 0046 3B       		.uleb128 0x3b
 3446 0047 0B       		.uleb128 0xb
 3447 0048 01       		.uleb128 0x1
 3448 0049 13       		.uleb128 0x13
 3449 004a 00       		.byte	0
 3450 004b 00       		.byte	0
 3451 004c 07       		.uleb128 0x7
 3452 004d 0D       		.uleb128 0xd
 3453 004e 00       		.byte	0
 3454 004f 03       		.uleb128 0x3
 3455 0050 0E       		.uleb128 0xe
 3456 0051 3A       		.uleb128 0x3a
 3457 0052 0B       		.uleb128 0xb
 3458 0053 3B       		.uleb128 0x3b
 3459 0054 0B       		.uleb128 0xb
 3460 0055 49       		.uleb128 0x49
 3461 0056 13       		.uleb128 0x13
 3462 0057 38       		.uleb128 0x38
 3463 0058 0B       		.uleb128 0xb
 3464 0059 00       		.byte	0
 3465 005a 00       		.byte	0
 3466 005b 08       		.uleb128 0x8
 3467 005c 0D       		.uleb128 0xd
 3468 005d 00       		.byte	0
 3469 005e 03       		.uleb128 0x3
 3470 005f 0E       		.uleb128 0xe
 3471 0060 3A       		.uleb128 0x3a
 3472 0061 0B       		.uleb128 0xb
 3473 0062 3B       		.uleb128 0x3b
 3474 0063 05       		.uleb128 0x5
 3475 0064 49       		.uleb128 0x49
 3476 0065 13       		.uleb128 0x13
 3477 0066 38       		.uleb128 0x38
 3478 0067 0B       		.uleb128 0xb
 3479 0068 00       		.byte	0
 3480 0069 00       		.byte	0
 3481 006a 09       		.uleb128 0x9
 3482 006b 13       		.uleb128 0x13
 3483 006c 01       		.byte	0x1
 3484 006d 03       		.uleb128 0x3
 3485 006e 0E       		.uleb128 0xe
 3486 006f 0B       		.uleb128 0xb
 3487 0070 0B       		.uleb128 0xb
 3488 0071 3A       		.uleb128 0x3a
 3489 0072 0B       		.uleb128 0xb
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 100


 3490 0073 3B       		.uleb128 0x3b
 3491 0074 05       		.uleb128 0x5
 3492 0075 01       		.uleb128 0x1
 3493 0076 13       		.uleb128 0x13
 3494 0077 00       		.byte	0
 3495 0078 00       		.byte	0
 3496 0079 0A       		.uleb128 0xa
 3497 007a 01       		.uleb128 0x1
 3498 007b 01       		.byte	0x1
 3499 007c 49       		.uleb128 0x49
 3500 007d 13       		.uleb128 0x13
 3501 007e 01       		.uleb128 0x1
 3502 007f 13       		.uleb128 0x13
 3503 0080 00       		.byte	0
 3504 0081 00       		.byte	0
 3505 0082 0B       		.uleb128 0xb
 3506 0083 21       		.uleb128 0x21
 3507 0084 00       		.byte	0
 3508 0085 49       		.uleb128 0x49
 3509 0086 13       		.uleb128 0x13
 3510 0087 2F       		.uleb128 0x2f
 3511 0088 0B       		.uleb128 0xb
 3512 0089 00       		.byte	0
 3513 008a 00       		.byte	0
 3514 008b 0C       		.uleb128 0xc
 3515 008c 2E       		.uleb128 0x2e
 3516 008d 00       		.byte	0
 3517 008e 03       		.uleb128 0x3
 3518 008f 0E       		.uleb128 0xe
 3519 0090 3A       		.uleb128 0x3a
 3520 0091 0B       		.uleb128 0xb
 3521 0092 3B       		.uleb128 0x3b
 3522 0093 05       		.uleb128 0x5
 3523 0094 27       		.uleb128 0x27
 3524 0095 19       		.uleb128 0x19
 3525 0096 11       		.uleb128 0x11
 3526 0097 01       		.uleb128 0x1
 3527 0098 12       		.uleb128 0x12
 3528 0099 06       		.uleb128 0x6
 3529 009a 40       		.uleb128 0x40
 3530 009b 18       		.uleb128 0x18
 3531 009c 9742     		.uleb128 0x2117
 3532 009e 19       		.uleb128 0x19
 3533 009f 00       		.byte	0
 3534 00a0 00       		.byte	0
 3535 00a1 0D       		.uleb128 0xd
 3536 00a2 2E       		.uleb128 0x2e
 3537 00a3 01       		.byte	0x1
 3538 00a4 03       		.uleb128 0x3
 3539 00a5 0E       		.uleb128 0xe
 3540 00a6 3A       		.uleb128 0x3a
 3541 00a7 0B       		.uleb128 0xb
 3542 00a8 3B       		.uleb128 0x3b
 3543 00a9 05       		.uleb128 0x5
 3544 00aa 27       		.uleb128 0x27
 3545 00ab 19       		.uleb128 0x19
 3546 00ac 11       		.uleb128 0x11
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 101


 3547 00ad 01       		.uleb128 0x1
 3548 00ae 12       		.uleb128 0x12
 3549 00af 06       		.uleb128 0x6
 3550 00b0 40       		.uleb128 0x40
 3551 00b1 18       		.uleb128 0x18
 3552 00b2 9742     		.uleb128 0x2117
 3553 00b4 19       		.uleb128 0x19
 3554 00b5 01       		.uleb128 0x1
 3555 00b6 13       		.uleb128 0x13
 3556 00b7 00       		.byte	0
 3557 00b8 00       		.byte	0
 3558 00b9 0E       		.uleb128 0xe
 3559 00ba 898201   		.uleb128 0x4109
 3560 00bd 00       		.byte	0
 3561 00be 11       		.uleb128 0x11
 3562 00bf 01       		.uleb128 0x1
 3563 00c0 31       		.uleb128 0x31
 3564 00c1 13       		.uleb128 0x13
 3565 00c2 00       		.byte	0
 3566 00c3 00       		.byte	0
 3567 00c4 0F       		.uleb128 0xf
 3568 00c5 898201   		.uleb128 0x4109
 3569 00c8 01       		.byte	0x1
 3570 00c9 11       		.uleb128 0x11
 3571 00ca 01       		.uleb128 0x1
 3572 00cb 31       		.uleb128 0x31
 3573 00cc 13       		.uleb128 0x13
 3574 00cd 01       		.uleb128 0x1
 3575 00ce 13       		.uleb128 0x13
 3576 00cf 00       		.byte	0
 3577 00d0 00       		.byte	0
 3578 00d1 10       		.uleb128 0x10
 3579 00d2 8A8201   		.uleb128 0x410a
 3580 00d5 00       		.byte	0
 3581 00d6 02       		.uleb128 0x2
 3582 00d7 18       		.uleb128 0x18
 3583 00d8 9142     		.uleb128 0x2111
 3584 00da 18       		.uleb128 0x18
 3585 00db 00       		.byte	0
 3586 00dc 00       		.byte	0
 3587 00dd 11       		.uleb128 0x11
 3588 00de 2E       		.uleb128 0x2e
 3589 00df 01       		.byte	0x1
 3590 00e0 3F       		.uleb128 0x3f
 3591 00e1 19       		.uleb128 0x19
 3592 00e2 03       		.uleb128 0x3
 3593 00e3 0E       		.uleb128 0xe
 3594 00e4 3A       		.uleb128 0x3a
 3595 00e5 0B       		.uleb128 0xb
 3596 00e6 3B       		.uleb128 0x3b
 3597 00e7 0B       		.uleb128 0xb
 3598 00e8 27       		.uleb128 0x27
 3599 00e9 19       		.uleb128 0x19
 3600 00ea 11       		.uleb128 0x11
 3601 00eb 01       		.uleb128 0x1
 3602 00ec 12       		.uleb128 0x12
 3603 00ed 06       		.uleb128 0x6
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 102


 3604 00ee 40       		.uleb128 0x40
 3605 00ef 18       		.uleb128 0x18
 3606 00f0 9742     		.uleb128 0x2117
 3607 00f2 19       		.uleb128 0x19
 3608 00f3 01       		.uleb128 0x1
 3609 00f4 13       		.uleb128 0x13
 3610 00f5 00       		.byte	0
 3611 00f6 00       		.byte	0
 3612 00f7 12       		.uleb128 0x12
 3613 00f8 2E       		.uleb128 0x2e
 3614 00f9 01       		.byte	0x1
 3615 00fa 3F       		.uleb128 0x3f
 3616 00fb 19       		.uleb128 0x19
 3617 00fc 03       		.uleb128 0x3
 3618 00fd 0E       		.uleb128 0xe
 3619 00fe 3A       		.uleb128 0x3a
 3620 00ff 0B       		.uleb128 0xb
 3621 0100 3B       		.uleb128 0x3b
 3622 0101 05       		.uleb128 0x5
 3623 0102 27       		.uleb128 0x27
 3624 0103 19       		.uleb128 0x19
 3625 0104 11       		.uleb128 0x11
 3626 0105 01       		.uleb128 0x1
 3627 0106 12       		.uleb128 0x12
 3628 0107 06       		.uleb128 0x6
 3629 0108 40       		.uleb128 0x40
 3630 0109 18       		.uleb128 0x18
 3631 010a 9742     		.uleb128 0x2117
 3632 010c 19       		.uleb128 0x19
 3633 010d 01       		.uleb128 0x1
 3634 010e 13       		.uleb128 0x13
 3635 010f 00       		.byte	0
 3636 0110 00       		.byte	0
 3637 0111 13       		.uleb128 0x13
 3638 0112 34       		.uleb128 0x34
 3639 0113 00       		.byte	0
 3640 0114 03       		.uleb128 0x3
 3641 0115 0E       		.uleb128 0xe
 3642 0116 3A       		.uleb128 0x3a
 3643 0117 0B       		.uleb128 0xb
 3644 0118 3B       		.uleb128 0x3b
 3645 0119 05       		.uleb128 0x5
 3646 011a 49       		.uleb128 0x49
 3647 011b 13       		.uleb128 0x13
 3648 011c 1C       		.uleb128 0x1c
 3649 011d 0B       		.uleb128 0xb
 3650 011e 00       		.byte	0
 3651 011f 00       		.byte	0
 3652 0120 14       		.uleb128 0x14
 3653 0121 34       		.uleb128 0x34
 3654 0122 00       		.byte	0
 3655 0123 03       		.uleb128 0x3
 3656 0124 08       		.uleb128 0x8
 3657 0125 3A       		.uleb128 0x3a
 3658 0126 0B       		.uleb128 0xb
 3659 0127 3B       		.uleb128 0x3b
 3660 0128 05       		.uleb128 0x5
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 103


 3661 0129 49       		.uleb128 0x49
 3662 012a 13       		.uleb128 0x13
 3663 012b 02       		.uleb128 0x2
 3664 012c 17       		.uleb128 0x17
 3665 012d 00       		.byte	0
 3666 012e 00       		.byte	0
 3667 012f 15       		.uleb128 0x15
 3668 0130 34       		.uleb128 0x34
 3669 0131 00       		.byte	0
 3670 0132 03       		.uleb128 0x3
 3671 0133 0E       		.uleb128 0xe
 3672 0134 3A       		.uleb128 0x3a
 3673 0135 0B       		.uleb128 0xb
 3674 0136 3B       		.uleb128 0x3b
 3675 0137 05       		.uleb128 0x5
 3676 0138 49       		.uleb128 0x49
 3677 0139 13       		.uleb128 0x13
 3678 013a 02       		.uleb128 0x2
 3679 013b 17       		.uleb128 0x17
 3680 013c 00       		.byte	0
 3681 013d 00       		.byte	0
 3682 013e 16       		.uleb128 0x16
 3683 013f 34       		.uleb128 0x34
 3684 0140 00       		.byte	0
 3685 0141 03       		.uleb128 0x3
 3686 0142 0E       		.uleb128 0xe
 3687 0143 3A       		.uleb128 0x3a
 3688 0144 0B       		.uleb128 0xb
 3689 0145 3B       		.uleb128 0x3b
 3690 0146 05       		.uleb128 0x5
 3691 0147 49       		.uleb128 0x49
 3692 0148 13       		.uleb128 0x13
 3693 0149 02       		.uleb128 0x2
 3694 014a 18       		.uleb128 0x18
 3695 014b 00       		.byte	0
 3696 014c 00       		.byte	0
 3697 014d 17       		.uleb128 0x17
 3698 014e 26       		.uleb128 0x26
 3699 014f 00       		.byte	0
 3700 0150 49       		.uleb128 0x49
 3701 0151 13       		.uleb128 0x13
 3702 0152 00       		.byte	0
 3703 0153 00       		.byte	0
 3704 0154 18       		.uleb128 0x18
 3705 0155 05       		.uleb128 0x5
 3706 0156 00       		.byte	0
 3707 0157 03       		.uleb128 0x3
 3708 0158 0E       		.uleb128 0xe
 3709 0159 3A       		.uleb128 0x3a
 3710 015a 0B       		.uleb128 0xb
 3711 015b 3B       		.uleb128 0x3b
 3712 015c 05       		.uleb128 0x5
 3713 015d 49       		.uleb128 0x49
 3714 015e 13       		.uleb128 0x13
 3715 015f 02       		.uleb128 0x2
 3716 0160 17       		.uleb128 0x17
 3717 0161 00       		.byte	0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 104


 3718 0162 00       		.byte	0
 3719 0163 19       		.uleb128 0x19
 3720 0164 898201   		.uleb128 0x4109
 3721 0167 01       		.byte	0x1
 3722 0168 11       		.uleb128 0x11
 3723 0169 01       		.uleb128 0x1
 3724 016a 31       		.uleb128 0x31
 3725 016b 13       		.uleb128 0x13
 3726 016c 00       		.byte	0
 3727 016d 00       		.byte	0
 3728 016e 1A       		.uleb128 0x1a
 3729 016f 2E       		.uleb128 0x2e
 3730 0170 01       		.byte	0x1
 3731 0171 3F       		.uleb128 0x3f
 3732 0172 19       		.uleb128 0x19
 3733 0173 03       		.uleb128 0x3
 3734 0174 0E       		.uleb128 0xe
 3735 0175 3A       		.uleb128 0x3a
 3736 0176 0B       		.uleb128 0xb
 3737 0177 3B       		.uleb128 0x3b
 3738 0178 05       		.uleb128 0x5
 3739 0179 27       		.uleb128 0x27
 3740 017a 19       		.uleb128 0x19
 3741 017b 49       		.uleb128 0x49
 3742 017c 13       		.uleb128 0x13
 3743 017d 11       		.uleb128 0x11
 3744 017e 01       		.uleb128 0x1
 3745 017f 12       		.uleb128 0x12
 3746 0180 06       		.uleb128 0x6
 3747 0181 40       		.uleb128 0x40
 3748 0182 18       		.uleb128 0x18
 3749 0183 9742     		.uleb128 0x2117
 3750 0185 19       		.uleb128 0x19
 3751 0186 01       		.uleb128 0x1
 3752 0187 13       		.uleb128 0x13
 3753 0188 00       		.byte	0
 3754 0189 00       		.byte	0
 3755 018a 1B       		.uleb128 0x1b
 3756 018b 34       		.uleb128 0x34
 3757 018c 00       		.byte	0
 3758 018d 03       		.uleb128 0x3
 3759 018e 0E       		.uleb128 0xe
 3760 018f 3A       		.uleb128 0x3a
 3761 0190 0B       		.uleb128 0xb
 3762 0191 3B       		.uleb128 0x3b
 3763 0192 0B       		.uleb128 0xb
 3764 0193 49       		.uleb128 0x49
 3765 0194 13       		.uleb128 0x13
 3766 0195 02       		.uleb128 0x2
 3767 0196 18       		.uleb128 0x18
 3768 0197 00       		.byte	0
 3769 0198 00       		.byte	0
 3770 0199 1C       		.uleb128 0x1c
 3771 019a 2E       		.uleb128 0x2e
 3772 019b 00       		.byte	0
 3773 019c 3F       		.uleb128 0x3f
 3774 019d 19       		.uleb128 0x19
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 105


 3775 019e 3C       		.uleb128 0x3c
 3776 019f 19       		.uleb128 0x19
 3777 01a0 6E       		.uleb128 0x6e
 3778 01a1 0E       		.uleb128 0xe
 3779 01a2 03       		.uleb128 0x3
 3780 01a3 0E       		.uleb128 0xe
 3781 01a4 3A       		.uleb128 0x3a
 3782 01a5 0B       		.uleb128 0xb
 3783 01a6 3B       		.uleb128 0x3b
 3784 01a7 0B       		.uleb128 0xb
 3785 01a8 00       		.byte	0
 3786 01a9 00       		.byte	0
 3787 01aa 00       		.byte	0
 3788              		.section	.debug_loc,"",%progbits
 3789              	.Ldebug_loc0:
 3790              	.LLST0:
 3791 0000 58000000 		.4byte	.LVL33
 3792 0004 5C000000 		.4byte	.LVL34
 3793 0008 0200     		.2byte	0x2
 3794 000a 35       		.byte	0x35
 3795 000b 9F       		.byte	0x9f
 3796 000c 5C000000 		.4byte	.LVL34
 3797 0010 7E000000 		.4byte	.LVL36
 3798 0014 0100     		.2byte	0x1
 3799 0016 54       		.byte	0x54
 3800 0017 80000000 		.4byte	.LVL37
 3801 001b 84000000 		.4byte	.LVL38
 3802 001f 0100     		.2byte	0x1
 3803 0021 54       		.byte	0x54
 3804 0022 7A010000 		.4byte	.LVL49
 3805 0026 7E010000 		.4byte	.LVL50
 3806 002a 0300     		.2byte	0x3
 3807 002c 08       		.byte	0x8
 3808 002d AB       		.byte	0xab
 3809 002e 9F       		.byte	0x9f
 3810 002f 7E010000 		.4byte	.LVL50
 3811 0033 9A010000 		.4byte	.LVL52
 3812 0037 0100     		.2byte	0x1
 3813 0039 54       		.byte	0x54
 3814 003a 9C010000 		.4byte	.LVL53
 3815 003e A0010000 		.4byte	.LVL54
 3816 0042 0100     		.2byte	0x1
 3817 0044 54       		.byte	0x54
 3818 0045 00000000 		.4byte	0
 3819 0049 00000000 		.4byte	0
 3820              	.LLST1:
 3821 004d E2010000 		.4byte	.LVL58
 3822 0051 EA010000 		.4byte	.LVL59
 3823 0055 0500     		.2byte	0x5
 3824 0057 72       		.byte	0x72
 3825 0058 00       		.sleb128 0
 3826 0059 38       		.byte	0x38
 3827 005a 24       		.byte	0x24
 3828 005b 9F       		.byte	0x9f
 3829 005c EA010000 		.4byte	.LVL59
 3830 0060 F5010000 		.4byte	.LVL60-1
 3831 0064 0100     		.2byte	0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 106


 3832 0066 53       		.byte	0x53
 3833 0067 00000000 		.4byte	0
 3834 006b 00000000 		.4byte	0
 3835              	.LLST2:
 3836 006f 00000000 		.4byte	.LVL61
 3837 0073 08000000 		.4byte	.LVL62
 3838 0077 0100     		.2byte	0x1
 3839 0079 50       		.byte	0x50
 3840 007a 08000000 		.4byte	.LVL62
 3841 007e 6C000000 		.4byte	.LFE2
 3842 0082 0400     		.2byte	0x4
 3843 0084 F3       		.byte	0xf3
 3844 0085 01       		.uleb128 0x1
 3845 0086 50       		.byte	0x50
 3846 0087 9F       		.byte	0x9f
 3847 0088 00000000 		.4byte	0
 3848 008c 00000000 		.4byte	0
 3849              	.LLST3:
 3850 0090 00000000 		.4byte	.LVL61
 3851 0094 0B000000 		.4byte	.LVL63-1
 3852 0098 0100     		.2byte	0x1
 3853 009a 51       		.byte	0x51
 3854 009b 0B000000 		.4byte	.LVL63-1
 3855 009f 6C000000 		.4byte	.LFE2
 3856 00a3 0400     		.2byte	0x4
 3857 00a5 F3       		.byte	0xf3
 3858 00a6 01       		.uleb128 0x1
 3859 00a7 51       		.byte	0x51
 3860 00a8 9F       		.byte	0x9f
 3861 00a9 00000000 		.4byte	0
 3862 00ad 00000000 		.4byte	0
 3863              	.LLST4:
 3864 00b1 00000000 		.4byte	.LVL64
 3865 00b5 09000000 		.4byte	.LVL65-1
 3866 00b9 0100     		.2byte	0x1
 3867 00bb 50       		.byte	0x50
 3868 00bc 09000000 		.4byte	.LVL65-1
 3869 00c0 F4000000 		.4byte	.LFE3
 3870 00c4 0400     		.2byte	0x4
 3871 00c6 F3       		.byte	0xf3
 3872 00c7 01       		.uleb128 0x1
 3873 00c8 50       		.byte	0x50
 3874 00c9 9F       		.byte	0x9f
 3875 00ca 00000000 		.4byte	0
 3876 00ce 00000000 		.4byte	0
 3877              	.LLST5:
 3878 00d2 00000000 		.4byte	.LVL64
 3879 00d6 09000000 		.4byte	.LVL65-1
 3880 00da 0100     		.2byte	0x1
 3881 00dc 51       		.byte	0x51
 3882 00dd 09000000 		.4byte	.LVL65-1
 3883 00e1 F4000000 		.4byte	.LFE3
 3884 00e5 0400     		.2byte	0x4
 3885 00e7 F3       		.byte	0xf3
 3886 00e8 01       		.uleb128 0x1
 3887 00e9 51       		.byte	0x51
 3888 00ea 9F       		.byte	0x9f
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 107


 3889 00eb 00000000 		.4byte	0
 3890 00ef 00000000 		.4byte	0
 3891              	.LLST6:
 3892 00f3 0C000000 		.4byte	.LVL66
 3893 00f7 27000000 		.4byte	.LVL67-1
 3894 00fb 0100     		.2byte	0x1
 3895 00fd 50       		.byte	0x50
 3896 00fe 2A000000 		.4byte	.LVL68
 3897 0102 2C000000 		.4byte	.LVL69
 3898 0106 0100     		.2byte	0x1
 3899 0108 50       		.byte	0x50
 3900 0109 00000000 		.4byte	0
 3901 010d 00000000 		.4byte	0
 3902              	.LLST7:
 3903 0111 00000000 		.4byte	.LVL74
 3904 0115 07000000 		.4byte	.LVL75-1
 3905 0119 0100     		.2byte	0x1
 3906 011b 50       		.byte	0x50
 3907 011c 07000000 		.4byte	.LVL75-1
 3908 0120 F4000000 		.4byte	.LFE5
 3909 0124 0400     		.2byte	0x4
 3910 0126 F3       		.byte	0xf3
 3911 0127 01       		.uleb128 0x1
 3912 0128 50       		.byte	0x50
 3913 0129 9F       		.byte	0x9f
 3914 012a 00000000 		.4byte	0
 3915 012e 00000000 		.4byte	0
 3916              	.LLST8:
 3917 0132 0A000000 		.4byte	.LVL76
 3918 0136 21000000 		.4byte	.LVL77-1
 3919 013a 0100     		.2byte	0x1
 3920 013c 50       		.byte	0x50
 3921 013d 5A000000 		.4byte	.LVL78
 3922 0141 5D000000 		.4byte	.LVL79-1
 3923 0145 0100     		.2byte	0x1
 3924 0147 50       		.byte	0x50
 3925 0148 00000000 		.4byte	0
 3926 014c 00000000 		.4byte	0
 3927              	.LLST9:
 3928 0150 00000000 		.4byte	.LVL83
 3929 0154 07000000 		.4byte	.LVL84-1
 3930 0158 0100     		.2byte	0x1
 3931 015a 50       		.byte	0x50
 3932 015b 07000000 		.4byte	.LVL84-1
 3933 015f 30000000 		.4byte	.LFE6
 3934 0163 0400     		.2byte	0x4
 3935 0165 F3       		.byte	0xf3
 3936 0166 01       		.uleb128 0x1
 3937 0167 50       		.byte	0x50
 3938 0168 9F       		.byte	0x9f
 3939 0169 00000000 		.4byte	0
 3940 016d 00000000 		.4byte	0
 3941              	.LLST10:
 3942 0171 08000000 		.4byte	.LVL84
 3943 0175 23000000 		.4byte	.LVL86-1
 3944 0179 0100     		.2byte	0x1
 3945 017b 50       		.byte	0x50
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 108


 3946 017c 00000000 		.4byte	0
 3947 0180 00000000 		.4byte	0
 3948              	.LLST11:
 3949 0184 18000000 		.4byte	.LVL85
 3950 0188 28000000 		.4byte	.LVL87
 3951 018c 0100     		.2byte	0x1
 3952 018e 54       		.byte	0x54
 3953 018f 28000000 		.4byte	.LVL87
 3954 0193 30000000 		.4byte	.LFE6
 3955 0197 0100     		.2byte	0x1
 3956 0199 50       		.byte	0x50
 3957 019a 00000000 		.4byte	0
 3958 019e 00000000 		.4byte	0
 3959              	.LLST12:
 3960 01a2 00000000 		.4byte	.LVL88
 3961 01a6 11000000 		.4byte	.LVL89-1
 3962 01aa 0100     		.2byte	0x1
 3963 01ac 50       		.byte	0x50
 3964 01ad 11000000 		.4byte	.LVL89-1
 3965 01b1 5C000000 		.4byte	.LFE9
 3966 01b5 0400     		.2byte	0x4
 3967 01b7 F3       		.byte	0xf3
 3968 01b8 01       		.uleb128 0x1
 3969 01b9 50       		.byte	0x50
 3970 01ba 9F       		.byte	0x9f
 3971 01bb 00000000 		.4byte	0
 3972 01bf 00000000 		.4byte	0
 3973              	.LLST13:
 3974 01c3 00000000 		.4byte	.LVL91
 3975 01c7 11000000 		.4byte	.LVL92-1
 3976 01cb 0100     		.2byte	0x1
 3977 01cd 50       		.byte	0x50
 3978 01ce 11000000 		.4byte	.LVL92-1
 3979 01d2 5C000000 		.4byte	.LFE11
 3980 01d6 0400     		.2byte	0x4
 3981 01d8 F3       		.byte	0xf3
 3982 01d9 01       		.uleb128 0x1
 3983 01da 50       		.byte	0x50
 3984 01db 9F       		.byte	0x9f
 3985 01dc 00000000 		.4byte	0
 3986 01e0 00000000 		.4byte	0
 3987              		.section	.debug_aranges,"",%progbits
 3988 0000 94000000 		.4byte	0x94
 3989 0004 0200     		.2byte	0x2
 3990 0006 00000000 		.4byte	.Ldebug_info0
 3991 000a 04       		.byte	0x4
 3992 000b 00       		.byte	0
 3993 000c 0000     		.2byte	0
 3994 000e 0000     		.2byte	0
 3995 0010 00000000 		.4byte	.LFB12
 3996 0014 DC010000 		.4byte	.LFE12-.LFB12
 3997 0018 00000000 		.4byte	.LFB13
 3998 001c D8000000 		.4byte	.LFE13-.LFB13
 3999 0020 00000000 		.4byte	.LFB14
 4000 0024 A0000000 		.4byte	.LFE14-.LFB14
 4001 0028 00000000 		.4byte	.LFB7
 4002 002c 98000000 		.4byte	.LFE7-.LFB7
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 109


 4003 0030 00000000 		.4byte	.LFB15
 4004 0034 48000000 		.4byte	.LFE15-.LFB15
 4005 0038 00000000 		.4byte	.LFB8
 4006 003c 60000000 		.4byte	.LFE8-.LFB8
 4007 0040 00000000 		.4byte	.LFB0
 4008 0044 18020000 		.4byte	.LFE0-.LFB0
 4009 0048 00000000 		.4byte	.LFB1
 4010 004c 4C020000 		.4byte	.LFE1-.LFB1
 4011 0050 00000000 		.4byte	.LFB2
 4012 0054 6C000000 		.4byte	.LFE2-.LFB2
 4013 0058 00000000 		.4byte	.LFB3
 4014 005c F4000000 		.4byte	.LFE3-.LFB3
 4015 0060 00000000 		.4byte	.LFB5
 4016 0064 F4000000 		.4byte	.LFE5-.LFB5
 4017 0068 00000000 		.4byte	.LFB4
 4018 006c 0A000000 		.4byte	.LFE4-.LFB4
 4019 0070 00000000 		.4byte	.LFB6
 4020 0074 30000000 		.4byte	.LFE6-.LFB6
 4021 0078 00000000 		.4byte	.LFB9
 4022 007c 5C000000 		.4byte	.LFE9-.LFB9
 4023 0080 00000000 		.4byte	.LFB10
 4024 0084 2C000000 		.4byte	.LFE10-.LFB10
 4025 0088 00000000 		.4byte	.LFB11
 4026 008c 5C000000 		.4byte	.LFE11-.LFB11
 4027 0090 00000000 		.4byte	0
 4028 0094 00000000 		.4byte	0
 4029              		.section	.debug_ranges,"",%progbits
 4030              	.Ldebug_ranges0:
 4031 0000 00000000 		.4byte	.LFB12
 4032 0004 DC010000 		.4byte	.LFE12
 4033 0008 00000000 		.4byte	.LFB13
 4034 000c D8000000 		.4byte	.LFE13
 4035 0010 00000000 		.4byte	.LFB14
 4036 0014 A0000000 		.4byte	.LFE14
 4037 0018 00000000 		.4byte	.LFB7
 4038 001c 98000000 		.4byte	.LFE7
 4039 0020 00000000 		.4byte	.LFB15
 4040 0024 48000000 		.4byte	.LFE15
 4041 0028 00000000 		.4byte	.LFB8
 4042 002c 60000000 		.4byte	.LFE8
 4043 0030 00000000 		.4byte	.LFB0
 4044 0034 18020000 		.4byte	.LFE0
 4045 0038 00000000 		.4byte	.LFB1
 4046 003c 4C020000 		.4byte	.LFE1
 4047 0040 00000000 		.4byte	.LFB2
 4048 0044 6C000000 		.4byte	.LFE2
 4049 0048 00000000 		.4byte	.LFB3
 4050 004c F4000000 		.4byte	.LFE3
 4051 0050 00000000 		.4byte	.LFB5
 4052 0054 F4000000 		.4byte	.LFE5
 4053 0058 00000000 		.4byte	.LFB4
 4054 005c 0A000000 		.4byte	.LFE4
 4055 0060 00000000 		.4byte	.LFB6
 4056 0064 30000000 		.4byte	.LFE6
 4057 0068 00000000 		.4byte	.LFB9
 4058 006c 5C000000 		.4byte	.LFE9
 4059 0070 00000000 		.4byte	.LFB10
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 110


 4060 0074 2C000000 		.4byte	.LFE10
 4061 0078 00000000 		.4byte	.LFB11
 4062 007c 5C000000 		.4byte	.LFE11
 4063 0080 00000000 		.4byte	0
 4064 0084 00000000 		.4byte	0
 4065              		.section	.debug_line,"",%progbits
 4066              	.Ldebug_line0:
 4067 0000 63030000 		.section	.debug_str,"MS",%progbits,1
 4067      02006300 
 4067      00000201 
 4067      FB0E0D00 
 4067      01010101 
 4068              	.LASF89:
 4069 0000 43795664 		.ascii	"CyVdLvAnalogDisable\000"
 4069      4C76416E 
 4069      616C6F67 
 4069      44697361 
 4069      626C6500 
 4070              	.LASF10:
 4071 0014 75696E74 		.ascii	"uint16\000"
 4071      313600
 4072              	.LASF102:
 4073 001b 4379494D 		.ascii	"CyIMO_Start\000"
 4073      4F5F5374 
 4073      61727400 
 4074              	.LASF60:
 4075 0027 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 4075      48696253 
 4075      6C705265 
 4075      73746F72 
 4075      6500
 4076              	.LASF44:
 4077 0039 77616B65 		.ascii	"wakeupTrim0\000"
 4077      75705472 
 4077      696D3000 
 4078              	.LASF45:
 4079 0045 77616B65 		.ascii	"wakeupTrim1\000"
 4079      75705472 
 4079      696D3100 
 4080              	.LASF46:
 4081 0051 77616B65 		.ascii	"wakeupTrim3\000"
 4081      75705472 
 4081      696D3300 
 4082              	.LASF21:
 4083 005d 6D617374 		.ascii	"masterClkSrc\000"
 4083      6572436C 
 4083      6B537263 
 4083      00
 4084              	.LASF58:
 4085 006a 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 4085      4D5F4241 
 4085      434B5550 
 4085      5F535452 
 4085      55435400 
 4086              	.LASF116:
 4087 007e 43795854 		.ascii	"CyXTAL_32KHZ_Start\000"
 4087      414C5F33 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 111


 4087      324B485A 
 4087      5F537461 
 4087      727400
 4088              	.LASF29:
 4089 0091 636C6B53 		.ascii	"clkSyncDiv\000"
 4089      796E6344 
 4089      697600
 4090              	.LASF66:
 4091 009c 4379506D 		.ascii	"CyPmRestoreClocks\000"
 4091      52657374 
 4091      6F726543 
 4091      6C6F636B 
 4091      7300
 4092              	.LASF7:
 4093 00ae 6C6F6E67 		.ascii	"long long unsigned int\000"
 4093      206C6F6E 
 4093      6720756E 
 4093      7369676E 
 4093      65642069 
 4094              	.LASF61:
 4095 00c5 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 4095      4876694C 
 4095      76695361 
 4095      76654469 
 4095      7361626C 
 4096              	.LASF79:
 4097 00db 746D7053 		.ascii	"tmpStatus\000"
 4097      74617475 
 4097      7300
 4098              	.LASF51:
 4099 00e5 6C766961 		.ascii	"lviaTrip\000"
 4099      54726970 
 4099      00
 4100              	.LASF23:
 4101 00ee 696D6F55 		.ascii	"imoUsbClk\000"
 4101      7362436C 
 4101      6B00
 4102              	.LASF83:
 4103 00f8 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 4103      46747753 
 4103      6574496E 
 4103      74657276 
 4103      616C00
 4104              	.LASF52:
 4105 010b 68766961 		.ascii	"hviaEn\000"
 4105      456E00
 4106              	.LASF92:
 4107 0112 43795664 		.ascii	"CyVdLvDigitEnable\000"
 4107      4C764469 
 4107      67697445 
 4107      6E61626C 
 4107      6500
 4108              	.LASF37:
 4109 0124 696C6F50 		.ascii	"iloPowerMode\000"
 4109      6F776572 
 4109      4D6F6465 
 4109      00
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 112


 4110              	.LASF6:
 4111 0131 6C6F6E67 		.ascii	"long long int\000"
 4111      206C6F6E 
 4111      6720696E 
 4111      7400
 4112              	.LASF0:
 4113 013f 7369676E 		.ascii	"signed char\000"
 4113      65642063 
 4113      68617200 
 4114              	.LASF30:
 4115 014b 636C6B42 		.ascii	"clkBusDiv\000"
 4115      75734469 
 4115      7600
 4116              	.LASF74:
 4117 0155 696E7465 		.ascii	"interruptState\000"
 4117      72727570 
 4117      74537461 
 4117      746500
 4118              	.LASF95:
 4119 0164 4379494C 		.ascii	"CyILO_Start1K\000"
 4119      4F5F5374 
 4119      61727431 
 4119      4B00
 4120              	.LASF28:
 4121 0172 696D6F32 		.ascii	"imo2x\000"
 4121      7800
 4122              	.LASF4:
 4123 0178 6C6F6E67 		.ascii	"long int\000"
 4123      20696E74 
 4123      00
 4124              	.LASF63:
 4125 0181 4379506D 		.ascii	"CyPmHviLviRestore\000"
 4125      4876694C 
 4125      76695265 
 4125      73746F72 
 4125      6500
 4126              	.LASF9:
 4127 0193 75696E74 		.ascii	"uint8\000"
 4127      3800
 4128              	.LASF112:
 4129 0199 4379504C 		.ascii	"CyPLL_OUT_Start\000"
 4129      4C5F4F55 
 4129      545F5374 
 4129      61727400 
 4130              	.LASF103:
 4131 01a9 43794465 		.ascii	"CyDelayUs\000"
 4131      6C617955 
 4131      7300
 4132              	.LASF13:
 4133 01b3 646F7562 		.ascii	"double\000"
 4133      6C6500
 4134              	.LASF11:
 4135 01ba 75696E74 		.ascii	"uint32\000"
 4135      333200
 4136              	.LASF32:
 4137 01c1 786D687A 		.ascii	"xmhzEnableState\000"
 4137      456E6162 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 113


 4137      6C655374 
 4137      61746500 
 4138              	.LASF64:
 4139 01d1 4379506D 		.ascii	"CyPmHibRestore\000"
 4139      48696252 
 4139      6573746F 
 4139      726500
 4140              	.LASF77:
 4141 01e0 6D61736B 		.ascii	"mask\000"
 4141      00
 4142              	.LASF55:
 4143 01e5 696D6F41 		.ascii	"imoActFreq\000"
 4143      63744672 
 4143      657100
 4144              	.LASF8:
 4145 01f0 756E7369 		.ascii	"unsigned int\000"
 4145      676E6564 
 4145      20696E74 
 4145      00
 4146              	.LASF47:
 4147 01fd 73636374 		.ascii	"scctData\000"
 4147      44617461 
 4147      00
 4148              	.LASF104:
 4149 0206 4379494D 		.ascii	"CyIMO_SetSource\000"
 4149      4F5F5365 
 4149      74536F75 
 4149      72636500 
 4150              	.LASF22:
 4151 0216 696D6F46 		.ascii	"imoFreq\000"
 4151      72657100 
 4152              	.LASF5:
 4153 021e 6C6F6E67 		.ascii	"long unsigned int\000"
 4153      20756E73 
 4153      69676E65 
 4153      6420696E 
 4153      7400
 4154              	.LASF48:
 4155 0230 6C766964 		.ascii	"lvidEn\000"
 4155      456E00
 4156              	.LASF35:
 4157 0237 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 4157      436C6F63 
 4157      6B426163 
 4157      6B757053 
 4157      74727563 
 4158              	.LASF114:
 4159 024d 4379456E 		.ascii	"CyEnterCriticalSection\000"
 4159      74657243 
 4159      72697469 
 4159      63616C53 
 4159      65637469 
 4160              	.LASF36:
 4161 0264 6379506D 		.ascii	"cyPmBackupStruct\000"
 4161      4261636B 
 4161      75705374 
 4161      72756374 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 114


 4161      00
 4162              	.LASF91:
 4163 0275 4379494C 		.ascii	"CyILO_SetPowerMode\000"
 4163      4F5F5365 
 4163      74506F77 
 4163      65724D6F 
 4163      646500
 4164              	.LASF113:
 4165 0288 4379494D 		.ascii	"CyIMO_Stop\000"
 4165      4F5F5374 
 4165      6F7000
 4166              	.LASF34:
 4167 0293 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4167      4D5F434C 
 4167      4F434B5F 
 4167      4241434B 
 4167      55505F53 
 4168              	.LASF3:
 4169 02ad 73686F72 		.ascii	"short unsigned int\000"
 4169      7420756E 
 4169      7369676E 
 4169      65642069 
 4169      6E7400
 4170              	.LASF81:
 4171 02c0 63747749 		.ascii	"ctwInterval\000"
 4171      6E746572 
 4171      76616C00 
 4172              	.LASF90:
 4173 02cc 43795664 		.ascii	"CyVdHvAnalogDisable\000"
 4173      4876416E 
 4173      616C6F67 
 4173      44697361 
 4173      626C6500 
 4174              	.LASF98:
 4175 02e0 43794D61 		.ascii	"CyMasterClk_SetSource\000"
 4175      73746572 
 4175      436C6B5F 
 4175      53657453 
 4175      6F757263 
 4176              	.LASF118:
 4177 02f6 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 4177      72617465 
 4177      645F536F 
 4177      75726365 
 4177      5C50536F 
 4178              	.LASF41:
 4179 0314 77616B65 		.ascii	"wakeupCfg0\000"
 4179      75704366 
 4179      673000
 4180              	.LASF42:
 4181 031f 77616B65 		.ascii	"wakeupCfg1\000"
 4181      75704366 
 4181      673100
 4182              	.LASF43:
 4183 032a 77616B65 		.ascii	"wakeupCfg2\000"
 4183      75704366 
 4183      673200
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 115


 4184              	.LASF68:
 4185 0335 636C6B42 		.ascii	"clkBusDivTmp\000"
 4185      75734469 
 4185      76546D70 
 4185      00
 4186              	.LASF57:
 4187 0342 626F6F73 		.ascii	"boostRefExt\000"
 4187      74526566 
 4187      45787400 
 4188              	.LASF27:
 4189 034e 636C6B49 		.ascii	"clkImoSrc\000"
 4189      6D6F5372 
 4189      6300
 4190              	.LASF65:
 4191 0358 4379506D 		.ascii	"CyPmSaveClocks\000"
 4191      53617665 
 4191      436C6F63 
 4191      6B7300
 4192              	.LASF110:
 4193 0367 43795854 		.ascii	"CyXTAL_Start\000"
 4193      414C5F53 
 4193      74617274 
 4193      00
 4194              	.LASF40:
 4195 0374 736C7054 		.ascii	"slpTrBypass\000"
 4195      72427970 
 4195      61737300 
 4196              	.LASF18:
 4197 0380 73697A65 		.ascii	"sizetype\000"
 4197      74797065 
 4197      00
 4198              	.LASF75:
 4199 0389 4379506D 		.ascii	"CyPmHibernateEx\000"
 4199      48696265 
 4199      726E6174 
 4199      65457800 
 4200              	.LASF17:
 4201 0399 6C6F6E67 		.ascii	"long double\000"
 4201      20646F75 
 4201      626C6500 
 4202              	.LASF69:
 4203 03a5 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4203      496D6F46 
 4203      7265714D 
 4203      687A3252 
 4203      656700
 4204              	.LASF19:
 4205 03b8 656E436C 		.ascii	"enClkA\000"
 4205      6B4100
 4206              	.LASF20:
 4207 03bf 656E436C 		.ascii	"enClkD\000"
 4207      6B4400
 4208              	.LASF96:
 4209 03c6 4379494C 		.ascii	"CyILO_Start100K\000"
 4209      4F5F5374 
 4209      61727431 
 4209      30304B00 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 116


 4210              	.LASF72:
 4211 03d6 77616B65 		.ascii	"wakeupSource\000"
 4211      7570536F 
 4211      75726365 
 4211      00
 4212              	.LASF100:
 4213 03e3 4379504C 		.ascii	"CyPLL_OUT_Stop\000"
 4213      4C5F4F55 
 4213      545F5374 
 4213      6F7000
 4214              	.LASF106:
 4215 03f2 43794D61 		.ascii	"CyMasterClk_SetDivider\000"
 4215      73746572 
 4215      436C6B5F 
 4215      53657444 
 4215      69766964 
 4216              	.LASF26:
 4217 0409 696D6F43 		.ascii	"imoClkSrc\000"
 4217      6C6B5372 
 4217      6300
 4218              	.LASF12:
 4219 0413 666C6F61 		.ascii	"float\000"
 4219      7400
 4220              	.LASF115:
 4221 0419 43794578 		.ascii	"CyExitCriticalSection\000"
 4221      69744372 
 4221      69746963 
 4221      616C5365 
 4221      6374696F 
 4222              	.LASF73:
 4223 042f 4379506D 		.ascii	"CyPmSleep\000"
 4223      536C6565 
 4223      7000
 4224              	.LASF53:
 4225 0439 6C766964 		.ascii	"lvidRst\000"
 4225      52737400 
 4226              	.LASF70:
 4227 0441 4379506D 		.ascii	"CyPmAltAct\000"
 4227      416C7441 
 4227      637400
 4228              	.LASF109:
 4229 044c 43794465 		.ascii	"CyDelayCycles\000"
 4229      6C617943 
 4229      79636C65 
 4229      7300
 4230              	.LASF16:
 4231 045a 72656738 		.ascii	"reg8\000"
 4231      00
 4232              	.LASF99:
 4233 045f 43794861 		.ascii	"CyHalt\000"
 4233      6C7400
 4234              	.LASF82:
 4235 0466 4379506D 		.ascii	"CyPmOppsSet\000"
 4235      4F707073 
 4235      53657400 
 4236              	.LASF1:
 4237 0472 756E7369 		.ascii	"unsigned char\000"
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 117


 4237      676E6564 
 4237      20636861 
 4237      7200
 4238              	.LASF86:
 4239 0480 6379506D 		.ascii	"cyPmClockBackup\000"
 4239      436C6F63 
 4239      6B426163 
 4239      6B757000 
 4240              	.LASF31:
 4241 0490 706C6C45 		.ascii	"pllEnableState\000"
 4241      6E61626C 
 4241      65537461 
 4241      746500
 4242              	.LASF38:
 4243 049f 696C6F31 		.ascii	"ilo1kEnable\000"
 4243      6B456E61 
 4243      626C6500 
 4244              	.LASF2:
 4245 04ab 73686F72 		.ascii	"short int\000"
 4245      7420696E 
 4245      7400
 4246              	.LASF59:
 4247 04b5 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4247      48696253 
 4247      6C705361 
 4247      76655365 
 4247      7400
 4248              	.LASF117:
 4249 04c7 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4249      43313120 
 4249      352E342E 
 4249      31203230 
 4249      31363036 
 4250 04fa 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 4250      20726576 
 4250      6973696F 
 4250      6E203233 
 4250      37373135 
 4251 052d 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 4251      66756E63 
 4251      74696F6E 
 4251      2D736563 
 4251      74696F6E 
 4252              	.LASF39:
 4253 0555 696C6F31 		.ascii	"ilo100kEnable\000"
 4253      30306B45 
 4253      6E61626C 
 4253      6500
 4254              	.LASF14:
 4255 0563 63686172 		.ascii	"char\000"
 4255      00
 4256              	.LASF105:
 4257 0568 4379494D 		.ascii	"CyIMO_DisableDoubler\000"
 4257      4F5F4469 
 4257      7361626C 
 4257      65446F75 
 4257      626C6572 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 118


 4258              	.LASF88:
 4259 057d 43795664 		.ascii	"CyVdLvDigitDisable\000"
 4259      4C764469 
 4259      67697444 
 4259      69736162 
 4259      6C6500
 4260              	.LASF56:
 4261 0590 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4261      63744672 
 4261      65713132 
 4261      4D687A00 
 4262              	.LASF76:
 4263 05a0 4379506D 		.ascii	"CyPmHibernate\000"
 4263      48696265 
 4263      726E6174 
 4263      6500
 4264              	.LASF97:
 4265 05ae 4379466C 		.ascii	"CyFlash_SetWaitCycles\000"
 4265      6173685F 
 4265      53657457 
 4265      61697443 
 4265      79636C65 
 4266              	.LASF84:
 4267 05c4 66747749 		.ascii	"ftwInterval\000"
 4267      6E746572 
 4267      76616C00 
 4268              	.LASF87:
 4269 05d0 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4269      496D6F46 
 4269      72657152 
 4269      6567324D 
 4269      687A00
 4270              	.LASF120:
 4271 05e3 4379506D 		.ascii	"CyPmReadStatus\000"
 4271      52656164 
 4271      53746174 
 4271      757300
 4272              	.LASF107:
 4273 05f2 43794275 		.ascii	"CyBusClk_SetDivider\000"
 4273      73436C6B 
 4273      5F536574 
 4273      44697669 
 4273      64657200 
 4274              	.LASF33:
 4275 0606 636C6B44 		.ascii	"clkDistDelay\000"
 4275      69737444 
 4275      656C6179 
 4275      00
 4276              	.LASF80:
 4277 0613 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4277      43747753 
 4277      6574496E 
 4277      74657276 
 4277      616C00
 4278              	.LASF67:
 4279 0626 73746174 		.ascii	"status\000"
 4279      757300
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 119


 4280              	.LASF119:
 4281 062d 433A5C55 		.ascii	"C:\\Users\\HPz420\\Documents\\GitHub\\Retro-Compute"
 4281      73657273 
 4281      5C48507A 
 4281      3432305C 
 4281      446F6375 
 4282 065b 72735C5A 		.ascii	"rs\\Z80\\PSOC\\PSOC_Design_Files\\Z80-PSoC-3-Chips\\"
 4282      38305C50 
 4282      534F435C 
 4282      50534F43 
 4282      5F446573 
 4283 068a 5A38305F 		.ascii	"Z80_3Pin.cydsn\000"
 4283      3350696E 
 4283      2E637964 
 4283      736E00
 4284              	.LASF50:
 4285 0699 6C766961 		.ascii	"lviaEn\000"
 4285      456E00
 4286              	.LASF101:
 4287 06a0 4379494D 		.ascii	"CyIMO_SetFreq\000"
 4287      4F5F5365 
 4287      74467265 
 4287      7100
 4288              	.LASF111:
 4289 06ae 4379494D 		.ascii	"CyIMO_EnableDoubler\000"
 4289      4F5F456E 
 4289      61626C65 
 4289      446F7562 
 4289      6C657200 
 4290              	.LASF62:
 4291 06c2 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4291      48696253 
 4291      61766553 
 4291      657400
 4292              	.LASF71:
 4293 06d1 77616B65 		.ascii	"wakeupTime\000"
 4293      75705469 
 4293      6D6500
 4294              	.LASF93:
 4295 06dc 43795664 		.ascii	"CyVdLvAnalogEnable\000"
 4295      4C76416E 
 4295      616C6F67 
 4295      456E6162 
 4295      6C6500
 4296              	.LASF15:
 4297 06ef 63797374 		.ascii	"cystatus\000"
 4297      61747573 
 4297      00
 4298              	.LASF24:
 4299 06f8 666C6173 		.ascii	"flashWaitCycles\000"
 4299      68576169 
 4299      74437963 
 4299      6C657300 
 4300              	.LASF54:
 4301 0708 6C766961 		.ascii	"lviaRst\000"
 4301      52737400 
 4302              	.LASF94:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\ccEiNivg.s 			page 120


 4303 0710 43795664 		.ascii	"CyVdHvAnalogEnable\000"
 4303      4876416E 
 4303      616C6F67 
 4303      456E6162 
 4303      6C6500
 4304              	.LASF108:
 4305 0723 43795854 		.ascii	"CyXTAL_Stop\000"
 4305      414C5F53 
 4305      746F7000 
 4306              	.LASF85:
 4307 072f 6379506D 		.ascii	"cyPmBackup\000"
 4307      4261636B 
 4307      757000
 4308              	.LASF49:
 4309 073a 6C766964 		.ascii	"lvidTrip\000"
 4309      54726970 
 4309      00
 4310              	.LASF25:
 4311 0743 696D6F45 		.ascii	"imoEnable\000"
 4311      6E61626C 
 4311      6500
 4312              	.LASF78:
 4313 074d 696E7465 		.ascii	"interruptStatus\000"
 4313      72727570 
 4313      74537461 
 4313      74757300 
 4314              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
