
*** Running vivado
    with args -log Adc3444_TCP_axi_dna_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adc3444_TCP_axi_dna_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Adc3444_TCP_axi_dna_0_0.tcl -notrace
Command: synth_design -top Adc3444_TCP_axi_dna_0_0 -part xc7z030fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18604 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dna with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dna with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dna with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:57]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 428.531 ; gain = 112.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adc3444_TCP_axi_dna_0_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_axi_dna_0_0/synth/Adc3444_TCP_axi_dna_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dna' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:11]
	Parameter family bound to: 7Series - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter VALID_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter WORD_WIDTH bound to: 4 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b000010000001000000011000001000000010100000110000001110000 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3032]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rvalid_pipe_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:155]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rdata_pipe_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:174]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:78]
WARNING: [Synth 8-6014] Unused sequential element s_axil_wready_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:78]
INFO: [Synth 8-256] done synthesizing module 'axi_dna' (2#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/9285/axi_dna.v:11]
INFO: [Synth 8-256] done synthesizing module 'Adc3444_TCP_axi_dna_0_0' (3#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_axi_dna_0_0/synth/Adc3444_TCP_axi_dna_0_0.v:56]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[15]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[14]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[13]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[12]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[11]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[10]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[9]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[8]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[7]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[6]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[5]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[4]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[3]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[2]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[31]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[30]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[29]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[28]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[27]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[26]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[25]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[24]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[23]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[22]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[21]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[20]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[19]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[18]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[17]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[16]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[15]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[14]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[13]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[12]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[11]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[10]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[9]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[8]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[7]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[6]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[5]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[4]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[3]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[2]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[1]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wdata[0]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi_dna has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 460.367 ; gain = 144.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 460.367 ; gain = 144.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 842.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 842.738 ; gain = 526.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 842.738 ; gain = 526.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 842.738 ; gain = 526.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 842.738 ; gain = 526.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design Adc3444_TCP_axi_dna_0_0 has port s_axil_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_axi_dna_0_0 has port s_axil_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_axi_dna_0_0 has port s_axil_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_axi_dna_0_0 has port s_axil_rresp[0] driven by constant 0
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[15]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[14]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[13]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[12]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[11]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[10]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[9]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[8]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[7]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[6]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[5]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[4]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[3]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[2]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[31]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[30]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[29]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[28]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[27]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[26]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[25]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[24]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[23]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[22]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[21]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[20]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[19]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[18]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[17]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[16]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[15]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[14]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[13]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[12]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[11]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[10]
WARNING: [Synth 8-3331] design Adc3444_TCP_axi_dna_0_0 has unconnected port s_axil_wdata[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[64]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[65]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[66]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[67]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[68]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[69]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[70]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[71]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[72]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[73]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[74]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[75]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[76]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[77]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[78]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[79]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[80]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[81]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[82]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[83]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[84]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[85]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[86]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[87]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[88]' (FDRE) to 'inst/dna_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[57]' (FDRE) to 'inst/dna_reg_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[89]' (FDRE) to 'inst/dna_reg_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[58]' (FDRE) to 'inst/dna_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[90]' (FDRE) to 'inst/dna_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[59]' (FDRE) to 'inst/dna_reg_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[91]' (FDRE) to 'inst/dna_reg_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[60]' (FDRE) to 'inst/dna_reg_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[92]' (FDRE) to 'inst/dna_reg_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[61]' (FDRE) to 'inst/dna_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[93]' (FDRE) to 'inst/dna_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[62]' (FDRE) to 'inst/dna_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[94]' (FDRE) to 'inst/dna_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/dna_reg_reg[63]' (FDRE) to 'inst/dna_reg_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dna_reg_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[0]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[0]' (FD) to 'inst/rFPGADNA3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[1]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[1]' (FD) to 'inst/rFPGADNA3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[2]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/rFPGADNA3_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[3]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[3]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[4]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[4]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[5]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[5]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[6]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[6]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[7]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[7]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[8]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[8]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[9]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[9]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[10]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[10]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[11]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[11]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[12]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[12]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[13]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[13]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[14]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[14]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[15]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[15]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[16]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[16]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[17]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[17]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[18]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[18]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[19]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[19]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[20]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[20]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[21]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[21]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[22]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[22]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[23]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[23]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[24]' (FDR) to 'inst/rFPGADNA1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[24]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA1_reg[25]' (FDR) to 'inst/rFPGADNA1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[25]' (FDR) to 'inst/rFPGADNA1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[25]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA1_reg[26]' (FDR) to 'inst/rFPGADNA1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[26]' (FDR) to 'inst/rFPGADNA1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[26]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA1_reg[27]' (FDR) to 'inst/rFPGADNA1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[27]' (FDR) to 'inst/rFPGADNA1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[27]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA1_reg[28]' (FDR) to 'inst/rFPGADNA1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA2_reg[28]' (FDR) to 'inst/rFPGADNA1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA3_reg[28]' (FD) to 'inst/rFPGADNA3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rFPGADNA1_reg[29]' (FDR) to 'inst/rFPGADNA1_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rFPGADNA3_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/rFPGADNA3_reg[31]) is unused and will be removed from module Adc3444_TCP_axi_dna_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rFPGADNA3_reg[2]) is unused and will be removed from module Adc3444_TCP_axi_dna_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dna_reg_reg[95]) is unused and will be removed from module Adc3444_TCP_axi_dna_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rFPGADNA2_reg[31]) is unused and will be removed from module Adc3444_TCP_axi_dna_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 842.738 ; gain = 526.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 845.090 ; gain = 528.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 845.238 ; gain = 529.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |DNA_PORT |     1|
|3     |LUT1     |     1|
|4     |LUT4     |    15|
|5     |LUT5     |    40|
|6     |LUT6     |     2|
|7     |FDRE     |   184|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   251|
|2     |  inst   |axi_dna |   251|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 865.062 ; gain = 548.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 865.062 ; gain = 166.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 865.062 ; gain = 548.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 866.719 ; gain = 562.012
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_axi_dna_0_0_synth_1/Adc3444_TCP_axi_dna_0_0.dcp' has been generated.
