0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise1/full_adder/full_adder.sim/sim_1/impl/timing/xsim/tb_full_adder_time_impl.v,1677756702,verilog,,,,full_adder;glbl,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise1/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.vhd,1676887691,vhdl,,,,tb_full_adder,,,,,,,,
