#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 O.76xd
#Current Working Directory:
#:D   X:\Ec551_Lab1
#Date/Time:
#:T   Fri Sep 28 13:09:50 2012
#------------------------------
	#Reading Add_half_0_delay.ncd...
	#Loading device for application Rf_Device from file '6slx16.nph' in environment C:\Xilinx\13.3\ISE_DS\ISE\.
	#   "Add_half_0_delay" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
	#Design creation date: 2012.09.28.17.07.15
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
