
easy-phi_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c144  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008c144  0008c144  00014144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae0  20070000  0008c14c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000114c  20070ae0  0008cc2c  00018ae0  2**2
                  ALLOC
  4 .stack        00002004  20071c2c  0008dd78  00018ae0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018ae0  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00018b09  2**0
                  CONTENTS, READONLY
  7 .debug_info   00029161  00000000  00000000  00018b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00007b39  00000000  00000000  00041cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00016118  00000000  00000000  00049814  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001920  00000000  00000000  0005f930  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001d58  00000000  00000000  00061250  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000235d0  00000000  00000000  00062fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0002bcd8  00000000  00000000  00086578  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00079521  00000000  00000000  000b2250  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003760  00000000  00000000  0012b774  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20073c30 	.word	0x20073c30
   80004:	000888a9 	.word	0x000888a9
   80008:	000888a5 	.word	0x000888a5
   8000c:	00083f29 	.word	0x00083f29
   80010:	000888a5 	.word	0x000888a5
   80014:	000888a5 	.word	0x000888a5
   80018:	000888a5 	.word	0x000888a5
	...
   8002c:	000888a5 	.word	0x000888a5
   80030:	000888a5 	.word	0x000888a5
   80034:	00000000 	.word	0x00000000
   80038:	000888a5 	.word	0x000888a5
   8003c:	000888a5 	.word	0x000888a5
   80040:	000888a5 	.word	0x000888a5
   80044:	000888a5 	.word	0x000888a5
   80048:	000888a5 	.word	0x000888a5
   8004c:	000888a5 	.word	0x000888a5
   80050:	000888a5 	.word	0x000888a5
   80054:	000888a5 	.word	0x000888a5
   80058:	000888a5 	.word	0x000888a5
   8005c:	000888a5 	.word	0x000888a5
   80060:	000888a5 	.word	0x000888a5
   80064:	000888a5 	.word	0x000888a5
   80068:	00000000 	.word	0x00000000
   8006c:	00086655 	.word	0x00086655
   80070:	00086671 	.word	0x00086671
   80074:	0008668d 	.word	0x0008668d
   80078:	000866a9 	.word	0x000866a9
	...
   80084:	000888a5 	.word	0x000888a5
   80088:	000888a5 	.word	0x000888a5
   8008c:	000888a5 	.word	0x000888a5
   80090:	000888a5 	.word	0x000888a5
   80094:	000888a5 	.word	0x000888a5
   80098:	000888a5 	.word	0x000888a5
   8009c:	000888a5 	.word	0x000888a5
   800a0:	000888a5 	.word	0x000888a5
   800a4:	00000000 	.word	0x00000000
   800a8:	000888a5 	.word	0x000888a5
   800ac:	000888a5 	.word	0x000888a5
   800b0:	000888a5 	.word	0x000888a5
   800b4:	000888a5 	.word	0x000888a5
   800b8:	000888a5 	.word	0x000888a5
   800bc:	000888a5 	.word	0x000888a5
   800c0:	000888a5 	.word	0x000888a5
   800c4:	000888a5 	.word	0x000888a5
   800c8:	000888a5 	.word	0x000888a5
   800cc:	000888a5 	.word	0x000888a5
   800d0:	000888a5 	.word	0x000888a5
   800d4:	000888a5 	.word	0x000888a5
   800d8:	000888a5 	.word	0x000888a5
   800dc:	000888a5 	.word	0x000888a5
   800e0:	000871d1 	.word	0x000871d1
   800e4:	000888a5 	.word	0x000888a5
   800e8:	000888a5 	.word	0x000888a5
   800ec:	000888a5 	.word	0x000888a5
   800f0:	000888a5 	.word	0x000888a5

000800f4 <deregister_tm_clones>:
   800f4:	b508      	push	{r3, lr}
   800f6:	4805      	ldr	r0, [pc, #20]	; (8010c <deregister_tm_clones+0x18>)
   800f8:	4b05      	ldr	r3, [pc, #20]	; (80110 <deregister_tm_clones+0x1c>)
   800fa:	1a19      	subs	r1, r3, r0
   800fc:	2906      	cmp	r1, #6
   800fe:	d800      	bhi.n	80102 <deregister_tm_clones+0xe>
   80100:	bd08      	pop	{r3, pc}
   80102:	4a04      	ldr	r2, [pc, #16]	; (80114 <deregister_tm_clones+0x20>)
   80104:	2a00      	cmp	r2, #0
   80106:	d0fb      	beq.n	80100 <deregister_tm_clones+0xc>
   80108:	4790      	blx	r2
   8010a:	e7f9      	b.n	80100 <deregister_tm_clones+0xc>
   8010c:	0008c14c 	.word	0x0008c14c
   80110:	0008c14f 	.word	0x0008c14f
   80114:	00000000 	.word	0x00000000

00080118 <register_tm_clones>:
   80118:	b508      	push	{r3, lr}
   8011a:	4807      	ldr	r0, [pc, #28]	; (80138 <register_tm_clones+0x20>)
   8011c:	4b07      	ldr	r3, [pc, #28]	; (8013c <register_tm_clones+0x24>)
   8011e:	1a19      	subs	r1, r3, r0
   80120:	108a      	asrs	r2, r1, #2
   80122:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
   80126:	1059      	asrs	r1, r3, #1
   80128:	d100      	bne.n	8012c <register_tm_clones+0x14>
   8012a:	bd08      	pop	{r3, pc}
   8012c:	4a04      	ldr	r2, [pc, #16]	; (80140 <register_tm_clones+0x28>)
   8012e:	2a00      	cmp	r2, #0
   80130:	d0fb      	beq.n	8012a <register_tm_clones+0x12>
   80132:	4790      	blx	r2
   80134:	e7f9      	b.n	8012a <register_tm_clones+0x12>
   80136:	bf00      	nop
   80138:	0008c14c 	.word	0x0008c14c
   8013c:	0008c14c 	.word	0x0008c14c
   80140:	00000000 	.word	0x00000000

00080144 <__do_global_dtors_aux>:
   80144:	b510      	push	{r4, lr}
   80146:	4c06      	ldr	r4, [pc, #24]	; (80160 <__do_global_dtors_aux+0x1c>)
   80148:	7823      	ldrb	r3, [r4, #0]
   8014a:	b943      	cbnz	r3, 8015e <__do_global_dtors_aux+0x1a>
   8014c:	f7ff ffd2 	bl	800f4 <deregister_tm_clones>
   80150:	4804      	ldr	r0, [pc, #16]	; (80164 <__do_global_dtors_aux+0x20>)
   80152:	b110      	cbz	r0, 8015a <__do_global_dtors_aux+0x16>
   80154:	4804      	ldr	r0, [pc, #16]	; (80168 <__do_global_dtors_aux+0x24>)
   80156:	f3af 8000 	nop.w
   8015a:	2101      	movs	r1, #1
   8015c:	7021      	strb	r1, [r4, #0]
   8015e:	bd10      	pop	{r4, pc}
   80160:	20070ae0 	.word	0x20070ae0
   80164:	00000000 	.word	0x00000000
   80168:	0008c14c 	.word	0x0008c14c

0008016c <frame_dummy>:
   8016c:	b508      	push	{r3, lr}
   8016e:	4b08      	ldr	r3, [pc, #32]	; (80190 <frame_dummy+0x24>)
   80170:	b11b      	cbz	r3, 8017a <frame_dummy+0xe>
   80172:	4808      	ldr	r0, [pc, #32]	; (80194 <frame_dummy+0x28>)
   80174:	4908      	ldr	r1, [pc, #32]	; (80198 <frame_dummy+0x2c>)
   80176:	f3af 8000 	nop.w
   8017a:	4808      	ldr	r0, [pc, #32]	; (8019c <frame_dummy+0x30>)
   8017c:	6801      	ldr	r1, [r0, #0]
   8017e:	b111      	cbz	r1, 80186 <frame_dummy+0x1a>
   80180:	4a07      	ldr	r2, [pc, #28]	; (801a0 <frame_dummy+0x34>)
   80182:	b102      	cbz	r2, 80186 <frame_dummy+0x1a>
   80184:	4790      	blx	r2
   80186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8018a:	f7ff bfc5 	b.w	80118 <register_tm_clones>
   8018e:	bf00      	nop
   80190:	00000000 	.word	0x00000000
   80194:	0008c14c 	.word	0x0008c14c
   80198:	20070ae4 	.word	0x20070ae4
   8019c:	0008c14c 	.word	0x0008c14c
   801a0:	00000000 	.word	0x00000000

000801a4 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
   801a4:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
   801a6:	f640 3300 	movw	r3, #2816	; 0xb00
   801aa:	f2c2 0307 	movt	r3, #8199	; 0x2007
   801ae:	681a      	ldr	r2, [r3, #0]
   801b0:	f892 4022 	ldrb.w	r4, [r2, #34]	; 0x22
   801b4:	f640 3106 	movw	r1, #2822	; 0xb06
   801b8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   801bc:	7808      	ldrb	r0, [r1, #0]
   801be:	6811      	ldr	r1, [r2, #0]
   801c0:	7c52      	ldrb	r2, [r2, #17]
   801c2:	1c23      	adds	r3, r4, #0
   801c4:	bf18      	it	ne
   801c6:	2301      	movne	r3, #1
   801c8:	f243 6455 	movw	r4, #13909	; 0x3655
   801cc:	f2c0 0408 	movt	r4, #8
   801d0:	47a0      	blx	r4
   801d2:	bd10      	pop	{r4, pc}

000801d4 <sdio_cmd53>:
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd53(uint8_t rw_flag, uint8_t func_nb, uint32_t reg_addr,
		uint8_t inc_addr, uint32_t size, bool access_block)
{
   801d4:	b570      	push	{r4, r5, r6, lr}
   801d6:	b082      	sub	sp, #8
   801d8:	9c06      	ldr	r4, [sp, #24]
	Assert(size != 0);
	Assert(size <= 512);

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
   801da:	f249 3635 	movw	r6, #37685	; 0x9335
   801de:	f2c0 0601 	movt	r6, #1
   801e2:	f241 3535 	movw	r5, #4917	; 0x1335
   801e6:	f2c0 0501 	movt	r5, #1
			SDIO_CMD53_IO_W_BYTE_EXTENDED,
			((size % 512) << SDIO_CMD53_COUNT)
			| ((uint32_t)reg_addr << SDIO_CMD53_REG_ADDR)
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
			| ((uint32_t)func_nb << SDIO_CMD53_FUNCTION_NUM)
   801ea:	ea4f 7101 	mov.w	r1, r1, lsl #28

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
			SDIO_CMD53_IO_R_BYTE_EXTENDED :
			SDIO_CMD53_IO_W_BYTE_EXTENDED,
			((size % 512) << SDIO_CMD53_COUNT)
			| ((uint32_t)reg_addr << SDIO_CMD53_REG_ADDR)
   801ee:	ea41 2242 	orr.w	r2, r1, r2, lsl #9
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
   801f2:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
	Assert(size <= 512);

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
			SDIO_CMD53_IO_R_BYTE_EXTENDED :
			SDIO_CMD53_IO_W_BYTE_EXTENDED,
			((size % 512) << SDIO_CMD53_COUNT)
   801f6:	ea4f 51c4 	mov.w	r1, r4, lsl #23
   801fa:	ea4f 51d1 	mov.w	r1, r1, lsr #23
			| ((uint32_t)reg_addr << SDIO_CMD53_REG_ADDR)
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
			| ((uint32_t)func_nb << SDIO_CMD53_FUNCTION_NUM)
   801fe:	4311      	orrs	r1, r2
		uint8_t inc_addr, uint32_t size, bool access_block)
{
	Assert(size != 0);
	Assert(size <= 512);

	return driver_adtc_start((rw_flag == SDIO_CMD53_READ_FLAG)?
   80200:	f89d 201c 	ldrb.w	r2, [sp, #28]
   80204:	9200      	str	r2, [sp, #0]
   80206:	2800      	cmp	r0, #0
   80208:	bf14      	ite	ne
   8020a:	4630      	movne	r0, r6
   8020c:	4628      	moveq	r0, r5
   8020e:	ea41 6183 	orr.w	r1, r1, r3, lsl #26
   80212:	b2a2      	uxth	r2, r4
   80214:	f04f 0301 	mov.w	r3, #1
   80218:	f243 7481 	movw	r4, #14209	; 0x3781
   8021c:	f2c0 0408 	movt	r4, #8
   80220:	47a0      	blx	r4
			| ((uint32_t)inc_addr << SDIO_CMD53_OP_CODE)
			| ((uint32_t)0 << SDIO_CMD53_BLOCK_MODE)
			| ((uint32_t)func_nb << SDIO_CMD53_FUNCTION_NUM)
			| ((uint32_t)rw_flag << SDIO_CMD53_RW_FLAG),
			size, 1, access_block);
}
   80222:	b002      	add	sp, #8
   80224:	bd70      	pop	{r4, r5, r6, pc}
   80226:	bf00      	nop

00080228 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
   80228:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
   8022a:	f640 3306 	movw	r3, #2822	; 0xb06
   8022e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80232:	7818      	ldrb	r0, [r3, #0]
   80234:	b930      	cbnz	r0, 80244 <sd_mmc_deselect_slot+0x1c>
		driver_deselect_device(sd_mmc_slot_sel);
   80236:	f04f 0000 	mov.w	r0, #0
   8023a:	f243 61c9 	movw	r1, #14025	; 0x36c9
   8023e:	f2c0 0108 	movt	r1, #8
   80242:	4788      	blx	r1
   80244:	bd08      	pop	{r3, pc}
   80246:	bf00      	nop

00080248 <sdio_cmd52>:
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
   80248:	b510      	push	{r4, lr}
   8024a:	9c02      	ldr	r4, [sp, #8]
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
   8024c:	ea4f 2242 	mov.w	r2, r2, lsl #9
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
   80250:	ea42 7101 	orr.w	r1, r2, r1, lsl #28
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
   80254:	ea41 70c0 	orr.w	r0, r1, r0, lsl #31
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
   80258:	ea40 63c3 	orr.w	r3, r0, r3, lsl #27
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
   8025c:	7822      	ldrb	r2, [r4, #0]
 */
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
   8025e:	f241 3034 	movw	r0, #4916	; 0x1334
   80262:	ea43 0102 	orr.w	r1, r3, r2
   80266:	f243 63f1 	movw	r3, #14065	; 0x36f1
   8026a:	f2c0 0308 	movt	r3, #8
   8026e:	4798      	blx	r3
   80270:	b140      	cbz	r0, 80284 <sdio_cmd52+0x3c>
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
		return false;
	}
	*io_data = driver_get_response() & 0xFF;
   80272:	f243 7119 	movw	r1, #14105	; 0x3719
   80276:	f2c0 0108 	movt	r1, #8
   8027a:	4788      	blx	r1
   8027c:	7020      	strb	r0, [r4, #0]
	return true;
   8027e:	f04f 0001 	mov.w	r0, #1
   80282:	bd10      	pop	{r4, pc}
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
		return false;
   80284:	f04f 0000 	mov.w	r0, #0
	}
	*io_data = driver_get_response() & 0xFF;
	return true;
}
   80288:	bd10      	pop	{r4, pc}
   8028a:	bf00      	nop

0008028c <sd_mmc_cmd9_mci>:
 * data (CSD) on the CMD line mci.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
   8028c:	b508      	push	{r3, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
   8028e:	f640 3300 	movw	r3, #2816	; 0xb00
   80292:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80296:	6818      	ldr	r0, [r3, #0]
   80298:	8981      	ldrh	r1, [r0, #12]
   8029a:	f641 3009 	movw	r0, #6921	; 0x1b09
   8029e:	ea4f 4101 	mov.w	r1, r1, lsl #16
   802a2:	f243 62f1 	movw	r2, #14065	; 0x36f1
   802a6:	f2c0 0208 	movt	r2, #8
   802aa:	4790      	blx	r2
   802ac:	b170      	cbz	r0, 802cc <sd_mmc_cmd9_mci+0x40>
		return false;
	}
	driver_get_response_128(sd_mmc_card->csd);
   802ae:	f640 3300 	movw	r3, #2816	; 0xb00
   802b2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   802b6:	6818      	ldr	r0, [r3, #0]
   802b8:	f100 0012 	add.w	r0, r0, #18
   802bc:	f243 7121 	movw	r1, #14113	; 0x3721
   802c0:	f2c0 0108 	movt	r1, #8
   802c4:	4788      	blx	r1
	return true;
   802c6:	f04f 0001 	mov.w	r0, #1
   802ca:	bd08      	pop	{r3, pc}
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
		return false;
   802cc:	f04f 0000 	mov.w	r0, #0
	}
	driver_get_response_128(sd_mmc_card->csd);
	return true;
}
   802d0:	bd08      	pop	{r3, pc}
   802d2:	bf00      	nop

000802d4 <sd_mmc_select_slot>:
 * \retval SD_MMC_ERR_UNUSABLE Unusable card
 * \retval SD_MMC_INIT_ONGOING Card initialization requested
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
   802d4:	b510      	push	{r4, lr}
	if (slot >= SD_MMC_MEM_CNT) {
   802d6:	2800      	cmp	r0, #0
   802d8:	f040 80a8 	bne.w	8042c <sd_mmc_select_slot+0x158>
	}
	Assert(sd_mmc_nb_block_remaining == 0);

#if (defined SD_MMC_0_CD_GPIO)
	//! Card Detect pins
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
   802dc:	f240 030c 	movw	r3, #12
   802e0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   802e4:	6898      	ldr	r0, [r3, #8]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   802e6:	ea4f 1250 	mov.w	r2, r0, lsr #5
}

__always_inline static Pio *arch_ioport_port_to_base(ioport_port_t port)
{
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   802ea:	f502 1100 	add.w	r1, r2, #2097152	; 0x200000
   802ee:	f201 7307 	addw	r3, r1, #1799	; 0x707
   802f2:	ea4f 2243 	mov.w	r2, r3, lsl #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   802f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   802f8:	f000 001f 	and.w	r0, r0, #31
   802fc:	f04f 0101 	mov.w	r1, #1
   80300:	fa01 f300 	lsl.w	r3, r1, r0
   80304:	4213      	tst	r3, r2
   80306:	d01d      	beq.n	80344 <sd_mmc_select_slot+0x70>
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
   80308:	f240 020c 	movw	r2, #12
   8030c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80310:	7b90      	ldrb	r0, [r2, #14]
   80312:	4288      	cmp	r0, r1
   80314:	d10c      	bne.n	80330 <sd_mmc_select_slot+0x5c>
	return false;
}

static inline void SD_MMC_STOP_TIMEOUT(void)
{
	if (sd_mmc_sam_systick_used) {
   80316:	f640 23fe 	movw	r3, #2814	; 0xafe
   8031a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8031e:	7819      	ldrb	r1, [r3, #0]
   80320:	b131      	cbz	r1, 80330 <sd_mmc_select_slot+0x5c>
		SysTick->CTRL = 0;
   80322:	f24e 0010 	movw	r0, #57360	; 0xe010
   80326:	f2ce 0000 	movt	r0, #57344	; 0xe000
   8032a:	f04f 0200 	mov.w	r2, #0
   8032e:	6002      	str	r2, [r0, #0]
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
			SD_MMC_STOP_TIMEOUT();
		}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
   80330:	f240 030c 	movw	r3, #12
   80334:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80338:	f04f 0104 	mov.w	r1, #4
   8033c:	7399      	strb	r1, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
   8033e:	f04f 0002 	mov.w	r0, #2
   80342:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
   80344:	f240 020c 	movw	r2, #12
   80348:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8034c:	7b90      	ldrb	r0, [r2, #14]
   8034e:	2804      	cmp	r0, #4
   80350:	d131      	bne.n	803b6 <sd_mmc_select_slot+0xe2>
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
   80352:	f240 010c 	movw	r1, #12
   80356:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8035a:	f04f 0201 	mov.w	r2, #1
   8035e:	738a      	strb	r2, [r1, #14]
		static xTimeOutType xTimeOut;
#endif

static inline void SD_MMC_START_TIMEOUT(void)
{
	if (!SysTick->CTRL) {
   80360:	f24e 0310 	movw	r3, #57360	; 0xe010
   80364:	f2ce 0300 	movt	r3, #57344	; 0xe000
   80368:	6818      	ldr	r0, [r3, #0]
   8036a:	b988      	cbnz	r0, 80390 <sd_mmc_select_slot+0xbc>
		sd_mmc_sam_systick_used = true;
   8036c:	f640 20fe 	movw	r0, #2814	; 0xafe
   80370:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80374:	7002      	strb	r2, [r0, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
   80376:	f24e 0310 	movw	r3, #57360	; 0xe010
   8037a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   8037e:	f243 71a0 	movw	r1, #14240	; 0x37a0
   80382:	f2c0 01a0 	movt	r1, #160	; 0xa0
   80386:	6059      	str	r1, [r3, #4]
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
   80388:	601a      	str	r2, [r3, #0]
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
   8038a:	f04f 0002 	mov.w	r0, #2
   8038e:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = true;
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
	} else {
		sd_mmc_sam_systick_used = false;
   80390:	f640 21fe 	movw	r1, #2814	; 0xafe
   80394:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80398:	f04f 0200 	mov.w	r2, #0
   8039c:	700a      	strb	r2, [r1, #0]
#ifdef FREERTOS_USED
		// Note: the define INCLUDE_vTaskDelay must be set to one
		// in FreeRTOSConfig.h file.
		vTaskSetTimeOutState(&xTimeOut);
#else
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
   8039e:	f648 5080 	movw	r0, #36224	; 0x8d80
   803a2:	f2c0 005b 	movt	r0, #91	; 0x5b
   803a6:	f240 0301 	movw	r3, #1
   803aa:	f2c2 0307 	movt	r3, #8199	; 0x2007
   803ae:	4798      	blx	r3
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
   803b0:	f04f 0002 	mov.w	r0, #2
   803b4:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
   803b6:	2801      	cmp	r0, #1
   803b8:	d116      	bne.n	803e8 <sd_mmc_select_slot+0x114>
	}
}

static inline bool SD_MMC_IS_TIMEOUT(void)
{
	if (!sd_mmc_sam_systick_used) {
   803ba:	f640 21fe 	movw	r1, #2814	; 0xafe
   803be:	f2c2 0107 	movt	r1, #8199	; 0x2007
   803c2:	780b      	ldrb	r3, [r1, #0]
   803c4:	2b00      	cmp	r3, #0
   803c6:	d03a      	beq.n	8043e <sd_mmc_select_slot+0x16a>
		return (xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE);
#else
		return true;
#endif
	}
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
   803c8:	f24e 0210 	movw	r2, #57360	; 0xe010
   803cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
   803d0:	6810      	ldr	r0, [r2, #0]
   803d2:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   803d6:	d02c      	beq.n	80432 <sd_mmc_select_slot+0x15e>
		SysTick->CTRL = 0;
   803d8:	f24e 0110 	movw	r1, #57360	; 0xe010
   803dc:	f2ce 0100 	movt	r1, #57344	; 0xe000
   803e0:	f04f 0300 	mov.w	r3, #0
   803e4:	600b      	str	r3, [r1, #0]
   803e6:	e02a      	b.n	8043e <sd_mmc_select_slot+0x16a>
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
   803e8:	f240 000c 	movw	r0, #12
   803ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   803f0:	7b81      	ldrb	r1, [r0, #14]
   803f2:	2903      	cmp	r1, #3
   803f4:	d020      	beq.n	80438 <sd_mmc_select_slot+0x164>
		sd_mmc_cards[slot].high_speed = 0;
	}
#endif

	// Initialize interface
	sd_mmc_slot_sel = slot;
   803f6:	f640 3406 	movw	r4, #2822	; 0xb06
   803fa:	f2c2 0407 	movt	r4, #8199	; 0x2007
   803fe:	f04f 0300 	mov.w	r3, #0
   80402:	7023      	strb	r3, [r4, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
   80404:	f240 040c 	movw	r4, #12
   80408:	f2c2 0407 	movt	r4, #8199	; 0x2007
   8040c:	f640 3200 	movw	r2, #2816	; 0xb00
   80410:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80414:	6014      	str	r4, [r2, #0]
	sd_mmc_configure_slot();
   80416:	f240 10a5 	movw	r0, #421	; 0x1a5
   8041a:	f2c0 0008 	movt	r0, #8
   8041e:	4780      	blx	r0
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
   80420:	7ba0      	ldrb	r0, [r4, #14]

	// Initialize interface
	sd_mmc_slot_sel = slot;
	sd_mmc_card = &sd_mmc_cards[slot];
	sd_mmc_configure_slot();
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
   80422:	2802      	cmp	r0, #2
   80424:	bf14      	ite	ne
   80426:	2000      	movne	r0, #0
   80428:	2001      	moveq	r0, #1
   8042a:	bd10      	pop	{r4, pc}
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
	if (slot >= SD_MMC_MEM_CNT) {
		return SD_MMC_ERR_SLOT;
   8042c:	f04f 0004 	mov.w	r0, #4
   80430:	bd10      	pop	{r4, pc}
		return SD_MMC_ERR_NO_CARD;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
   80432:	f04f 0002 	mov.w	r0, #2
   80436:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
		return SD_MMC_ERR_UNUSABLE;
   80438:	f04f 0003 	mov.w	r0, #3
   8043c:	bd10      	pop	{r4, pc}
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
		}
		// Card is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
   8043e:	f240 000c 	movw	r0, #12
   80442:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80446:	f04f 0202 	mov.w	r2, #2
   8044a:	7382      	strb	r2, [r0, #14]
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
   8044c:	f44f 51d4 	mov.w	r1, #6784	; 0x1a80
   80450:	f2c0 0106 	movt	r1, #6
   80454:	6001      	str	r1, [r0, #0]
		sd_mmc_cards[slot].bus_width = 1;
   80456:	f04f 0301 	mov.w	r3, #1
   8045a:	7443      	strb	r3, [r0, #17]
		sd_mmc_cards[slot].high_speed = 0;
   8045c:	f04f 0200 	mov.w	r2, #0
   80460:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
   80464:	e7c0      	b.n	803e8 <sd_mmc_select_slot+0x114>
   80466:	bf00      	nop

00080468 <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
   80468:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
   8046a:	f240 030c 	movw	r3, #12
   8046e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80472:	f04f 0204 	mov.w	r2, #4
   80476:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
   80478:	f640 3006 	movw	r0, #2822	; 0xb06
   8047c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80480:	f04f 01ff 	mov.w	r1, #255	; 0xff
   80484:	7001      	strb	r1, [r0, #0]
	driver_init();
   80486:	f243 6309 	movw	r3, #13833	; 0x3609
   8048a:	f2c0 0308 	movt	r3, #8
   8048e:	4798      	blx	r3
   80490:	bd08      	pop	{r3, pc}
   80492:	bf00      	nop

00080494 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
   80494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80498:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
   8049a:	f240 23d5 	movw	r3, #725	; 0x2d5
   8049e:	f2c0 0308 	movt	r3, #8
   804a2:	4798      	blx	r3
   804a4:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
   804a6:	2801      	cmp	r0, #1
   804a8:	d006      	beq.n	804b8 <sd_mmc_check+0x24>
		sd_mmc_deselect_slot();
   804aa:	f240 2129 	movw	r1, #553	; 0x229
   804ae:	f2c0 0108 	movt	r1, #8
   804b2:	4788      	blx	r1
		return sd_mmc_err;
   804b4:	f000 bd5d 	b.w	80f72 <sd_mmc_check+0xade>
static bool sd_mmc_mci_card_init(void)
{
	uint8_t v2 = 0;

	// In first, try to install SD/SDIO card
	sd_mmc_card->type = CARD_TYPE_SD;
   804b8:	f640 3000 	movw	r0, #2816	; 0xb00
   804bc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   804c0:	6801      	ldr	r1, [r0, #0]
   804c2:	f04f 0201 	mov.w	r2, #1
   804c6:	73ca      	strb	r2, [r1, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
   804c8:	f04f 0500 	mov.w	r5, #0
   804cc:	740d      	strb	r5, [r1, #16]
	sd_mmc_card->rca = 0;
   804ce:	818d      	strh	r5, [r1, #12]
	sd_mmc_debug("Start SD card install\n\r");

	// Card need of 74 cycles clock minimum to start
	driver_send_clock();
   804d0:	f243 63cd 	movw	r3, #14029	; 0x36cd
   804d4:	f2c0 0308 	movt	r3, #8
   804d8:	4798      	blx	r3

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
   804da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   804de:	4629      	mov	r1, r5
   804e0:	f243 62f1 	movw	r2, #14065	; 0x36f1
   804e4:	f2c0 0208 	movt	r2, #8
   804e8:	4790      	blx	r2
   804ea:	2800      	cmp	r0, #0
   804ec:	f000 84c1 	beq.w	80e72 <sd_mmc_check+0x9de>
{
	uint32_t resp;

	*v2 = 0;
	// Test for SD version 2
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
   804f0:	f245 5008 	movw	r0, #21768	; 0x5508
   804f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
   804f8:	f243 63f1 	movw	r3, #14065	; 0x36f1
   804fc:	f2c0 0308 	movt	r3, #8
   80500:	4798      	blx	r3
   80502:	2800      	cmp	r0, #0
   80504:	f000 84c3 	beq.w	80e8e <sd_mmc_check+0x9fa>
			SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
		return true; // It is not a V2
	}
	// Check R7 response
	resp = driver_get_response();
   80508:	f243 7019 	movw	r0, #14105	; 0x3719
   8050c:	f2c0 0008 	movt	r0, #8
   80510:	4780      	blx	r0
	if (resp == 0xFFFFFFFF) {
   80512:	f1b0 3fff 	cmp.w	r0, #4294967295
   80516:	f000 84bd 	beq.w	80e94 <sd_mmc_check+0xa00>
		// No compliance R7 value
		return true; // It is not a V2
	}
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
   8051a:	ea4f 5100 	mov.w	r1, r0, lsl #20
   8051e:	ea4f 5211 	mov.w	r2, r1, lsr #20
   80522:	f5b2 7fd5 	cmp.w	r2, #426	; 0x1aa
   80526:	f040 84a4 	bne.w	80e72 <sd_mmc_check+0x9de>
		sd_mmc_debug("%s: CMD8 resp32 0x%08x UNUSABLE CARD\n\r",
				__func__, resp);
		return false;
	}
	sd_mmc_debug("SD card V2\n\r");
	*v2 = 1;
   8052a:	f04f 0601 	mov.w	r6, #1
   8052e:	f000 bcb3 	b.w	80e98 <sd_mmc_check+0xa04>
	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
		sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
		return true; // No error but card type not updated
	}
	resp = driver_get_response();
   80532:	f243 7019 	movw	r0, #14105	; 0x3719
   80536:	f2c0 0008 	movt	r0, #8
   8053a:	4780      	blx	r0
   8053c:	4601      	mov	r1, r0
	if ((resp & OCR_SDIO_NF) == 0) {
   8053e:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
   80542:	f000 84b5 	beq.w	80eb0 <sd_mmc_check+0xa1c>
   80546:	f241 3989 	movw	r9, #5001	; 0x1389
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   8054a:	f244 5705 	movw	r7, #17669	; 0x4505
   8054e:	f243 65f1 	movw	r5, #14065	; 0x36f1
   80552:	f2c0 0508 	movt	r5, #8
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80556:	f243 7819 	movw	r8, #14105	; 0x3719
   8055a:	f2c0 0808 	movt	r8, #8
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   8055e:	4638      	mov	r0, r7
   80560:	f401 11fc 	and.w	r1, r1, #2064384	; 0x1f8000
   80564:	47a8      	blx	r5
   80566:	2800      	cmp	r0, #0
   80568:	f000 8483 	beq.w	80e72 <sd_mmc_check+0x9de>
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   8056c:	47c0      	blx	r8
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
   8056e:	1e01      	subs	r1, r0, #0
   80570:	db0a      	blt.n	80588 <sd_mmc_check+0xf4>
   80572:	f109 39ff 	add.w	r9, r9, #4294967295
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   80576:	4638      	mov	r0, r7
   80578:	f401 11fc 	and.w	r1, r1, #2064384	; 0x1f8000
   8057c:	47a8      	blx	r5
   8057e:	2800      	cmp	r0, #0
   80580:	f040 8539 	bne.w	80ff6 <sd_mmc_check+0xb62>
   80584:	f000 bc75 	b.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD5 Timeout on busy\n\r", __func__);
			return false;
		}
	}
	// Update card type at the end of busy
	if ((resp & OCR_SDIO_MP) > 0) {
   80588:	f011 6f00 	tst.w	r1, #134217728	; 0x8000000
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
   8058c:	f640 3300 	movw	r3, #2816	; 0xb00
   80590:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80594:	6818      	ldr	r0, [r3, #0]
   80596:	bf14      	ite	ne
   80598:	2205      	movne	r2, #5
	} else {
		sd_mmc_card->type = CARD_TYPE_SDIO;
   8059a:	2204      	moveq	r2, #4
   8059c:	73c2      	strb	r2, [r0, #15]
   8059e:	f000 bc87 	b.w	80eb0 <sd_mmc_check+0xa1c>
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
   805a2:	f241 1737 	movw	r7, #4407	; 0x1137
   805a6:	f04f 0800 	mov.w	r8, #0
   805aa:	f243 65f1 	movw	r5, #14065	; 0x36f1
   805ae:	f2c0 0508 	movt	r5, #8
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   805b2:	f44f 4900 	mov.w	r9, #32768	; 0x8000
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   805b6:	f243 7a19 	movw	sl, #14105	; 0x3719
   805ba:	f2c0 0a08 	movt	sl, #8
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
   805be:	4638      	mov	r0, r7
   805c0:	4641      	mov	r1, r8
   805c2:	47a8      	blx	r5
   805c4:	2800      	cmp	r0, #0
   805c6:	f040 84ea 	bne.w	80f9e <sd_mmc_check+0xb0a>
   805ca:	f000 bc7d 	b.w	80ec8 <sd_mmc_check+0xa34>
   805ce:	4638      	mov	r0, r7
   805d0:	4641      	mov	r1, r8
   805d2:	47a8      	blx	r5
   805d4:	2800      	cmp	r0, #0
   805d6:	f000 8477 	beq.w	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   805da:	4649      	mov	r1, r9
   805dc:	f2c4 011f 	movt	r1, #16415	; 0x401f
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
   805e0:	f244 5029 	movw	r0, #17705	; 0x4529
   805e4:	2e00      	cmp	r6, #0
   805e6:	bf08      	it	eq
   805e8:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
   805ec:	47a8      	blx	r5
   805ee:	2800      	cmp	r0, #0
   805f0:	f000 846a 	beq.w	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   805f4:	47d0      	blx	sl
		if (resp & OCR_POWER_UP_BUSY) {
   805f6:	2800      	cmp	r0, #0
   805f8:	da0e      	bge.n	80618 <sd_mmc_check+0x184>
			// Card is ready
			if ((resp & OCR_CCS) != 0) {
   805fa:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
   805fe:	f000 848f 	beq.w	80f20 <sd_mmc_check+0xa8c>
				sd_mmc_card->type |= CARD_TYPE_HC;
   80602:	f640 3000 	movw	r0, #2816	; 0xb00
   80606:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8060a:	6801      	ldr	r1, [r0, #0]
   8060c:	7bca      	ldrb	r2, [r1, #15]
   8060e:	f042 0308 	orr.w	r3, r2, #8
   80612:	73cb      	strb	r3, [r1, #15]
   80614:	f000 bc84 	b.w	80f20 <sd_mmc_check+0xa8c>
   80618:	f10b 3bff 	add.w	fp, fp, #4294967295
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
   8061c:	4638      	mov	r0, r7
   8061e:	4641      	mov	r1, r8
   80620:	47a8      	blx	r5
   80622:	2800      	cmp	r0, #0
   80624:	f040 84d1 	bne.w	80fca <sd_mmc_check+0xb36>
   80628:	f000 bc4e 	b.w	80ec8 <sd_mmc_check+0xa34>
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
   8062c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80630:	f2c4 051f 	movt	r5, #16415	; 0x401f
   80634:	f244 5701 	movw	r7, #17665	; 0x4501
   80638:	f243 68f1 	movw	r8, #14065	; 0x36f1
   8063c:	f2c0 0808 	movt	r8, #8
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80640:	f243 7919 	movw	r9, #14105	; 0x3719
   80644:	f2c0 0908 	movt	r9, #8
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
   80648:	4638      	mov	r0, r7
   8064a:	4629      	mov	r1, r5
   8064c:	47c0      	blx	r8
   8064e:	2800      	cmp	r0, #0
   80650:	f040 8493 	bne.w	80f7a <sd_mmc_check+0xae6>
   80654:	f000 bc79 	b.w	80f4a <sd_mmc_check+0xab6>
   80658:	4638      	mov	r0, r7
   8065a:	4629      	mov	r1, r5
   8065c:	47c0      	blx	r8
   8065e:	2800      	cmp	r0, #0
   80660:	f000 8473 	beq.w	80f4a <sd_mmc_check+0xab6>
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80664:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
   80666:	2800      	cmp	r0, #0
   80668:	da0d      	bge.n	80686 <sd_mmc_check+0x1f2>
			// Check OCR value
			if ((resp & OCR_ACCESS_MODE_MASK)
   8066a:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
   8066e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
   80672:	f040 8460 	bne.w	80f36 <sd_mmc_check+0xaa2>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
   80676:	49a6      	ldr	r1, [pc, #664]	; (80910 <sd_mmc_check+0x47c>)
   80678:	680b      	ldr	r3, [r1, #0]
   8067a:	7bda      	ldrb	r2, [r3, #15]
   8067c:	f042 0008 	orr.w	r0, r2, #8
   80680:	73d8      	strb	r0, [r3, #15]
   80682:	f000 bc58 	b.w	80f36 <sd_mmc_check+0xaa2>
   80686:	f106 36ff 	add.w	r6, r6, #4294967295
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
   8068a:	4638      	mov	r0, r7
   8068c:	4629      	mov	r1, r5
   8068e:	47c0      	blx	r8
   80690:	2800      	cmp	r0, #0
   80692:	f040 847c 	bne.w	80f8e <sd_mmc_check+0xafa>
   80696:	f000 bc58 	b.w	80f4a <sd_mmc_check+0xab6>
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
		return false;
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
   8069a:	499d      	ldr	r1, [pc, #628]	; (80910 <sd_mmc_check+0x47c>)
   8069c:	6808      	ldr	r0, [r1, #0]
   8069e:	f04f 0201 	mov.w	r2, #1
   806a2:	8182      	strh	r2, [r0, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
   806a4:	f241 1003 	movw	r0, #4355	; 0x1103
   806a8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   806ac:	4b99      	ldr	r3, [pc, #612]	; (80914 <sd_mmc_check+0x480>)
   806ae:	4798      	blx	r3
   806b0:	2800      	cmp	r0, #0
   806b2:	f000 8121 	beq.w	808f8 <sd_mmc_check+0x464>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
   806b6:	4998      	ldr	r1, [pc, #608]	; (80918 <sd_mmc_check+0x484>)
   806b8:	4788      	blx	r1
   806ba:	2800      	cmp	r0, #0
   806bc:	f000 811f 	beq.w	808fe <sd_mmc_check+0x46a>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get MMC System Specification version supported by the card
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
   806c0:	4893      	ldr	r0, [pc, #588]	; (80910 <sd_mmc_check+0x47c>)
   806c2:	6803      	ldr	r3, [r0, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   806c4:	7c9a      	ldrb	r2, [r3, #18]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   806c6:	f3c2 0183 	ubfx	r1, r2, #2, #4
   806ca:	f101 30ff 	add.w	r0, r1, #4294967295
   806ce:	2803      	cmp	r0, #3
   806d0:	d803      	bhi.n	806da <sd_mmc_check+0x246>
   806d2:	e8df f000 	tbb	[pc, r0]
   806d6:	0a06      	.short	0x0a06
   806d8:	120e      	.short	0x120e
	default:
	case 0:
		sd_mmc_card->version = CARD_VER_MMC_1_2;
   806da:	f04f 0112 	mov.w	r1, #18
   806de:	7419      	strb	r1, [r3, #16]
   806e0:	e00e      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 1:
		sd_mmc_card->version = CARD_VER_MMC_1_4;
   806e2:	f04f 0214 	mov.w	r2, #20
   806e6:	741a      	strb	r2, [r3, #16]
   806e8:	e00a      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 2:
		sd_mmc_card->version = CARD_VER_MMC_2_2;
   806ea:	f04f 0022 	mov.w	r0, #34	; 0x22
   806ee:	7418      	strb	r0, [r3, #16]
   806f0:	e006      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 3:
		sd_mmc_card->version = CARD_VER_MMC_3;
   806f2:	f04f 0130 	mov.w	r1, #48	; 0x30
   806f6:	7419      	strb	r1, [r3, #16]
   806f8:	e002      	b.n	80700 <sd_mmc_check+0x26c>
		break;

	case 4:
		sd_mmc_card->version = CARD_VER_MMC_4;
   806fa:	f04f 0240 	mov.w	r2, #64	; 0x40
   806fe:	741a      	strb	r2, [r3, #16]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80700:	7d5a      	ldrb	r2, [r3, #21]
		break;
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
   80702:	f002 0007 	and.w	r0, r2, #7
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   80706:	4985      	ldr	r1, [pc, #532]	; (8091c <sd_mmc_check+0x488>)
   80708:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   8070c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80710:	fb00 f101 	mul.w	r1, r0, r1
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
   80714:	f3c2 02c3 	ubfx	r2, r2, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
   80718:	4881      	ldr	r0, [pc, #516]	; (80920 <sd_mmc_check+0x48c>)
   8071a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   8071e:	fb02 f101 	mul.w	r1, r2, r1
   80722:	6019      	str	r1, [r3, #0]
   80724:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80726:	7e18      	ldrb	r0, [r3, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80728:	7e5a      	ldrb	r2, [r3, #25]
   8072a:	ea4f 0282 	mov.w	r2, r2, lsl #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   8072e:	ea42 2080 	orr.w	r0, r2, r0, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80732:	ea40 11a1 	orr.w	r1, r0, r1, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
   80736:	ea4f 5201 	mov.w	r2, r1, lsl #20
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
   8073a:	ea4f 5112 	mov.w	r1, r2, lsr #20
   8073e:	f512 1f80 	cmn.w	r2, #1048576	; 0x100000
   80742:	d015      	beq.n	80770 <sd_mmc_check+0x2dc>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80744:	7f18      	ldrb	r0, [r3, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80746:	7eda      	ldrb	r2, [r3, #27]
   80748:	ea4f 0242 	mov.w	r2, r2, lsl #1
   8074c:	ea42 10e0 	orr.w	r0, r2, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
   80750:	f101 0101 	add.w	r1, r1, #1
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   80754:	f000 0207 	and.w	r2, r0, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
   80758:	f102 0202 	add.w	r2, r2, #2
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
   8075c:	fa01 f102 	lsl.w	r1, r1, r2
   80760:	7dd8      	ldrb	r0, [r3, #23]
   80762:	f000 020f 	and.w	r2, r0, #15
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   80766:	fa01 f102 	lsl.w	r1, r1, r2
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
   8076a:	ea4f 2091 	mov.w	r0, r1, lsr #10
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   8076e:	6058      	str	r0, [r3, #4]
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
   80770:	899b      	ldrh	r3, [r3, #12]
	if (!sd_mmc_cmd9_mci()) {
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
   80772:	f243 1007 	movw	r0, #12551	; 0x3107
   80776:	ea4f 4103 	mov.w	r1, r3, lsl #16
   8077a:	4a66      	ldr	r2, [pc, #408]	; (80914 <sd_mmc_check+0x480>)
   8077c:	4790      	blx	r2
   8077e:	2800      	cmp	r0, #0
   80780:	f000 80c0 	beq.w	80904 <sd_mmc_check+0x470>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
   80784:	4d62      	ldr	r5, [pc, #392]	; (80910 <sd_mmc_check+0x47c>)
   80786:	6829      	ldr	r1, [r5, #0]
   80788:	7c08      	ldrb	r0, [r1, #16]
   8078a:	283f      	cmp	r0, #63	; 0x3f
   8078c:	f240 809c 	bls.w	808c8 <sd_mmc_check+0x434>
{
	uint16_t i;
	uint32_t ext_csd;
	uint32_t sec_count;

	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
   80790:	f04f 0100 	mov.w	r1, #0
   80794:	9100      	str	r1, [sp, #0]
   80796:	f241 1008 	movw	r0, #4360	; 0x1108
   8079a:	f2c0 0008 	movt	r0, #8
   8079e:	f44f 7200 	mov.w	r2, #512	; 0x200
   807a2:	f04f 0301 	mov.w	r3, #1
   807a6:	4d5f      	ldr	r5, [pc, #380]	; (80924 <sd_mmc_check+0x490>)
   807a8:	47a8      	blx	r5
   807aa:	2800      	cmp	r0, #0
   807ac:	f000 83d0 	beq.w	80f50 <sd_mmc_check+0xabc>
   807b0:	f04f 0500 	mov.w	r5, #0
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
		if (!driver_read_word(&ext_csd)) {
   807b4:	4e5c      	ldr	r6, [pc, #368]	; (80928 <sd_mmc_check+0x494>)
   807b6:	a802      	add	r0, sp, #8
   807b8:	47b0      	blx	r6
   807ba:	2800      	cmp	r0, #0
   807bc:	f000 83c8 	beq.w	80f50 <sd_mmc_check+0xabc>
	//** Read and decode Extended Extended CSD
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
   807c0:	f105 0501 	add.w	r5, r5, #1
   807c4:	b2ad      	uxth	r5, r5
   807c6:	2d32      	cmp	r5, #50	; 0x32
   807c8:	d1f5      	bne.n	807b6 <sd_mmc_check+0x322>
		if (!driver_read_word(&ext_csd)) {
			return false;
		}
	}
	*b_authorize_high_speed = (ext_csd >> ((EXT_CSD_CARD_TYPE_INDEX % 4) * 8))
   807ca:	9e02      	ldr	r6, [sp, #8]
   807cc:	f006 0302 	and.w	r3, r6, #2
   807d0:	b2de      	uxtb	r6, r3
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
   807d2:	4a4f      	ldr	r2, [pc, #316]	; (80910 <sd_mmc_check+0x47c>)
   807d4:	6810      	ldr	r0, [r2, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   807d6:	7e87      	ldrb	r7, [r0, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   807d8:	7e01      	ldrb	r1, [r0, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   807da:	7e43      	ldrb	r3, [r0, #25]
   807dc:	ea4f 0283 	mov.w	r2, r3, lsl #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   807e0:	ea42 2081 	orr.w	r0, r2, r1, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   807e4:	ea40 17a7 	orr.w	r7, r0, r7, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
   807e8:	ea4f 5107 	mov.w	r1, r7, lsl #20
   807ec:	f511 1f80 	cmn.w	r1, #1048576	; 0x100000
   807f0:	d11a      	bne.n	80828 <sd_mmc_check+0x394>
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
			if (!driver_read_word(&sec_count)) {
   807f2:	4f4d      	ldr	r7, [pc, #308]	; (80928 <sd_mmc_check+0x494>)
   807f4:	a803      	add	r0, sp, #12
   807f6:	47b8      	blx	r7
   807f8:	2800      	cmp	r0, #0
   807fa:	f000 83a9 	beq.w	80f50 <sd_mmc_check+0xabc>
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
   807fe:	f105 0501 	add.w	r5, r5, #1
   80802:	b2ad      	uxth	r5, r5
   80804:	2d35      	cmp	r5, #53	; 0x35
   80806:	d9f5      	bls.n	807f4 <sd_mmc_check+0x360>
			if (!driver_read_word(&sec_count)) {
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
   80808:	4b41      	ldr	r3, [pc, #260]	; (80910 <sd_mmc_check+0x47c>)
   8080a:	681a      	ldr	r2, [r3, #0]
   8080c:	9803      	ldr	r0, [sp, #12]
   8080e:	ea4f 0750 	mov.w	r7, r0, lsr #1
   80812:	6057      	str	r7, [r2, #4]
   80814:	e008      	b.n	80828 <sd_mmc_check+0x394>
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
		if (!driver_read_word(&sec_count)) {
   80816:	a803      	add	r0, sp, #12
   80818:	47b8      	blx	r7
   8081a:	2800      	cmp	r0, #0
   8081c:	f000 8398 	beq.w	80f50 <sd_mmc_check+0xabc>
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
   80820:	f105 0501 	add.w	r5, r5, #1
   80824:	b2ad      	uxth	r5, r5
   80826:	e000      	b.n	8082a <sd_mmc_check+0x396>
		if (!driver_read_word(&sec_count)) {
   80828:	4f3f      	ldr	r7, [pc, #252]	; (80928 <sd_mmc_check+0x494>)
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
   8082a:	2d7f      	cmp	r5, #127	; 0x7f
   8082c:	d9f3      	bls.n	80816 <sd_mmc_check+0x382>
   8082e:	e392      	b.n	80f56 <sd_mmc_check+0xac2>
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
   80830:	4d3e      	ldr	r5, [pc, #248]	; (8092c <sd_mmc_check+0x498>)
   80832:	7828      	ldrb	r0, [r5, #0]
   80834:	4a3e      	ldr	r2, [pc, #248]	; (80930 <sd_mmc_check+0x49c>)
   80836:	4790      	blx	r2
   80838:	4605      	mov	r5, r0
 */
static bool mmc_cmd6_set_bus_width(uint8_t bus_width)
{
	uint32_t arg;

	switch (bus_width) {
   8083a:	2804      	cmp	r0, #4
   8083c:	d00b      	beq.n	80856 <sd_mmc_check+0x3c2>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
   8083e:	f44f 7100 	mov.w	r1, #512	; 0x200
   80842:	f2c0 11b7 	movt	r1, #439	; 0x1b7
   80846:	f04f 0000 	mov.w	r0, #0
   8084a:	f2c0 10b7 	movt	r0, #439	; 0x1b7
   8084e:	2d08      	cmp	r5, #8
   80850:	bf18      	it	ne
   80852:	4601      	movne	r1, r0
   80854:	e003      	b.n	8085e <sd_mmc_check+0x3ca>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_8BIT;
		break;
	case 4:
		arg = MMC_CMD6_ACCESS_SET_BITS
   80856:	f44f 7180 	mov.w	r1, #256	; 0x100
   8085a:	f2c0 11b7 	movt	r1, #439	; 0x1b7
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_1BIT;
		break;
	}
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
   8085e:	f243 1006 	movw	r0, #12550	; 0x3106
   80862:	4b2c      	ldr	r3, [pc, #176]	; (80914 <sd_mmc_check+0x480>)
   80864:	4798      	blx	r3
   80866:	2800      	cmp	r0, #0
   80868:	f000 837d 	beq.w	80f66 <sd_mmc_check+0xad2>
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
   8086c:	4931      	ldr	r1, [pc, #196]	; (80934 <sd_mmc_check+0x4a0>)
   8086e:	4788      	blx	r1
   80870:	f010 0f80 	tst.w	r0, #128	; 0x80
   80874:	f040 8377 	bne.w	80f66 <sd_mmc_check+0xad2>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->bus_width = bus_width;
   80878:	4a25      	ldr	r2, [pc, #148]	; (80910 <sd_mmc_check+0x47c>)
   8087a:	6810      	ldr	r0, [r2, #0]
   8087c:	7445      	strb	r5, [r0, #17]
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
				return false;
			}
			// Reinitialize the slot with the bus width
			sd_mmc_configure_slot();
   8087e:	4b2e      	ldr	r3, [pc, #184]	; (80938 <sd_mmc_check+0x4a4>)
   80880:	4798      	blx	r3
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
   80882:	492e      	ldr	r1, [pc, #184]	; (8093c <sd_mmc_check+0x4a8>)
   80884:	4788      	blx	r1
   80886:	b338      	cbz	r0, 808d8 <sd_mmc_check+0x444>
   80888:	b336      	cbz	r6, 808d8 <sd_mmc_check+0x444>
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd6_set_high_speed(void)
{
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
   8088a:	f243 1006 	movw	r0, #12550	; 0x3106
   8088e:	f44f 7180 	mov.w	r1, #256	; 0x100
   80892:	f2c0 31b9 	movt	r1, #953	; 0x3b9
   80896:	4a1f      	ldr	r2, [pc, #124]	; (80914 <sd_mmc_check+0x480>)
   80898:	4790      	blx	r2
   8089a:	2800      	cmp	r0, #0
   8089c:	f000 8366 	beq.w	80f6c <sd_mmc_check+0xad8>
			MMC_CMD6_ACCESS_WRITE_BYTE
			| MMC_CMD6_INDEX_HS_TIMING
			| MMC_CMD6_VALUE_HS_TIMING_ENABLE)) {
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
   808a0:	4824      	ldr	r0, [pc, #144]	; (80934 <sd_mmc_check+0x4a0>)
   808a2:	4780      	blx	r0
   808a4:	f010 0f80 	tst.w	r0, #128	; 0x80
   808a8:	f040 8360 	bne.w	80f6c <sd_mmc_check+0xad8>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->high_speed = 1;
   808ac:	4e18      	ldr	r6, [pc, #96]	; (80910 <sd_mmc_check+0x47c>)
   808ae:	6837      	ldr	r7, [r6, #0]
   808b0:	f04f 0501 	mov.w	r5, #1
   808b4:	f887 5022 	strb.w	r5, [r7, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
   808b8:	f44f 43ea 	mov.w	r3, #29952	; 0x7500
   808bc:	f2c0 3319 	movt	r3, #793	; 0x319
   808c0:	603b      	str	r3, [r7, #0]
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
				return false;
			}
			// Reinitialize the slot with the new speed
			sd_mmc_configure_slot();
   808c2:	491d      	ldr	r1, [pc, #116]	; (80938 <sd_mmc_check+0x4a4>)
   808c4:	4788      	blx	r1
   808c6:	e007      	b.n	808d8 <sd_mmc_check+0x444>
		}
	} else {
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
   808c8:	4f1b      	ldr	r7, [pc, #108]	; (80938 <sd_mmc_check+0x4a4>)
   808ca:	47b8      	blx	r7
   808cc:	e004      	b.n	808d8 <sd_mmc_check+0x444>
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
   808ce:	4640      	mov	r0, r8
   808d0:	4639      	mov	r1, r7
   808d2:	47b0      	blx	r6
   808d4:	b140      	cbz	r0, 808e8 <sd_mmc_check+0x454>
   808d6:	e018      	b.n	8090a <sd_mmc_check+0x476>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
   808d8:	f04f 050a 	mov.w	r5, #10
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
   808dc:	f241 1810 	movw	r8, #4368	; 0x1110
   808e0:	f44f 7700 	mov.w	r7, #512	; 0x200
   808e4:	4e0b      	ldr	r6, [pc, #44]	; (80914 <sd_mmc_check+0x480>)
   808e6:	e7f2      	b.n	808ce <sd_mmc_check+0x43a>
   808e8:	f105 32ff 	add.w	r2, r5, #4294967295
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
	}

	uint8_t retry = 10;
	while (retry--) {
   808ec:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
   808f0:	d1ed      	bne.n	808ce <sd_mmc_check+0x43a>
		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
			return true;
		}
	}
	return false;
   808f2:	f04f 0000 	mov.w	r0, #0
   808f6:	e2ad      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
   808f8:	f04f 0000 	mov.w	r0, #0
   808fc:	e2aa      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
		return false;
   808fe:	f04f 0000 	mov.w	r0, #0
   80902:	e2a7      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
   80904:	f04f 0000 	mov.w	r0, #0
   80908:	e2a4      	b.n	80e54 <sd_mmc_check+0x9c0>
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
			return true;
   8090a:	f04f 0001 	mov.w	r0, #1
   8090e:	e2a1      	b.n	80e54 <sd_mmc_check+0x9c0>
   80910:	20070b00 	.word	0x20070b00
   80914:	000836f1 	.word	0x000836f1
   80918:	0008028d 	.word	0x0008028d
   8091c:	0008b640 	.word	0x0008b640
   80920:	0008b65c 	.word	0x0008b65c
   80924:	00083781 	.word	0x00083781
   80928:	00083859 	.word	0x00083859
   8092c:	20070b06 	.word	0x20070b06
   80930:	00083641 	.word	0x00083641
   80934:	00083719 	.word	0x00083719
   80938:	000801a5 	.word	0x000801a5
   8093c:	0008364d 	.word	0x0008364d
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
		// SD MEMORY, Put the Card in Identify Mode
		// Note: The CID is not used in this stack
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
   80940:	f645 3002 	movw	r0, #23298	; 0x5b02
   80944:	f04f 0100 	mov.w	r1, #0
   80948:	f243 63f1 	movw	r3, #14065	; 0x36f1
   8094c:	f2c0 0308 	movt	r3, #8
   80950:	4798      	blx	r3
   80952:	2800      	cmp	r0, #0
   80954:	f000 828d 	beq.w	80e72 <sd_mmc_check+0x9de>
			return false;
		}
	}
	// Ask the card to publish a new relative address (RCA).
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
   80958:	f245 1003 	movw	r0, #20739	; 0x5103
   8095c:	f04f 0100 	mov.w	r1, #0
   80960:	f243 62f1 	movw	r2, #14065	; 0x36f1
   80964:	f2c0 0208 	movt	r2, #8
   80968:	4790      	blx	r2
   8096a:	2800      	cmp	r0, #0
   8096c:	f000 8281 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
   80970:	f640 3500 	movw	r5, #2816	; 0xb00
   80974:	f2c2 0507 	movt	r5, #8199	; 0x2007
   80978:	682e      	ldr	r6, [r5, #0]
   8097a:	f243 7019 	movw	r0, #14105	; 0x3719
   8097e:	f2c0 0008 	movt	r0, #8
   80982:	4780      	blx	r0
   80984:	ea4f 4110 	mov.w	r1, r0, lsr #16
   80988:	81b1      	strh	r1, [r6, #12]

	// SD MEMORY, Get the Card-Specific Data
	if (sd_mmc_card->type & CARD_TYPE_SD) {
   8098a:	682b      	ldr	r3, [r5, #0]
   8098c:	7bda      	ldrb	r2, [r3, #15]
   8098e:	f012 0f01 	tst.w	r2, #1
   80992:	d056      	beq.n	80a42 <sd_mmc_check+0x5ae>
		if (!sd_mmc_cmd9_mci()) {
   80994:	f240 208d 	movw	r0, #653	; 0x28d
   80998:	f2c0 0008 	movt	r0, #8
   8099c:	4780      	blx	r0
   8099e:	2800      	cmp	r0, #0
   809a0:	f000 8267 	beq.w	80e72 <sd_mmc_check+0x9de>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
   809a4:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   809a6:	7d5a      	ldrb	r2, [r3, #21]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
   809a8:	f002 0007 	and.w	r0, r2, #7
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   809ac:	f24b 6140 	movw	r1, #46656	; 0xb640
   809b0:	f2c0 0108 	movt	r1, #8
   809b4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   809b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   809bc:	fb00 f101 	mul.w	r1, r0, r1
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
   809c0:	f3c2 02c3 	ubfx	r2, r2, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
   809c4:	f24b 6000 	movw	r0, #46592	; 0xb600
   809c8:	f2c0 0008 	movt	r0, #8
   809cc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   809d0:	fb02 f101 	mul.w	r1, r2, r1
   809d4:	6019      	str	r1, [r3, #0]
   809d6:	7c98      	ldrb	r0, [r3, #18]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
   809d8:	0982      	lsrs	r2, r0, #6
   809da:	d00f      	beq.n	809fc <sd_mmc_check+0x568>
   809dc:	7eda      	ldrb	r2, [r3, #27]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   809de:	7e98      	ldrb	r0, [r3, #26]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   809e0:	7e59      	ldrb	r1, [r3, #25]
   809e2:	ea4f 4101 	mov.w	r1, r1, lsl #16
   809e6:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   809ea:	4302      	orrs	r2, r0
   809ec:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
		sd_mmc_card->capacity =
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
   809f0:	f101 0101 	add.w	r1, r1, #1
   809f4:	ea4f 2041 	mov.w	r0, r1, lsl #9
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
		sd_mmc_card->capacity =
   809f8:	6058      	str	r0, [r3, #4]
   809fa:	e022      	b.n	80a42 <sd_mmc_check+0x5ae>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   809fc:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   809fe:	7e18      	ldrb	r0, [r3, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80a00:	7e5a      	ldrb	r2, [r3, #25]
   80a02:	ea4f 0282 	mov.w	r2, r2, lsl #2
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80a06:	ea42 2080 	orr.w	r0, r2, r0, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
   80a0a:	ea40 12a1 	orr.w	r2, r0, r1, asr #6
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80a0e:	7f18      	ldrb	r0, [r3, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80a10:	7ed9      	ldrb	r1, [r3, #27]
   80a12:	ea4f 0141 	mov.w	r1, r1, lsl #1
   80a16:	ea41 10e0 	orr.w	r0, r1, r0, asr #7
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   80a1a:	ea4f 5202 	mov.w	r2, r2, lsl #20
   80a1e:	ea4f 5212 	mov.w	r2, r2, lsr #20
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
   80a22:	f102 0201 	add.w	r2, r2, #1
   80a26:	f000 0107 	and.w	r1, r0, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
   80a2a:	f101 0102 	add.w	r1, r1, #2
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
		sd_mmc_card->capacity =
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
   80a2e:	fa02 f001 	lsl.w	r0, r2, r1
   80a32:	7dda      	ldrb	r2, [r3, #23]
   80a34:	f002 010f 	and.w	r1, r2, #15
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   80a38:	fa00 f001 	lsl.w	r0, r0, r1
				(1 << SD_CSD_1_0_READ_BL_LEN(sd_mmc_card->csd))
				/ 1024;
   80a3c:	ea4f 2290 	mov.w	r2, r0, lsr #10
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
   80a40:	605a      	str	r2, [r3, #4]
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
   80a42:	f640 3300 	movw	r3, #2816	; 0xb00
   80a46:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80a4a:	681a      	ldr	r2, [r3, #0]
   80a4c:	8991      	ldrh	r1, [r2, #12]
			return false;
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
   80a4e:	f243 1007 	movw	r0, #12551	; 0x3107
   80a52:	ea4f 4101 	mov.w	r1, r1, lsl #16
   80a56:	f243 63f1 	movw	r3, #14065	; 0x36f1
   80a5a:	f2c0 0308 	movt	r3, #8
   80a5e:	4798      	blx	r3
   80a60:	2800      	cmp	r0, #0
   80a62:	f000 8206 	beq.w	80e72 <sd_mmc_check+0x9de>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// SD MEMORY, Read the SCR to get card version
	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80a66:	f640 3000 	movw	r0, #2816	; 0xb00
   80a6a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80a6e:	6801      	ldr	r1, [r0, #0]
   80a70:	7bca      	ldrb	r2, [r1, #15]
   80a72:	f012 0f01 	tst.w	r2, #1
   80a76:	d04e      	beq.n	80b16 <sd_mmc_check+0x682>
{
	uint8_t scr[SD_SCR_REG_BSIZE];

	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
   80a78:	898b      	ldrh	r3, [r1, #12]
   80a7a:	f241 1037 	movw	r0, #4407	; 0x1137
   80a7e:	ea4f 4103 	mov.w	r1, r3, lsl #16
   80a82:	f243 62f1 	movw	r2, #14065	; 0x36f1
   80a86:	f2c0 0208 	movt	r2, #8
   80a8a:	4790      	blx	r2
   80a8c:	2800      	cmp	r0, #0
   80a8e:	f000 81f0 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
   80a92:	f04f 0301 	mov.w	r3, #1
   80a96:	9300      	str	r3, [sp, #0]
   80a98:	f241 1033 	movw	r0, #4403	; 0x1133
   80a9c:	f2c0 0008 	movt	r0, #8
   80aa0:	f04f 0100 	mov.w	r1, #0
   80aa4:	f04f 0208 	mov.w	r2, #8
   80aa8:	4d4c      	ldr	r5, [pc, #304]	; (80bdc <sd_mmc_check+0x748>)
   80aaa:	47a8      	blx	r5
   80aac:	2800      	cmp	r0, #0
   80aae:	f000 81e0 	beq.w	80e72 <sd_mmc_check+0x9de>
			SD_SCR_REG_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(scr, 1)) {
   80ab2:	a804      	add	r0, sp, #16
   80ab4:	f04f 0101 	mov.w	r1, #1
   80ab8:	4b49      	ldr	r3, [pc, #292]	; (80be0 <sd_mmc_check+0x74c>)
   80aba:	4798      	blx	r3
   80abc:	2800      	cmp	r0, #0
   80abe:	f000 81d8 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80ac2:	4848      	ldr	r0, [pc, #288]	; (80be4 <sd_mmc_check+0x750>)
   80ac4:	4780      	blx	r0
   80ac6:	2800      	cmp	r0, #0
   80ac8:	f000 81d3 	beq.w	80e72 <sd_mmc_check+0x9de>
   80acc:	f89d 1010 	ldrb.w	r1, [sp, #16]
		return false;
	}

	// Get SD Memory Card - Spec. Version
	switch (SD_SCR_SD_SPEC(scr)) {
   80ad0:	f001 030f 	and.w	r3, r1, #15
   80ad4:	2b01      	cmp	r3, #1
   80ad6:	d009      	beq.n	80aec <sd_mmc_check+0x658>
   80ad8:	b113      	cbz	r3, 80ae0 <sd_mmc_check+0x64c>
   80ada:	2b02      	cmp	r3, #2
   80adc:	d116      	bne.n	80b0c <sd_mmc_check+0x678>
   80ade:	e00b      	b.n	80af8 <sd_mmc_check+0x664>
	case SD_SCR_SD_SPEC_1_0_01:
		sd_mmc_card->version = CARD_VER_SD_1_0;
   80ae0:	4a41      	ldr	r2, [pc, #260]	; (80be8 <sd_mmc_check+0x754>)
   80ae2:	6813      	ldr	r3, [r2, #0]
   80ae4:	f04f 0010 	mov.w	r0, #16
   80ae8:	7418      	strb	r0, [r3, #16]
   80aea:	e014      	b.n	80b16 <sd_mmc_check+0x682>
		break;

	case SD_SCR_SD_SPEC_1_10:
		sd_mmc_card->version = CARD_VER_SD_1_10;
   80aec:	493e      	ldr	r1, [pc, #248]	; (80be8 <sd_mmc_check+0x754>)
   80aee:	680b      	ldr	r3, [r1, #0]
   80af0:	f04f 021a 	mov.w	r2, #26
   80af4:	741a      	strb	r2, [r3, #16]
   80af6:	e00e      	b.n	80b16 <sd_mmc_check+0x682>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80af8:	f89d 3012 	ldrb.w	r3, [sp, #18]
		break;

	case SD_SCR_SD_SPEC_2_00:
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
   80afc:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
   80afe:	483a      	ldr	r0, [pc, #232]	; (80be8 <sd_mmc_check+0x754>)
   80b00:	6801      	ldr	r1, [r0, #0]
   80b02:	bf14      	ite	ne
   80b04:	2230      	movne	r2, #48	; 0x30
		} else {
			sd_mmc_card->version = CARD_VER_SD_2_0;
   80b06:	2220      	moveq	r2, #32
   80b08:	740a      	strb	r2, [r1, #16]
   80b0a:	e004      	b.n	80b16 <sd_mmc_check+0x682>
		}
		break;

	default:
		sd_mmc_card->version = CARD_VER_SD_1_0;
   80b0c:	4a36      	ldr	r2, [pc, #216]	; (80be8 <sd_mmc_check+0x754>)
   80b0e:	6810      	ldr	r0, [r2, #0]
   80b10:	f04f 0110 	mov.w	r1, #16
   80b14:	7401      	strb	r1, [r0, #16]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
		if (!sd_acmd51()) {
			return false;
		}
	}
	if (IS_SDIO()) {
   80b16:	f640 3000 	movw	r0, #2816	; 0xb00
   80b1a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80b1e:	6801      	ldr	r1, [r0, #0]
   80b20:	7bcb      	ldrb	r3, [r1, #15]
   80b22:	f003 0204 	and.w	r2, r3, #4
   80b26:	b2d0      	uxtb	r0, r2
   80b28:	2800      	cmp	r0, #0
   80b2a:	f000 8095 	beq.w	80c58 <sd_mmc_check+0x7c4>
 	uint32_t unit;
	uint32_t mul;
	uint8_t tplfe_max_tran_speed;

	// Read CIS area address in CCCR area
	addr_cis = 0; // Init all bytes, because the next function fill 3 bytes only
   80b2e:	f04f 0100 	mov.w	r1, #0
   80b32:	9103      	str	r1, [sp, #12]
	if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, SDIO_CCCR_CIS_PTR,
   80b34:	f04f 0503 	mov.w	r5, #3
   80b38:	9500      	str	r5, [sp, #0]
   80b3a:	f04f 0301 	mov.w	r3, #1
   80b3e:	9301      	str	r3, [sp, #4]
   80b40:	4608      	mov	r0, r1
   80b42:	f04f 0209 	mov.w	r2, #9
   80b46:	f240 15d5 	movw	r5, #469	; 0x1d5
   80b4a:	f2c0 0508 	movt	r5, #8
   80b4e:	47a8      	blx	r5
   80b50:	2800      	cmp	r0, #0
   80b52:	f000 818e 	beq.w	80e72 <sd_mmc_check+0x9de>
			1, 3, true)) {
		sd_mmc_debug("%s: CMD53 Read CIS Fail\n\r", __func__);
		return false;
	}
	if (!driver_start_read_blocks((uint8_t *)&addr_cis, 1)) {
   80b56:	a803      	add	r0, sp, #12
   80b58:	f04f 0101 	mov.w	r1, #1
   80b5c:	4b20      	ldr	r3, [pc, #128]	; (80be0 <sd_mmc_check+0x74c>)
   80b5e:	4798      	blx	r3
   80b60:	2800      	cmp	r0, #0
   80b62:	f000 8186 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80b66:	491f      	ldr	r1, [pc, #124]	; (80be4 <sd_mmc_check+0x750>)
   80b68:	4788      	blx	r1
   80b6a:	2800      	cmp	r0, #0
   80b6c:	f000 8181 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	addr_cis = le32_to_cpu(addr_cis);
   80b70:	9d03      	ldr	r5, [sp, #12]

	// Search Fun0 tuple in the CIA area
	addr = addr_cis;
	while (1) {
		// Read a sample of CIA area
		if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, addr, 1, 3, true)) {
   80b72:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80bec <sd_mmc_check+0x758>
			sd_mmc_debug("%s: CMD53 Read CIA Fail\n\r", __func__);
			return false;
		}
		if (!driver_start_read_blocks(buf, 1)) {
   80b76:	4f1a      	ldr	r7, [pc, #104]	; (80be0 <sd_mmc_check+0x74c>)
			return false;
		}
		if (!driver_wait_end_of_read_blocks()) {
   80b78:	4e1a      	ldr	r6, [pc, #104]	; (80be4 <sd_mmc_check+0x750>)

	// Search Fun0 tuple in the CIA area
	addr = addr_cis;
	while (1) {
		// Read a sample of CIA area
		if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, addr, 1, 3, true)) {
   80b7a:	f04f 0203 	mov.w	r2, #3
   80b7e:	9200      	str	r2, [sp, #0]
   80b80:	f04f 0301 	mov.w	r3, #1
   80b84:	9301      	str	r3, [sp, #4]
   80b86:	f04f 0000 	mov.w	r0, #0
   80b8a:	4601      	mov	r1, r0
   80b8c:	462a      	mov	r2, r5
   80b8e:	47c0      	blx	r8
   80b90:	2800      	cmp	r0, #0
   80b92:	f000 816e 	beq.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD53 Read CIA Fail\n\r", __func__);
			return false;
		}
		if (!driver_start_read_blocks(buf, 1)) {
   80b96:	a804      	add	r0, sp, #16
   80b98:	f04f 0101 	mov.w	r1, #1
   80b9c:	47b8      	blx	r7
   80b9e:	2800      	cmp	r0, #0
   80ba0:	f000 8167 	beq.w	80e72 <sd_mmc_check+0x9de>
			return false;
		}
		if (!driver_wait_end_of_read_blocks()) {
   80ba4:	47b0      	blx	r6
   80ba6:	2800      	cmp	r0, #0
   80ba8:	f000 8163 	beq.w	80e72 <sd_mmc_check+0x9de>
			return false;
		}
		if (buf[0] == SDIO_CISTPL_END) {
   80bac:	f89d 0010 	ldrb.w	r0, [sp, #16]
   80bb0:	28ff      	cmp	r0, #255	; 0xff
   80bb2:	f000 815e 	beq.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD53 Tuple error\n\r", __func__);
			return false; // Tuple error
		}
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
   80bb6:	2822      	cmp	r0, #34	; 0x22
   80bb8:	d102      	bne.n	80bc0 <sd_mmc_check+0x72c>
   80bba:	f89d 3012 	ldrb.w	r3, [sp, #18]
   80bbe:	b1bb      	cbz	r3, 80bf0 <sd_mmc_check+0x75c>
			break; // Fun0 tuple found
		}
		if (buf[1] == 0) {
   80bc0:	f89d 1011 	ldrb.w	r1, [sp, #17]
   80bc4:	2900      	cmp	r1, #0
   80bc6:	f000 8154 	beq.w	80e72 <sd_mmc_check+0x9de>
			sd_mmc_debug("%s: CMD53 Tuple error\n\r", __func__);
			return false; // Tuple error
		}

		// Next address
		addr += (buf[1] + 2);
   80bca:	f101 0102 	add.w	r1, r1, #2
   80bce:	186d      	adds	r5, r5, r1
		if (addr > (addr_cis + 256)) {
   80bd0:	9a03      	ldr	r2, [sp, #12]
   80bd2:	f502 7080 	add.w	r0, r2, #256	; 0x100
   80bd6:	4285      	cmp	r5, r0
   80bd8:	d9cf      	bls.n	80b7a <sd_mmc_check+0x6e6>
   80bda:	e14a      	b.n	80e72 <sd_mmc_check+0x9de>
   80bdc:	00083781 	.word	0x00083781
   80be0:	000838ed 	.word	0x000838ed
   80be4:	00083a05 	.word	0x00083a05
   80be8:	20070b00 	.word	0x20070b00
   80bec:	000801d5 	.word	0x000801d5
			return false; // Outoff CIS area
		}
	}

	// Read all Fun0 tuple fields: fn0_blk_siz & max_tran_speed
	if (!sdio_cmd53(SDIO_CMD53_READ_FLAG, SDIO_CIA, addr, 1, 6, true)) {
   80bf0:	f04f 0306 	mov.w	r3, #6
   80bf4:	9300      	str	r3, [sp, #0]
   80bf6:	f04f 0301 	mov.w	r3, #1
   80bfa:	9301      	str	r3, [sp, #4]
   80bfc:	f04f 0000 	mov.w	r0, #0
   80c00:	4601      	mov	r1, r0
   80c02:	462a      	mov	r2, r5
   80c04:	4dbb      	ldr	r5, [pc, #748]	; (80ef4 <sd_mmc_check+0xa60>)
   80c06:	47a8      	blx	r5
   80c08:	2800      	cmp	r0, #0
   80c0a:	f000 8132 	beq.w	80e72 <sd_mmc_check+0x9de>
		sd_mmc_debug("%s: CMD53 Read all Fun0 Fail\n\r", __func__);
		return false;
	}
	if (!driver_start_read_blocks(buf, 1)) {
   80c0e:	a804      	add	r0, sp, #16
   80c10:	f04f 0101 	mov.w	r1, #1
   80c14:	4ab8      	ldr	r2, [pc, #736]	; (80ef8 <sd_mmc_check+0xa64>)
   80c16:	4790      	blx	r2
   80c18:	2800      	cmp	r0, #0
   80c1a:	f000 812a 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80c1e:	49b7      	ldr	r1, [pc, #732]	; (80efc <sd_mmc_check+0xa68>)
   80c20:	4788      	blx	r1
   80c22:	2800      	cmp	r0, #0
   80c24:	f000 8125 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	tplfe_max_tran_speed = buf[5];
   80c28:	f89d 3015 	ldrb.w	r3, [sp, #21]
   80c2c:	2b32      	cmp	r3, #50	; 0x32
   80c2e:	bf28      	it	cs
   80c30:	2332      	movcs	r3, #50	; 0x32
	}

	// Decode transfer speed in Hz.
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   80c32:	48b3      	ldr	r0, [pc, #716]	; (80f00 <sd_mmc_check+0xa6c>)
   80c34:	6802      	ldr	r2, [r0, #0]
		 */
		tplfe_max_tran_speed = 0x32; // 25Mhz
	}

	// Decode transfer speed in Hz.
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
   80c36:	f003 0007 	and.w	r0, r3, #7
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
   80c3a:	49b2      	ldr	r1, [pc, #712]	; (80f04 <sd_mmc_check+0xa70>)
   80c3c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   80c40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80c44:	fb00 f101 	mul.w	r1, r0, r1
		tplfe_max_tran_speed = 0x32; // 25Mhz
	}

	// Decode transfer speed in Hz.
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
   80c48:	f3c3 03c3 	ubfx	r3, r3, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
   80c4c:	48ae      	ldr	r0, [pc, #696]	; (80f08 <sd_mmc_check+0xa74>)
   80c4e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   80c52:	fb03 f101 	mul.w	r1, r3, r1
   80c56:	6011      	str	r1, [r2, #0]
	if (IS_SDIO()) {
		if (!sdio_get_max_speed()) {
			return false;
		}
	}
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
   80c58:	f640 3206 	movw	r2, #2822	; 0xb06
   80c5c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80c60:	7810      	ldrb	r0, [r2, #0]
   80c62:	f243 6341 	movw	r3, #13889	; 0x3641
   80c66:	f2c0 0308 	movt	r3, #8
   80c6a:	4798      	blx	r3
   80c6c:	2803      	cmp	r0, #3
   80c6e:	d959      	bls.n	80d24 <sd_mmc_check+0x890>
		// TRY to enable 4-bit mode
		if (IS_SDIO()) {
   80c70:	f640 3000 	movw	r0, #2816	; 0xb00
   80c74:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80c78:	6801      	ldr	r1, [r0, #0]
   80c7a:	7bca      	ldrb	r2, [r1, #15]
   80c7c:	f002 0304 	and.w	r3, r2, #4
   80c80:	b2d8      	uxtb	r0, r3
   80c82:	b330      	cbz	r0, 80cd2 <sd_mmc_check+0x83e>
	 * A SDIO Low-Speed alone can supports 4bit (Optional)
	 */
	uint8_t u8_value;

	// Check 4bit support in 4BLS of "Card Capability" register
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
   80c84:	ad03      	add	r5, sp, #12
   80c86:	9500      	str	r5, [sp, #0]
   80c88:	f04f 0000 	mov.w	r0, #0
   80c8c:	4601      	mov	r1, r0
   80c8e:	f04f 0208 	mov.w	r2, #8
   80c92:	4603      	mov	r3, r0
   80c94:	4d9d      	ldr	r5, [pc, #628]	; (80f0c <sd_mmc_check+0xa78>)
   80c96:	47a8      	blx	r5
   80c98:	2800      	cmp	r0, #0
   80c9a:	f000 80ea 	beq.w	80e72 <sd_mmc_check+0x9de>
			0, &u8_value)) {
		return false;
	}
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
   80c9e:	f99d 100c 	ldrsb.w	r1, [sp, #12]
   80ca2:	2900      	cmp	r1, #0
   80ca4:	da15      	bge.n	80cd2 <sd_mmc_check+0x83e>
		// No supported, it is not a protocol error
		return true;
	}
	// HS mode possible, then enable
	u8_value = SDIO_BUSWIDTH_4B;
   80ca6:	ab14      	add	r3, sp, #80	; 0x50
   80ca8:	f04f 0202 	mov.w	r2, #2
   80cac:	f803 2d44 	strb.w	r2, [r3, #-68]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
   80cb0:	9300      	str	r3, [sp, #0]
   80cb2:	f04f 0001 	mov.w	r0, #1
   80cb6:	f04f 0100 	mov.w	r1, #0
   80cba:	f04f 0207 	mov.w	r2, #7
   80cbe:	4603      	mov	r3, r0
   80cc0:	47a8      	blx	r5
   80cc2:	2800      	cmp	r0, #0
   80cc4:	f000 80d5 	beq.w	80e72 <sd_mmc_check+0x9de>
			1, &u8_value)) {
		return false;
	}
	sd_mmc_card->bus_width = 4;
   80cc8:	488d      	ldr	r0, [pc, #564]	; (80f00 <sd_mmc_check+0xa6c>)
   80cca:	6801      	ldr	r1, [r0, #0]
   80ccc:	f04f 0304 	mov.w	r3, #4
   80cd0:	744b      	strb	r3, [r1, #17]
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_bus_width()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
   80cd2:	f640 3200 	movw	r2, #2816	; 0xb00
   80cd6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80cda:	6810      	ldr	r0, [r2, #0]
   80cdc:	7bc1      	ldrb	r1, [r0, #15]
   80cde:	f011 0f01 	tst.w	r1, #1
   80ce2:	d01a      	beq.n	80d1a <sd_mmc_check+0x886>
 */
static bool sd_acmd6(void)
{
	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
   80ce4:	8983      	ldrh	r3, [r0, #12]
   80ce6:	f241 1037 	movw	r0, #4407	; 0x1137
   80cea:	ea4f 4103 	mov.w	r1, r3, lsl #16
   80cee:	f243 62f1 	movw	r2, #14065	; 0x36f1
   80cf2:	f2c0 0208 	movt	r2, #8
   80cf6:	4790      	blx	r2
   80cf8:	2800      	cmp	r0, #0
   80cfa:	f000 80ba 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	// 10b = 4 bits bus
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
   80cfe:	f241 1006 	movw	r0, #4358	; 0x1106
   80d02:	f04f 0102 	mov.w	r1, #2
   80d06:	4b82      	ldr	r3, [pc, #520]	; (80f10 <sd_mmc_check+0xa7c>)
   80d08:	4798      	blx	r3
   80d0a:	2800      	cmp	r0, #0
   80d0c:	f000 80b1 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	sd_mmc_card->bus_width = 4;
   80d10:	487b      	ldr	r0, [pc, #492]	; (80f00 <sd_mmc_check+0xa6c>)
   80d12:	6801      	ldr	r1, [r0, #0]
   80d14:	f04f 0204 	mov.w	r2, #4
   80d18:	744a      	strb	r2, [r1, #17]
			if (!sd_acmd6()) {
				return false;
			}
		}
		// Switch to selected bus mode
		sd_mmc_configure_slot();
   80d1a:	f240 13a5 	movw	r3, #421	; 0x1a5
   80d1e:	f2c0 0308 	movt	r3, #8
   80d22:	4798      	blx	r3
	}
	if (driver_is_high_speed_capable()) {
   80d24:	f243 604d 	movw	r0, #13901	; 0x364d
   80d28:	f2c0 0008 	movt	r0, #8
   80d2c:	4780      	blx	r0
   80d2e:	2800      	cmp	r0, #0
   80d30:	f000 8081 	beq.w	80e36 <sd_mmc_check+0x9a2>
		// TRY to enable High-Speed Mode
		if (IS_SDIO()) {
   80d34:	f640 3100 	movw	r1, #2816	; 0xb00
   80d38:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80d3c:	680a      	ldr	r2, [r1, #0]
   80d3e:	7bd3      	ldrb	r3, [r2, #15]
   80d40:	f003 0004 	and.w	r0, r3, #4
   80d44:	b2c1      	uxtb	r1, r0
   80d46:	b359      	cbz	r1, 80da0 <sd_mmc_check+0x90c>
static bool sdio_cmd52_set_high_speed(void)
{
	uint8_t u8_value;

	// Check CIA.HS
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
   80d48:	ad03      	add	r5, sp, #12
   80d4a:	9500      	str	r5, [sp, #0]
   80d4c:	f04f 0000 	mov.w	r0, #0
   80d50:	4601      	mov	r1, r0
   80d52:	f04f 0213 	mov.w	r2, #19
   80d56:	4603      	mov	r3, r0
   80d58:	4d6c      	ldr	r5, [pc, #432]	; (80f0c <sd_mmc_check+0xa78>)
   80d5a:	47a8      	blx	r5
   80d5c:	2800      	cmp	r0, #0
   80d5e:	f000 8088 	beq.w	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
   80d62:	f89d 200c 	ldrb.w	r2, [sp, #12]
   80d66:	f012 0f01 	tst.w	r2, #1
   80d6a:	d019      	beq.n	80da0 <sd_mmc_check+0x90c>
		// No supported, it is not a protocol error
		return true;
	}
	// HS mode possible, then enable
	u8_value = SDIO_EHS;
   80d6c:	ab14      	add	r3, sp, #80	; 0x50
   80d6e:	f04f 0002 	mov.w	r0, #2
   80d72:	f803 0d44 	strb.w	r0, [r3, #-68]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
   80d76:	9300      	str	r3, [sp, #0]
   80d78:	f04f 0001 	mov.w	r0, #1
   80d7c:	f04f 0100 	mov.w	r1, #0
   80d80:	f04f 0213 	mov.w	r2, #19
   80d84:	4603      	mov	r3, r0
   80d86:	47a8      	blx	r5
   80d88:	2800      	cmp	r0, #0
   80d8a:	d072      	beq.n	80e72 <sd_mmc_check+0x9de>
			1, &u8_value)) {
		return false;
	}
	sd_mmc_card->high_speed = 1;
   80d8c:	495c      	ldr	r1, [pc, #368]	; (80f00 <sd_mmc_check+0xa6c>)
   80d8e:	680b      	ldr	r3, [r1, #0]
   80d90:	f04f 0201 	mov.w	r2, #1
   80d94:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
   80d98:	6818      	ldr	r0, [r3, #0]
   80d9a:	ea4f 0140 	mov.w	r1, r0, lsl #1
   80d9e:	6019      	str	r1, [r3, #0]
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_high_speed()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
   80da0:	f640 3300 	movw	r3, #2816	; 0xb00
   80da4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   80da8:	6818      	ldr	r0, [r3, #0]
   80daa:	7bc2      	ldrb	r2, [r0, #15]
   80dac:	f012 0f01 	tst.w	r2, #1
   80db0:	d03c      	beq.n	80e2c <sd_mmc_check+0x998>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
   80db2:	7c01      	ldrb	r1, [r0, #16]
   80db4:	2910      	cmp	r1, #16
   80db6:	d939      	bls.n	80e2c <sd_mmc_check+0x998>
 */
static bool sd_cm6_set_high_speed(void)
{
	uint8_t switch_status[SD_SW_STATUS_BSIZE];

	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
   80db8:	f04f 0301 	mov.w	r3, #1
   80dbc:	9300      	str	r3, [sp, #0]
   80dbe:	f241 1006 	movw	r0, #4358	; 0x1106
   80dc2:	f2c0 0008 	movt	r0, #8
   80dc6:	f64f 7101 	movw	r1, #65281	; 0xff01
   80dca:	f2c8 01ff 	movt	r1, #33023	; 0x80ff
   80dce:	f04f 0240 	mov.w	r2, #64	; 0x40
   80dd2:	4d50      	ldr	r5, [pc, #320]	; (80f14 <sd_mmc_check+0xa80>)
   80dd4:	47a8      	blx	r5
   80dd6:	2800      	cmp	r0, #0
   80dd8:	d04b      	beq.n	80e72 <sd_mmc_check+0x9de>
			| SD_CMD6_GRP2_DEFAULT
			| SD_CMD6_GRP1_HIGH_SPEED,
			SD_SW_STATUS_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(switch_status, 1)) {
   80dda:	a804      	add	r0, sp, #16
   80ddc:	f04f 0101 	mov.w	r1, #1
   80de0:	4b45      	ldr	r3, [pc, #276]	; (80ef8 <sd_mmc_check+0xa64>)
   80de2:	4798      	blx	r3
   80de4:	2800      	cmp	r0, #0
   80de6:	d044      	beq.n	80e72 <sd_mmc_check+0x9de>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
   80de8:	4844      	ldr	r0, [pc, #272]	; (80efc <sd_mmc_check+0xa68>)
   80dea:	4780      	blx	r0
   80dec:	2800      	cmp	r0, #0
   80dee:	d040      	beq.n	80e72 <sd_mmc_check+0x9de>
		return false;
	}

	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
   80df0:	4a49      	ldr	r2, [pc, #292]	; (80f18 <sd_mmc_check+0xa84>)
   80df2:	4790      	blx	r2
   80df4:	f010 0f80 	tst.w	r0, #128	; 0x80
   80df8:	d13b      	bne.n	80e72 <sd_mmc_check+0x9de>
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
   80dfa:	f89d 1020 	ldrb.w	r1, [sp, #32]
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
   80dfe:	f001 030f 	and.w	r3, r1, #15
   80e02:	2b0f      	cmp	r3, #15
   80e04:	d012      	beq.n	80e2c <sd_mmc_check+0x998>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
   80e06:	f89d 002d 	ldrb.w	r0, [sp, #45]	; 0x2d
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
   80e0a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
			== SD_SW_STATUS_FUN_GRP_RC_ERROR) {
		// No supported, it is not a protocol error
		return true;
	}
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
   80e0e:	ea50 2202 	orrs.w	r2, r0, r2, lsl #8
   80e12:	d12e      	bne.n	80e72 <sd_mmc_check+0x9de>
		sd_mmc_debug("%s: CMD6 SD_SW_STATUS_FUN_GRP1_BUSY\n\r", __func__);
		return false;
	}
	// CMD6 function switching period is within 8 clocks
	// after the end bit of status data.
	driver_send_clock();
   80e14:	4941      	ldr	r1, [pc, #260]	; (80f1c <sd_mmc_check+0xa88>)
   80e16:	4788      	blx	r1
	sd_mmc_card->high_speed = 1;
   80e18:	4b39      	ldr	r3, [pc, #228]	; (80f00 <sd_mmc_check+0xa6c>)
   80e1a:	6818      	ldr	r0, [r3, #0]
   80e1c:	f04f 0201 	mov.w	r2, #1
   80e20:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	sd_mmc_card->clock *= 2;
   80e24:	6801      	ldr	r1, [r0, #0]
   80e26:	ea4f 0341 	mov.w	r3, r1, lsl #1
   80e2a:	6003      	str	r3, [r0, #0]
					return false;
				}
			}
		}
		// Valid new configuration
		sd_mmc_configure_slot();
   80e2c:	f240 10a5 	movw	r0, #421	; 0x1a5
   80e30:	f2c0 0008 	movt	r0, #8
   80e34:	4780      	blx	r0
	}
	// SD MEMORY, Set default block size
	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80e36:	f640 3200 	movw	r2, #2816	; 0xb00
   80e3a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80e3e:	6811      	ldr	r1, [r2, #0]
   80e40:	7bcb      	ldrb	r3, [r1, #15]
   80e42:	f013 0f01 	tst.w	r3, #1
   80e46:	d006      	beq.n	80e56 <sd_mmc_check+0x9c2>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
   80e48:	f241 1010 	movw	r0, #4368	; 0x1110
   80e4c:	f44f 7100 	mov.w	r1, #512	; 0x200
   80e50:	4a2f      	ldr	r2, [pc, #188]	; (80f10 <sd_mmc_check+0xa7c>)
   80e52:	4790      	blx	r2
		sd_mmc_deselect_slot();
		return sd_mmc_err;
	}

	// Initialization of the card requested
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
   80e54:	b168      	cbz	r0, 80e72 <sd_mmc_check+0x9de>
			: sd_mmc_mci_card_init()) {
		sd_mmc_debug("SD/MMC card ready\n\r");
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
   80e56:	f640 3000 	movw	r0, #2816	; 0xb00
   80e5a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80e5e:	6803      	ldr	r3, [r0, #0]
   80e60:	f04f 0100 	mov.w	r1, #0
   80e64:	7399      	strb	r1, [r3, #14]
		sd_mmc_deselect_slot();
   80e66:	f240 2229 	movw	r2, #553	; 0x229
   80e6a:	f2c0 0208 	movt	r2, #8
   80e6e:	4790      	blx	r2
		// To notify that the card has been just initialized
		// It is necessary for USB Device MSC
		return SD_MMC_INIT_ONGOING;
   80e70:	e07f      	b.n	80f72 <sd_mmc_check+0xade>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
   80e72:	f640 3400 	movw	r4, #2816	; 0xb00
   80e76:	f2c2 0407 	movt	r4, #8199	; 0x2007
   80e7a:	6820      	ldr	r0, [r4, #0]
   80e7c:	f04f 0403 	mov.w	r4, #3
   80e80:	7384      	strb	r4, [r0, #14]
	sd_mmc_deselect_slot();
   80e82:	f240 2329 	movw	r3, #553	; 0x229
   80e86:	f2c0 0308 	movt	r3, #8
   80e8a:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
   80e8c:	e071      	b.n	80f72 <sd_mmc_check+0xade>
 */
static bool sd_cmd8(uint8_t * v2)
{
	uint32_t resp;

	*v2 = 0;
   80e8e:	f04f 0600 	mov.w	r6, #0
   80e92:	e001      	b.n	80e98 <sd_mmc_check+0xa04>
   80e94:	f04f 0600 	mov.w	r6, #0
static bool sdio_op_cond(void)
{
	uint32_t resp;

	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
   80e98:	f244 5005 	movw	r0, #17669	; 0x4505
   80e9c:	f04f 0100 	mov.w	r1, #0
   80ea0:	f243 63f1 	movw	r3, #14065	; 0x36f1
   80ea4:	f2c0 0308 	movt	r3, #8
   80ea8:	4798      	blx	r3
   80eaa:	2800      	cmp	r0, #0
   80eac:	f47f ab41 	bne.w	80532 <sd_mmc_check+0x9e>
	// Try to get the SDIO card's operating condition
	if (!sdio_op_cond()) {
		return false;
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80eb0:	f640 3200 	movw	r2, #2816	; 0xb00
   80eb4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   80eb8:	6811      	ldr	r1, [r2, #0]
   80eba:	7bcb      	ldrb	r3, [r1, #15]
   80ebc:	f013 0f01 	tst.w	r3, #1
   80ec0:	f43f ad4a 	beq.w	80958 <sd_mmc_check+0x4c4>
   80ec4:	f7ff bb6d 	b.w	805a2 <sd_mmc_check+0x10e>
		// Try to get the SD card's operating condition
		if (!sd_mci_op_cond(v2)) {
			// It is not a SD card
			sd_mmc_debug("Start MMC Install\n\r");
			sd_mmc_card->type = CARD_TYPE_MMC;
   80ec8:	f640 3000 	movw	r0, #2816	; 0xb00
   80ecc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80ed0:	6801      	ldr	r1, [r0, #0]
   80ed2:	f04f 0302 	mov.w	r3, #2
   80ed6:	73cb      	strb	r3, [r1, #15]
static bool sd_mmc_mci_install_mmc(void)
{
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
   80ed8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   80edc:	f04f 0100 	mov.w	r1, #0
   80ee0:	f243 62f1 	movw	r2, #14065	; 0x36f1
   80ee4:	f2c0 0208 	movt	r2, #8
   80ee8:	4790      	blx	r2
   80eea:	2800      	cmp	r0, #0
   80eec:	f47f ab9e 	bne.w	8062c <sd_mmc_check+0x198>
   80ef0:	e7b0      	b.n	80e54 <sd_mmc_check+0x9c0>
   80ef2:	bf00      	nop
   80ef4:	000801d5 	.word	0x000801d5
   80ef8:	000838ed 	.word	0x000838ed
   80efc:	00083a05 	.word	0x00083a05
   80f00:	20070b00 	.word	0x20070b00
   80f04:	0008b640 	.word	0x0008b640
   80f08:	0008b600 	.word	0x0008b600
   80f0c:	00080249 	.word	0x00080249
   80f10:	000836f1 	.word	0x000836f1
   80f14:	00083781 	.word	0x00083781
   80f18:	00083719 	.word	0x00083719
   80f1c:	000836cd 	.word	0x000836cd
			sd_mmc_card->type = CARD_TYPE_MMC;
			return sd_mmc_mci_install_mmc();
		}
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
   80f20:	f640 3000 	movw	r0, #2816	; 0xb00
   80f24:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80f28:	6801      	ldr	r1, [r0, #0]
   80f2a:	7bca      	ldrb	r2, [r1, #15]
   80f2c:	f012 0f01 	tst.w	r2, #1
   80f30:	f47f ad06 	bne.w	80940 <sd_mmc_check+0x4ac>
   80f34:	e510      	b.n	80958 <sd_mmc_check+0x4c4>
		return false;
	}

	// Put the Card in Identify Mode
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
   80f36:	f645 3002 	movw	r0, #23298	; 0x5b02
   80f3a:	f04f 0100 	mov.w	r1, #0
   80f3e:	4b38      	ldr	r3, [pc, #224]	; (81020 <sd_mmc_check+0xb8c>)
   80f40:	4798      	blx	r3
   80f42:	2800      	cmp	r0, #0
   80f44:	f47f aba9 	bne.w	8069a <sd_mmc_check+0x206>
   80f48:	e784      	b.n	80e54 <sd_mmc_check+0x9c0>
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
		return false;
	}

	if (!mmc_mci_op_cond()) {
		return false;
   80f4a:	f04f 0000 	mov.w	r0, #0
   80f4e:	e781      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
		// For MMC 4.0 Higher version
		// Get EXT_CSD
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
   80f50:	f04f 0000 	mov.w	r0, #0
   80f54:	e77e      	b.n	80e54 <sd_mmc_check+0x9c0>
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
   80f56:	4933      	ldr	r1, [pc, #204]	; (81024 <sd_mmc_check+0xb90>)
   80f58:	7808      	ldrb	r0, [r1, #0]
   80f5a:	4b33      	ldr	r3, [pc, #204]	; (81028 <sd_mmc_check+0xb94>)
   80f5c:	4798      	blx	r3
   80f5e:	2803      	cmp	r0, #3
   80f60:	f63f ac66 	bhi.w	80830 <sd_mmc_check+0x39c>
   80f64:	e48d      	b.n	80882 <sd_mmc_check+0x3ee>
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
				return false;
   80f66:	f04f 0000 	mov.w	r0, #0
   80f6a:	e773      	b.n	80e54 <sd_mmc_check+0x9c0>
			sd_mmc_configure_slot();
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
				return false;
   80f6c:	f04f 0000 	mov.w	r0, #0
   80f70:	e770      	b.n	80e54 <sd_mmc_check+0x9c0>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
   80f72:	4620      	mov	r0, r4
   80f74:	b015      	add	sp, #84	; 0x54
   80f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80f7a:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
   80f7c:	2800      	cmp	r0, #0
   80f7e:	f6ff ab74 	blt.w	8066a <sd_mmc_check+0x1d6>
   80f82:	f241 0669 	movw	r6, #4201	; 0x1069
   80f86:	f106 36ff 	add.w	r6, r6, #4294967295
   80f8a:	f7ff bb65 	b.w	80658 <sd_mmc_check+0x1c4>
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
   80f8e:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
   80f90:	2800      	cmp	r0, #0
   80f92:	f6ff ab6a 	blt.w	8066a <sd_mmc_check+0x1d6>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
			}
			break;
		}
		if (retry-- == 0) {
   80f96:	3e01      	subs	r6, #1
   80f98:	f47f ab5e 	bne.w	80658 <sd_mmc_check+0x1c4>
   80f9c:	e7d5      	b.n	80f4a <sd_mmc_check+0xab6>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   80f9e:	4649      	mov	r1, r9
   80fa0:	f2c4 011f 	movt	r1, #16415	; 0x401f
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
   80fa4:	f244 5029 	movw	r0, #17705	; 0x4529
   80fa8:	2e00      	cmp	r6, #0
   80faa:	bf08      	it	eq
   80fac:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
   80fb0:	47a8      	blx	r5
   80fb2:	2800      	cmp	r0, #0
   80fb4:	d088      	beq.n	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80fb6:	47d0      	blx	sl
		if (resp & OCR_POWER_UP_BUSY) {
   80fb8:	2800      	cmp	r0, #0
   80fba:	f6ff ab1e 	blt.w	805fa <sd_mmc_check+0x166>
   80fbe:	f640 0b35 	movw	fp, #2101	; 0x835
   80fc2:	f10b 3bff 	add.w	fp, fp, #4294967295
   80fc6:	f7ff bb02 	b.w	805ce <sd_mmc_check+0x13a>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
   80fca:	4649      	mov	r1, r9
   80fcc:	f2c4 011f 	movt	r1, #16415	; 0x401f
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
   80fd0:	f244 5029 	movw	r0, #17705	; 0x4529
   80fd4:	2e00      	cmp	r6, #0
   80fd6:	bf08      	it	eq
   80fd8:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
   80fdc:	47a8      	blx	r5
   80fde:	2800      	cmp	r0, #0
   80fe0:	f43f af72 	beq.w	80ec8 <sd_mmc_check+0xa34>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80fe4:	47d0      	blx	sl
		if (resp & OCR_POWER_UP_BUSY) {
   80fe6:	2800      	cmp	r0, #0
   80fe8:	f6ff ab07 	blt.w	805fa <sd_mmc_check+0x166>
			if ((resp & OCR_CCS) != 0) {
				sd_mmc_card->type |= CARD_TYPE_HC;
			}
			break;
		}
		if (retry-- == 0) {
   80fec:	f1bb 0b01 	subs.w	fp, fp, #1
   80ff0:	f47f aaed 	bne.w	805ce <sd_mmc_check+0x13a>
   80ff4:	e768      	b.n	80ec8 <sd_mmc_check+0xa34>
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   80ff6:	47c0      	blx	r8
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
   80ff8:	1e01      	subs	r1, r0, #0
   80ffa:	f6ff aac5 	blt.w	80588 <sd_mmc_check+0xf4>
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
   80ffe:	4638      	mov	r0, r7
   81000:	f401 11fc 	and.w	r1, r1, #2064384	; 0x1f8000
   81004:	47a8      	blx	r5
   81006:	2800      	cmp	r0, #0
   81008:	f43f af33 	beq.w	80e72 <sd_mmc_check+0x9de>
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
   8100c:	47c0      	blx	r8
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
   8100e:	1e01      	subs	r1, r0, #0
   81010:	f6ff aaba 	blt.w	80588 <sd_mmc_check+0xf4>
			break;
		}
		if (cmd5_retry-- == 0) {
   81014:	f1b9 0902 	subs.w	r9, r9, #2
   81018:	f47f aaa1 	bne.w	8055e <sd_mmc_check+0xca>
   8101c:	e729      	b.n	80e72 <sd_mmc_check+0x9de>
   8101e:	bf00      	nop
   81020:	000836f1 	.word	0x000836f1
   81024:	20070b06 	.word	0x20070b06
   81028:	00083641 	.word	0x00083641

0008102c <sd_mmc_get_type>:
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}

card_type_t sd_mmc_get_type(uint8_t slot)
{
   8102c:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
   8102e:	f240 23d5 	movw	r3, #725	; 0x2d5
   81032:	f2c0 0308 	movt	r3, #8
   81036:	4798      	blx	r3
   81038:	b958      	cbnz	r0, 81052 <sd_mmc_get_type+0x26>
		return CARD_TYPE_UNKNOWN;
	}
	sd_mmc_deselect_slot();
   8103a:	f240 2029 	movw	r0, #553	; 0x229
   8103e:	f2c0 0008 	movt	r0, #8
   81042:	4780      	blx	r0
	return sd_mmc_card->type;
   81044:	f640 3100 	movw	r1, #2816	; 0xb00
   81048:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8104c:	680a      	ldr	r2, [r1, #0]
   8104e:	7bd0      	ldrb	r0, [r2, #15]
   81050:	bd08      	pop	{r3, pc}
}

card_type_t sd_mmc_get_type(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return CARD_TYPE_UNKNOWN;
   81052:	f04f 0000 	mov.w	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
   81056:	bd08      	pop	{r3, pc}

00081058 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
   81058:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
   8105a:	f240 23d5 	movw	r3, #725	; 0x2d5
   8105e:	f2c0 0308 	movt	r3, #8
   81062:	4798      	blx	r3
   81064:	b958      	cbnz	r0, 8107e <sd_mmc_get_capacity+0x26>
		return 0;
	}
	sd_mmc_deselect_slot();
   81066:	f240 2029 	movw	r0, #553	; 0x229
   8106a:	f2c0 0008 	movt	r0, #8
   8106e:	4780      	blx	r0
	return sd_mmc_card->capacity;
   81070:	f640 3100 	movw	r1, #2816	; 0xb00
   81074:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81078:	680a      	ldr	r2, [r1, #0]
   8107a:	6850      	ldr	r0, [r2, #4]
   8107c:	bd08      	pop	{r3, pc}
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return 0;
   8107e:	f04f 0000 	mov.w	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
   81082:	bd08      	pop	{r3, pc}

00081084 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
   81084:	f04f 0000 	mov.w	r0, #0
   81088:	4770      	bx	lr
   8108a:	bf00      	nop

0008108c <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
   8108c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81090:	b083      	sub	sp, #12
   81092:	468b      	mov	fp, r1
   81094:	4692      	mov	sl, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
   81096:	f240 23d5 	movw	r3, #725	; 0x2d5
   8109a:	f2c0 0308 	movt	r3, #8
   8109e:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
   810a0:	4681      	mov	r9, r0
   810a2:	2800      	cmp	r0, #0
   810a4:	f040 8081 	bne.w	811aa <sd_mmc_init_read_blocks+0x11e>
   810a8:	f640 5841 	movw	r8, #3393	; 0xd41
   810ac:	f2c0 0803 	movt	r8, #3
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   810b0:	f640 3600 	movw	r6, #2816	; 0xb00
   810b4:	f2c2 0607 	movt	r6, #8199	; 0x2007
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   810b8:	f241 150d 	movw	r5, #4365	; 0x110d
   810bc:	f243 64f1 	movw	r4, #14065	; 0x36f1
   810c0:	f2c0 0408 	movt	r4, #8
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   810c4:	f243 7719 	movw	r7, #14105	; 0x3719
   810c8:	f2c0 0708 	movt	r7, #8
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   810cc:	6830      	ldr	r0, [r6, #0]
   810ce:	8981      	ldrh	r1, [r0, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   810d0:	4628      	mov	r0, r5
   810d2:	ea4f 4101 	mov.w	r1, r1, lsl #16
   810d6:	47a0      	blx	r4
   810d8:	2800      	cmp	r0, #0
   810da:	d046      	beq.n	8116a <sd_mmc_init_read_blocks+0xde>
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   810dc:	47b8      	blx	r7
   810de:	f410 7f80 	tst.w	r0, #256	; 0x100
   810e2:	d14a      	bne.n	8117a <sd_mmc_init_read_blocks+0xee>
   810e4:	f108 38ff 	add.w	r8, r8, #4294967295
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   810e8:	6832      	ldr	r2, [r6, #0]
   810ea:	8993      	ldrh	r3, [r2, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   810ec:	4628      	mov	r0, r5
   810ee:	ea4f 4103 	mov.w	r1, r3, lsl #16
   810f2:	47a0      	blx	r4
   810f4:	2800      	cmp	r0, #0
   810f6:	d15c      	bne.n	811b2 <sd_mmc_init_read_blocks+0x126>
   810f8:	e037      	b.n	8116a <sd_mmc_init_read_blocks+0xde>
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
   810fa:	ea4f 214b 	mov.w	r1, fp, lsl #9
   810fe:	e000      	b.n	81102 <sd_mmc_init_read_blocks+0x76>
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
   81100:	4659      	mov	r1, fp
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
	}

	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
   81102:	f04f 0301 	mov.w	r3, #1
   81106:	9300      	str	r3, [sp, #0]
   81108:	f44f 7200 	mov.w	r2, #512	; 0x200
   8110c:	4653      	mov	r3, sl
   8110e:	f243 7481 	movw	r4, #14209	; 0x3781
   81112:	f2c0 0408 	movt	r4, #8
   81116:	47a0      	blx	r4
   81118:	b938      	cbnz	r0, 8112a <sd_mmc_init_read_blocks+0x9e>
		sd_mmc_deselect_slot();
   8111a:	f240 2129 	movw	r1, #553	; 0x229
   8111e:	f2c0 0108 	movt	r1, #8
   81122:	4788      	blx	r1
		return SD_MMC_ERR_COMM;
   81124:	f04f 0905 	mov.w	r9, #5
   81128:	e03f      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
   8112a:	f243 7019 	movw	r0, #14105	; 0x3719
   8112e:	f2c0 0008 	movt	r0, #8
   81132:	4780      	blx	r0
		if (resp & CARD_STATUS_ERR_RD_WR) {
   81134:	f04f 0100 	mov.w	r1, #0
   81138:	f2ce 4158 	movt	r1, #58456	; 0xe458
   8113c:	4001      	ands	r1, r0
   8113e:	b139      	cbz	r1, 81150 <sd_mmc_init_read_blocks+0xc4>
			sd_mmc_debug("%s: Read blocks %02d resp32 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
   81140:	f240 2029 	movw	r0, #553	; 0x229
   81144:	f2c0 0008 	movt	r0, #8
   81148:	4780      	blx	r0
			return SD_MMC_ERR_COMM;
   8114a:	f04f 0905 	mov.w	r9, #5
   8114e:	e02c      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
   81150:	f640 3204 	movw	r2, #2820	; 0xb04
   81154:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81158:	f8a2 a000 	strh.w	sl, [r2]
	sd_mmc_nb_block_to_tranfer = nb_block;
   8115c:	f640 23fc 	movw	r3, #2812	; 0xafc
   81160:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81164:	f8a3 a000 	strh.w	sl, [r3]
	return SD_MMC_OK;
   81168:	e01f      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
		return sd_mmc_err;
	}

	// Wait for data ready status
	if (!sd_mmc_cmd13()) {
		sd_mmc_deselect_slot();
   8116a:	f240 2229 	movw	r2, #553	; 0x229
   8116e:	f2c0 0208 	movt	r2, #8
   81172:	4790      	blx	r2
		return SD_MMC_ERR_COMM;
   81174:	f04f 0905 	mov.w	r9, #5
   81178:	e017      	b.n	811aa <sd_mmc_init_read_blocks+0x11e>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
   8117a:	f241 1011 	movw	r0, #4369	; 0x1111
   8117e:	f2c0 0008 	movt	r0, #8
   81182:	f241 1412 	movw	r4, #4370	; 0x1112
   81186:	f2c0 0410 	movt	r4, #16
   8118a:	f1ba 0f01 	cmp.w	sl, #1
   8118e:	bf88      	it	hi
   81190:	4620      	movhi	r0, r4
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
   81192:	f640 3200 	movw	r2, #2816	; 0xb00
   81196:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8119a:	6813      	ldr	r3, [r2, #0]
   8119c:	7bd9      	ldrb	r1, [r3, #15]
   8119e:	f001 0408 	and.w	r4, r1, #8
   811a2:	b2e2      	uxtb	r2, r4
   811a4:	2a00      	cmp	r2, #0
   811a6:	d1ab      	bne.n	81100 <sd_mmc_init_read_blocks+0x74>
   811a8:	e7a7      	b.n	810fa <sd_mmc_init_read_blocks+0x6e>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
   811aa:	4648      	mov	r0, r9
   811ac:	b003      	add	sp, #12
   811ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   811b2:	47b8      	blx	r7
   811b4:	f410 7f80 	tst.w	r0, #256	; 0x100
   811b8:	d1df      	bne.n	8117a <sd_mmc_init_read_blocks+0xee>
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
   811ba:	6830      	ldr	r0, [r6, #0]
   811bc:	8981      	ldrh	r1, [r0, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
   811be:	4628      	mov	r0, r5
   811c0:	ea4f 4101 	mov.w	r1, r1, lsl #16
   811c4:	47a0      	blx	r4
   811c6:	2800      	cmp	r0, #0
   811c8:	d0cf      	beq.n	8116a <sd_mmc_init_read_blocks+0xde>
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
   811ca:	47b8      	blx	r7
   811cc:	f410 7f80 	tst.w	r0, #256	; 0x100
   811d0:	d1d3      	bne.n	8117a <sd_mmc_init_read_blocks+0xee>
				break;
			}
		}
		if (nec_timeout-- == 0) {
   811d2:	f1b8 0802 	subs.w	r8, r8, #2
   811d6:	f47f af79 	bne.w	810cc <sd_mmc_init_read_blocks+0x40>
   811da:	e7c6      	b.n	8116a <sd_mmc_init_read_blocks+0xde>

000811dc <sd_mmc_start_read_blocks>:
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
   811dc:	b510      	push	{r4, lr}
   811de:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
   811e0:	f643 03ed 	movw	r3, #14573	; 0x38ed
   811e4:	f2c0 0308 	movt	r3, #8
   811e8:	4798      	blx	r3
   811ea:	b948      	cbnz	r0, 81200 <sd_mmc_start_read_blocks+0x24>
		sd_mmc_nb_block_remaining = 0;
   811ec:	f640 3104 	movw	r1, #2820	; 0xb04
   811f0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   811f4:	f04f 0300 	mov.w	r3, #0
   811f8:	800b      	strh	r3, [r1, #0]
		return SD_MMC_ERR_COMM;
   811fa:	f04f 0005 	mov.w	r0, #5
   811fe:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
   81200:	f640 3004 	movw	r0, #2820	; 0xb04
   81204:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81208:	8802      	ldrh	r2, [r0, #0]
   8120a:	1b14      	subs	r4, r2, r4
   8120c:	8004      	strh	r4, [r0, #0]
	return SD_MMC_OK;
   8120e:	f04f 0000 	mov.w	r0, #0
}
   81212:	bd10      	pop	{r4, pc}

00081214 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(void)
{
   81214:	b508      	push	{r3, lr}
	if (!driver_wait_end_of_read_blocks()) {
   81216:	f643 2305 	movw	r3, #14853	; 0x3a05
   8121a:	f2c0 0308 	movt	r3, #8
   8121e:	4798      	blx	r3
   81220:	2800      	cmp	r0, #0
   81222:	d030      	beq.n	81286 <sd_mmc_wait_end_of_read_blocks+0x72>
		return SD_MMC_ERR_COMM;
	}
	if (sd_mmc_nb_block_remaining) {
   81224:	f640 3004 	movw	r0, #2820	; 0xb04
   81228:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8122c:	8801      	ldrh	r1, [r0, #0]
   8122e:	2900      	cmp	r1, #0
   81230:	d12c      	bne.n	8128c <sd_mmc_wait_end_of_read_blocks+0x78>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
   81232:	f640 22fc 	movw	r2, #2812	; 0xafc
   81236:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8123a:	8813      	ldrh	r3, [r2, #0]
   8123c:	2b01      	cmp	r3, #1
   8123e:	d107      	bne.n	81250 <sd_mmc_wait_end_of_read_blocks+0x3c>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
   81240:	f240 2129 	movw	r1, #553	; 0x229
   81244:	f2c0 0108 	movt	r1, #8
   81248:	4788      	blx	r1
		return SD_MMC_OK;
   8124a:	f04f 0000 	mov.w	r0, #0
   8124e:	bd08      	pop	{r3, pc}
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
   81250:	f243 100c 	movw	r0, #12556	; 0x310c
   81254:	f04f 0100 	mov.w	r1, #0
   81258:	f243 62f1 	movw	r2, #14065	; 0x36f1
   8125c:	f2c0 0208 	movt	r2, #8
   81260:	4790      	blx	r2
   81262:	b940      	cbnz	r0, 81276 <sd_mmc_wait_end_of_read_blocks+0x62>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
   81264:	f243 100c 	movw	r0, #12556	; 0x310c
   81268:	f04f 0100 	mov.w	r1, #0
   8126c:	f243 63f1 	movw	r3, #14065	; 0x36f1
   81270:	f2c0 0308 	movt	r3, #8
   81274:	4798      	blx	r3
	}
	sd_mmc_deselect_slot();
   81276:	f240 2029 	movw	r0, #553	; 0x229
   8127a:	f2c0 0008 	movt	r0, #8
   8127e:	4780      	blx	r0
	return SD_MMC_OK;
   81280:	f04f 0000 	mov.w	r0, #0
   81284:	bd08      	pop	{r3, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(void)
{
	if (!driver_wait_end_of_read_blocks()) {
		return SD_MMC_ERR_COMM;
   81286:	f04f 0005 	mov.w	r0, #5
   8128a:	bd08      	pop	{r3, pc}
	}
	if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
   8128c:	f04f 0000 	mov.w	r0, #0
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
   81290:	bd08      	pop	{r3, pc}
   81292:	bf00      	nop

00081294 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
   81294:	b5f0      	push	{r4, r5, r6, r7, lr}
   81296:	b083      	sub	sp, #12
   81298:	4606      	mov	r6, r0
   8129a:	460f      	mov	r7, r1
   8129c:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
   8129e:	f240 24d5 	movw	r4, #725	; 0x2d5
   812a2:	f2c0 0408 	movt	r4, #8
   812a6:	47a0      	blx	r4
	if (sd_mmc_err != SD_MMC_OK) {
   812a8:	4604      	mov	r4, r0
   812aa:	2800      	cmp	r0, #0
   812ac:	d158      	bne.n	81360 <sd_mmc_init_write_blocks+0xcc>
		return sd_mmc_err;
	}
	if (sd_mmc_is_write_protected(slot)) {
   812ae:	4630      	mov	r0, r6
   812b0:	f241 0385 	movw	r3, #4229	; 0x1085
   812b4:	f2c0 0308 	movt	r3, #8
   812b8:	4798      	blx	r3
   812ba:	b138      	cbz	r0, 812cc <sd_mmc_init_write_blocks+0x38>
		sd_mmc_deselect_slot();
   812bc:	f240 2329 	movw	r3, #553	; 0x229
   812c0:	f2c0 0308 	movt	r3, #8
   812c4:	4798      	blx	r3
		return SD_MMC_ERR_WP;
   812c6:	f04f 0407 	mov.w	r4, #7
   812ca:	e049      	b.n	81360 <sd_mmc_init_write_blocks+0xcc>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
   812cc:	f249 1018 	movw	r0, #37144	; 0x9118
   812d0:	f2c0 0008 	movt	r0, #8
   812d4:	f249 1119 	movw	r1, #37145	; 0x9119
   812d8:	f2c0 0110 	movt	r1, #16
   812dc:	2d01      	cmp	r5, #1
   812de:	bf88      	it	hi
   812e0:	4608      	movhi	r0, r1
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
   812e2:	f640 3200 	movw	r2, #2816	; 0xb00
   812e6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   812ea:	6816      	ldr	r6, [r2, #0]
   812ec:	7bf3      	ldrb	r3, [r6, #15]
   812ee:	f003 0108 	and.w	r1, r3, #8
   812f2:	b2ca      	uxtb	r2, r1
   812f4:	b912      	cbnz	r2, 812fc <sd_mmc_init_write_blocks+0x68>
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
   812f6:	ea4f 2147 	mov.w	r1, r7, lsl #9
   812fa:	e000      	b.n	812fe <sd_mmc_init_write_blocks+0x6a>
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
   812fc:	4639      	mov	r1, r7
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
   812fe:	f04f 0601 	mov.w	r6, #1
   81302:	9600      	str	r6, [sp, #0]
   81304:	f44f 7200 	mov.w	r2, #512	; 0x200
   81308:	462b      	mov	r3, r5
   8130a:	f243 7681 	movw	r6, #14209	; 0x3781
   8130e:	f2c0 0608 	movt	r6, #8
   81312:	47b0      	blx	r6
   81314:	b938      	cbnz	r0, 81326 <sd_mmc_init_write_blocks+0x92>
		sd_mmc_deselect_slot();
   81316:	f240 2029 	movw	r0, #553	; 0x229
   8131a:	f2c0 0008 	movt	r0, #8
   8131e:	4780      	blx	r0
		return SD_MMC_ERR_COMM;
   81320:	f04f 0405 	mov.w	r4, #5
   81324:	e01c      	b.n	81360 <sd_mmc_init_write_blocks+0xcc>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
   81326:	f243 7019 	movw	r0, #14105	; 0x3719
   8132a:	f2c0 0008 	movt	r0, #8
   8132e:	4780      	blx	r0
		if (resp & CARD_STATUS_ERR_RD_WR) {
   81330:	f04f 0300 	mov.w	r3, #0
   81334:	f2ce 4358 	movt	r3, #58456	; 0xe458
   81338:	4003      	ands	r3, r0
   8133a:	b13b      	cbz	r3, 8134c <sd_mmc_init_write_blocks+0xb8>
			sd_mmc_debug("%s: Write blocks %02d r1 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
   8133c:	f240 2429 	movw	r4, #553	; 0x229
   81340:	f2c0 0408 	movt	r4, #8
   81344:	47a0      	blx	r4
			return SD_MMC_ERR_COMM;
   81346:	f04f 0405 	mov.w	r4, #5
   8134a:	e009      	b.n	81360 <sd_mmc_init_write_blocks+0xcc>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
   8134c:	f640 3104 	movw	r1, #2820	; 0xb04
   81350:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81354:	800d      	strh	r5, [r1, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
   81356:	f640 22fc 	movw	r2, #2812	; 0xafc
   8135a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8135e:	8015      	strh	r5, [r2, #0]
	return SD_MMC_OK;
}
   81360:	4620      	mov	r0, r4
   81362:	b003      	add	sp, #12
   81364:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81366:	bf00      	nop

00081368 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
   81368:	b510      	push	{r4, lr}
   8136a:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
   8136c:	f643 237d 	movw	r3, #14973	; 0x3a7d
   81370:	f2c0 0308 	movt	r3, #8
   81374:	4798      	blx	r3
   81376:	b948      	cbnz	r0, 8138c <sd_mmc_start_write_blocks+0x24>
		sd_mmc_nb_block_remaining = 0;
   81378:	f640 3104 	movw	r1, #2820	; 0xb04
   8137c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81380:	f04f 0300 	mov.w	r3, #0
   81384:	800b      	strh	r3, [r1, #0]
		return SD_MMC_ERR_COMM;
   81386:	f04f 0005 	mov.w	r0, #5
   8138a:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
   8138c:	f640 3004 	movw	r0, #2820	; 0xb04
   81390:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81394:	8802      	ldrh	r2, [r0, #0]
   81396:	1b14      	subs	r4, r2, r4
   81398:	8004      	strh	r4, [r0, #0]
	return SD_MMC_OK;
   8139a:	f04f 0000 	mov.w	r0, #0
}
   8139e:	bd10      	pop	{r4, pc}

000813a0 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(void)
{
   813a0:	b508      	push	{r3, lr}
	if (!driver_wait_end_of_write_blocks()) {
   813a2:	f643 3375 	movw	r3, #15221	; 0x3b75
   813a6:	f2c0 0308 	movt	r3, #8
   813aa:	4798      	blx	r3
   813ac:	2800      	cmp	r0, #0
   813ae:	d02f      	beq.n	81410 <sd_mmc_wait_end_of_write_blocks+0x70>
		return SD_MMC_ERR_COMM;
	}
	if (sd_mmc_nb_block_remaining) {
   813b0:	f640 3004 	movw	r0, #2820	; 0xb04
   813b4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   813b8:	8801      	ldrh	r1, [r0, #0]
   813ba:	2900      	cmp	r1, #0
   813bc:	d12b      	bne.n	81416 <sd_mmc_wait_end_of_write_blocks+0x76>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
   813be:	f640 22fc 	movw	r2, #2812	; 0xafc
   813c2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   813c6:	8813      	ldrh	r3, [r2, #0]
   813c8:	2b01      	cmp	r3, #1
   813ca:	d107      	bne.n	813dc <sd_mmc_wait_end_of_write_blocks+0x3c>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
   813cc:	f240 2329 	movw	r3, #553	; 0x229
   813d0:	f2c0 0308 	movt	r3, #8
   813d4:	4798      	blx	r3
		return SD_MMC_OK;
   813d6:	f04f 0000 	mov.w	r0, #0
   813da:	bd08      	pop	{r3, pc}
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
   813dc:	f243 100c 	movw	r0, #12556	; 0x310c
   813e0:	f04f 0100 	mov.w	r1, #0
   813e4:	f243 62f1 	movw	r2, #14065	; 0x36f1
   813e8:	f2c0 0208 	movt	r2, #8
   813ec:	4790      	blx	r2
   813ee:	b938      	cbnz	r0, 81400 <sd_mmc_wait_end_of_write_blocks+0x60>
			sd_mmc_deselect_slot();
   813f0:	f240 2129 	movw	r1, #553	; 0x229
   813f4:	f2c0 0108 	movt	r1, #8
   813f8:	4788      	blx	r1
			return SD_MMC_ERR_COMM;
   813fa:	f04f 0005 	mov.w	r0, #5
   813fe:	bd08      	pop	{r3, pc}
		}
	}
	sd_mmc_deselect_slot();
   81400:	f240 2029 	movw	r0, #553	; 0x229
   81404:	f2c0 0008 	movt	r0, #8
   81408:	4780      	blx	r0
	return SD_MMC_OK;
   8140a:	f04f 0000 	mov.w	r0, #0
   8140e:	bd08      	pop	{r3, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(void)
{
	if (!driver_wait_end_of_write_blocks()) {
		return SD_MMC_ERR_COMM;
   81410:	f04f 0005 	mov.w	r0, #5
   81414:	bd08      	pop	{r3, pc}
	}
	if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
   81416:	f04f 0000 	mov.w	r0, #0
			return SD_MMC_ERR_COMM;
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
   8141a:	bd08      	pop	{r3, pc}

0008141c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8141c:	b4f0      	push	{r4, r5, r6, r7}
   8141e:	b08c      	sub	sp, #48	; 0x30
   81420:	4606      	mov	r6, r0
   81422:	460f      	mov	r7, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81424:	ac01      	add	r4, sp, #4
   81426:	f24b 659c 	movw	r5, #46748	; 0xb69c
   8142a:	f2c0 0508 	movt	r5, #8
   8142e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81436:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   8143a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8143e:	9b01      	ldr	r3, [sp, #4]
   81440:	fbb7 f0f3 	udiv	r0, r7, r3
   81444:	fbb0 f1f6 	udiv	r1, r0, r6
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81448:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8144c:	d952      	bls.n	814f4 <pwm_clocks_generate+0xd8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8144e:	9902      	ldr	r1, [sp, #8]
   81450:	fbb7 f2f1 	udiv	r2, r7, r1
   81454:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81458:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8145c:	d94f      	bls.n	814fe <pwm_clocks_generate+0xe2>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8145e:	9b03      	ldr	r3, [sp, #12]
   81460:	fbb7 f0f3 	udiv	r0, r7, r3
   81464:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81468:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8146c:	d94a      	bls.n	81504 <pwm_clocks_generate+0xe8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8146e:	9904      	ldr	r1, [sp, #16]
   81470:	fbb7 f2f1 	udiv	r2, r7, r1
   81474:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81478:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8147c:	d945      	bls.n	8150a <pwm_clocks_generate+0xee>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8147e:	9b05      	ldr	r3, [sp, #20]
   81480:	fbb7 f0f3 	udiv	r0, r7, r3
   81484:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81488:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8148c:	d940      	bls.n	81510 <pwm_clocks_generate+0xf4>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8148e:	9906      	ldr	r1, [sp, #24]
   81490:	fbb7 f2f1 	udiv	r2, r7, r1
   81494:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   81498:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8149c:	d93b      	bls.n	81516 <pwm_clocks_generate+0xfa>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8149e:	9b07      	ldr	r3, [sp, #28]
   814a0:	fbb7 f0f3 	udiv	r0, r7, r3
   814a4:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814a8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814ac:	d936      	bls.n	8151c <pwm_clocks_generate+0x100>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814ae:	9908      	ldr	r1, [sp, #32]
   814b0:	fbb7 f2f1 	udiv	r2, r7, r1
   814b4:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814b8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814bc:	d931      	bls.n	81522 <pwm_clocks_generate+0x106>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814be:	9b09      	ldr	r3, [sp, #36]	; 0x24
   814c0:	fbb7 f0f3 	udiv	r0, r7, r3
   814c4:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814c8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814cc:	d92c      	bls.n	81528 <pwm_clocks_generate+0x10c>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814ce:	990a      	ldr	r1, [sp, #40]	; 0x28
   814d0:	fbb7 f2f1 	udiv	r2, r7, r1
   814d4:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814d8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814dc:	d927      	bls.n	8152e <pwm_clocks_generate+0x112>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   814de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   814e0:	fbb7 f0f3 	udiv	r0, r7, r3
   814e4:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   814e8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   814ec:	d922      	bls.n	81534 <pwm_clocks_generate+0x118>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   814ee:	f64f 70ff 	movw	r0, #65535	; 0xffff
   814f2:	e022      	b.n	8153a <pwm_clocks_generate+0x11e>
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   814f4:	f04f 0200 	mov.w	r2, #0
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	}

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
   814f8:	ea41 2002 	orr.w	r0, r1, r2, lsl #8
   814fc:	e01d      	b.n	8153a <pwm_clocks_generate+0x11e>
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
		ul_pre++;
   814fe:	f04f 0201 	mov.w	r2, #1
   81502:	e7f9      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81504:	f04f 0202 	mov.w	r2, #2
   81508:	e7f6      	b.n	814f8 <pwm_clocks_generate+0xdc>
   8150a:	f04f 0203 	mov.w	r2, #3
   8150e:	e7f3      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81510:	f04f 0204 	mov.w	r2, #4
   81514:	e7f0      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81516:	f04f 0205 	mov.w	r2, #5
   8151a:	e7ed      	b.n	814f8 <pwm_clocks_generate+0xdc>
   8151c:	f04f 0206 	mov.w	r2, #6
   81520:	e7ea      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81522:	f04f 0207 	mov.w	r2, #7
   81526:	e7e7      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81528:	f04f 0208 	mov.w	r2, #8
   8152c:	e7e4      	b.n	814f8 <pwm_clocks_generate+0xdc>
   8152e:	f04f 0209 	mov.w	r2, #9
   81532:	e7e1      	b.n	814f8 <pwm_clocks_generate+0xdc>
   81534:	f04f 020a 	mov.w	r2, #10
   81538:	e7de      	b.n	814f8 <pwm_clocks_generate+0xdc>
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
	}
}
   8153a:	b00c      	add	sp, #48	; 0x30
   8153c:	bcf0      	pop	{r4, r5, r6, r7}
   8153e:	4770      	bx	lr

00081540 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81540:	b570      	push	{r4, r5, r6, lr}
   81542:	4606      	mov	r6, r0
   81544:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81546:	6808      	ldr	r0, [r1, #0]
   81548:	b158      	cbz	r0, 81562 <pwm_init+0x22>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8154a:	6889      	ldr	r1, [r1, #8]
   8154c:	f241 431d 	movw	r3, #5149	; 0x141d
   81550:	f2c0 0308 	movt	r3, #8
   81554:	4798      	blx	r3
		if (result == PWM_INVALID_ARGUMENT) {
   81556:	f64f 71ff 	movw	r1, #65535	; 0xffff
   8155a:	4288      	cmp	r0, r1
   8155c:	d014      	beq.n	81588 <pwm_init+0x48>
			return result;
		}

		clock = result;
   8155e:	4605      	mov	r5, r0
   81560:	e001      	b.n	81566 <pwm_init+0x26>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81562:	f04f 0500 	mov.w	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81566:	6860      	ldr	r0, [r4, #4]
   81568:	b158      	cbz	r0, 81582 <pwm_init+0x42>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   8156a:	68a1      	ldr	r1, [r4, #8]
   8156c:	f241 421d 	movw	r2, #5149	; 0x141d
   81570:	f2c0 0208 	movt	r2, #8
   81574:	4790      	blx	r2

		if (result == PWM_INVALID_ARGUMENT) {
   81576:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8157a:	4298      	cmp	r0, r3
   8157c:	d004      	beq.n	81588 <pwm_init+0x48>
			return result;
		}

		clock |= (result << 16);
   8157e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81582:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81584:	f04f 0000 	mov.w	r0, #0
}
   81588:	bd70      	pop	{r4, r5, r6, pc}
   8158a:	bf00      	nop

0008158c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   8158c:	b470      	push	{r4, r5, r6}
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8158e:	680b      	ldr	r3, [r1, #0]
	uint32_t channel = (1 << ch_num);
   81590:	f04f 0201 	mov.w	r2, #1
   81594:	fa02 f203 	lsl.w	r2, r2, r3

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81598:	8a8e      	ldrh	r6, [r1, #20]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   8159a:	684c      	ldr	r4, [r1, #4]
   8159c:	f004 050f 	and.w	r5, r4, #15
   815a0:	432e      	orrs	r6, r5
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   815a2:	890c      	ldrh	r4, [r1, #8]
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   815a4:	4326      	orrs	r6, r4
   815a6:	7a8d      	ldrb	r5, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   815a8:	ea46 2645 	orr.w	r6, r6, r5, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   815ac:	7d8c      	ldrb	r4, [r1, #22]
   815ae:	ea46 4504 	orr.w	r5, r6, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   815b2:	7dce      	ldrb	r6, [r1, #23]
   815b4:	ea45 4546 	orr.w	r5, r5, r6, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   815b8:	7e0c      	ldrb	r4, [r1, #24]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   815ba:	ea45 4684 	orr.w	r6, r5, r4, lsl #18
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = ch_mode_reg;
   815be:	f103 0510 	add.w	r5, r3, #16
   815c2:	ea4f 1445 	mov.w	r4, r5, lsl #5
   815c6:	1905      	adds	r5, r0, r4
   815c8:	5106      	str	r6, [r0, r4]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   815ca:	68cc      	ldr	r4, [r1, #12]
   815cc:	606c      	str	r4, [r5, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   815ce:	690c      	ldr	r4, [r1, #16]
   815d0:	eb00 1543 	add.w	r5, r0, r3, lsl #5
   815d4:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   815d8:	7d8c      	ldrb	r4, [r1, #22]
   815da:	b13c      	cbz	r4, 815ec <pwm_channel_init+0x60>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   815dc:	8b8d      	ldrh	r5, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   815de:	8b4c      	ldrh	r4, [r1, #26]
   815e0:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   815e4:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   815e8:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
   815ec:	7fcd      	ldrb	r5, [r1, #31]
   815ee:	fa05 f503 	lsl.w	r5, r5, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
   815f2:	7f8c      	ldrb	r4, [r1, #30]
   815f4:	fa04 f403 	lsl.w	r4, r4, r3
   815f8:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
   815fc:	6485      	str	r5, [r0, #72]	; 0x48
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
   815fe:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81602:	fa05 f503 	lsl.w	r5, r5, r3
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
   81606:	f891 4020 	ldrb.w	r4, [r1, #32]
   8160a:	fa04 f403 	lsl.w	r4, r4, r3
   8160e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
   81612:	6444      	str	r4, [r0, #68]	; 0x44
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
					ch_num) << 16);

	/* Sync Channels Mode Register */
	if (p_channel->b_sync_ch) {
   81614:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81618:	b11c      	cbz	r4, 81622 <pwm_channel_init+0x96>
		p_pwm->PWM_SCM |= channel;
   8161a:	6a04      	ldr	r4, [r0, #32]
   8161c:	4314      	orrs	r4, r2
   8161e:	6204      	str	r4, [r0, #32]
   81620:	e003      	b.n	8162a <pwm_channel_init+0x9e>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81622:	6a04      	ldr	r4, [r0, #32]
   81624:	ea24 0402 	bic.w	r4, r4, r2
   81628:	6204      	str	r4, [r0, #32]
		p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
	} else {
		p_pwm->PWM_FPV1 &= (!((0x01 << ch_num) << 16));
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   8162a:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   8162e:	2c01      	cmp	r4, #1
   81630:	d103      	bne.n	8163a <pwm_channel_init+0xae>
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81632:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81634:	4314      	orrs	r4, r2
   81636:	6684      	str	r4, [r0, #104]	; 0x68
   81638:	e006      	b.n	81648 <pwm_channel_init+0xbc>
	} else {
		p_pwm->PWM_FPV &= (!(0x01 << ch_num));
   8163a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8163c:	2a00      	cmp	r2, #0
   8163e:	bf14      	ite	ne
   81640:	2400      	movne	r4, #0
   81642:	f004 0401 	andeq.w	r4, r4, #1
   81646:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81648:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   8164c:	2c01      	cmp	r4, #1
   8164e:	d104      	bne.n	8165a <pwm_channel_init+0xce>
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81650:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81652:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
   81656:	6682      	str	r2, [r0, #104]	; 0x68
   81658:	e006      	b.n	81668 <pwm_channel_init+0xdc>
	} else {
		p_pwm->PWM_FPV &= (!((0x01 << ch_num) << 16));
   8165a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8165c:	0412      	lsls	r2, r2, #16
   8165e:	bf14      	ite	ne
   81660:	2200      	movne	r2, #0
   81662:	f004 0201 	andeq.w	r2, r4, #1
   81666:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81668:	2b03      	cmp	r3, #3
   8166a:	d80f      	bhi.n	8168c <pwm_channel_init+0x100>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8166c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8166e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81672:	f04f 02ff 	mov.w	r2, #255	; 0xff
   81676:	fa02 f203 	lsl.w	r2, r2, r3
   8167a:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8167e:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81682:	fa01 f303 	lsl.w	r3, r1, r3
   81686:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81688:	66c2      	str	r2, [r0, #108]	; 0x6c
   8168a:	e010      	b.n	816ae <pwm_channel_init+0x122>
	} else {
		ch_num -= 4;
   8168c:	f1a3 0304 	sub.w	r3, r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81690:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81692:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81696:	f04f 02ff 	mov.w	r2, #255	; 0xff
   8169a:	fa02 f203 	lsl.w	r2, r2, r3
   8169e:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   816a2:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   816a6:	fa01 f303 	lsl.w	r3, r1, r3
   816aa:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE2 = fault_enable_reg;
   816ac:	6702      	str	r2, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   816ae:	f04f 0000 	mov.w	r0, #0
   816b2:	bc70      	pop	{r4, r5, r6}
   816b4:	4770      	bx	lr
   816b6:	bf00      	nop

000816b8 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   816b8:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   816ba:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   816bc:	690b      	ldr	r3, [r1, #16]
   816be:	4293      	cmp	r3, r2
   816c0:	d307      	bcc.n	816d2 <pwm_channel_update_duty+0x1a>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   816c2:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   816c4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   816c8:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   816cc:	f04f 0000 	mov.w	r0, #0
   816d0:	e001      	b.n	816d6 <pwm_channel_update_duty+0x1e>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   816d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   816d6:	bc10      	pop	{r4}
   816d8:	4770      	bx	lr
   816da:	bf00      	nop

000816dc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   816dc:	f04f 0301 	mov.w	r3, #1
   816e0:	fa03 f101 	lsl.w	r1, r3, r1
   816e4:	6041      	str	r1, [r0, #4]
   816e6:	4770      	bx	lr

000816e8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   816e8:	f04f 0301 	mov.w	r3, #1
   816ec:	fa03 f101 	lsl.w	r1, r3, r1
   816f0:	6081      	str	r1, [r0, #8]
   816f2:	4770      	bx	lr

000816f4 <pwm_channel_disable_interrupt>:
#if (SAM3N || SAM4N)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
   816f4:	f102 0210 	add.w	r2, r2, #16
   816f8:	f04f 0301 	mov.w	r3, #1
   816fc:	fa03 f202 	lsl.w	r2, r3, r2
   81700:	fa03 f101 	lsl.w	r1, r3, r1
   81704:	430a      	orrs	r2, r1
   81706:	6142      	str	r2, [r0, #20]
   81708:	4770      	bx	lr
   8170a:	bf00      	nop

0008170c <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   8170c:	f04f 0308 	mov.w	r3, #8
   81710:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   81712:	f04f 0120 	mov.w	r1, #32
   81716:	6001      	str	r1, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   81718:	f04f 0204 	mov.w	r2, #4
   8171c:	6002      	str	r2, [r0, #0]
   8171e:	4770      	bx	lr

00081720 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   81720:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
   81724:	f2c0 0306 	movt	r3, #6
   81728:	4299      	cmp	r1, r3
   8172a:	d845      	bhi.n	817b8 <twi_set_speed+0x98>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8172c:	ea4f 0141 	mov.w	r1, r1, lsl #1
   81730:	fbb2 f2f1 	udiv	r2, r2, r1
   81734:	f1a2 0204 	sub.w	r2, r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81738:	2aff      	cmp	r2, #255	; 0xff
   8173a:	d92e      	bls.n	8179a <twi_set_speed+0x7a>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8173c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81740:	2aff      	cmp	r2, #255	; 0xff
   81742:	d918      	bls.n	81776 <twi_set_speed+0x56>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81744:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81748:	2aff      	cmp	r2, #255	; 0xff
   8174a:	d917      	bls.n	8177c <twi_set_speed+0x5c>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8174c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81750:	2aff      	cmp	r2, #255	; 0xff
   81752:	d916      	bls.n	81782 <twi_set_speed+0x62>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81754:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81758:	2aff      	cmp	r2, #255	; 0xff
   8175a:	d915      	bls.n	81788 <twi_set_speed+0x68>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8175c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81760:	2aff      	cmp	r2, #255	; 0xff
   81762:	d914      	bls.n	8178e <twi_set_speed+0x6e>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   81764:	ea4f 0252 	mov.w	r2, r2, lsr #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   81768:	2aff      	cmp	r2, #255	; 0xff
   8176a:	d913      	bls.n	81794 <twi_set_speed+0x74>
		/* Increase clock divider */
		ckdiv++;
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8176c:	ea4f 0252 	mov.w	r2, r2, lsr #1
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   81770:	f04f 0307 	mov.w	r3, #7
   81774:	e013      	b.n	8179e <twi_set_speed+0x7e>
   81776:	f04f 0301 	mov.w	r3, #1
   8177a:	e010      	b.n	8179e <twi_set_speed+0x7e>
   8177c:	f04f 0302 	mov.w	r3, #2
   81780:	e00d      	b.n	8179e <twi_set_speed+0x7e>
   81782:	f04f 0303 	mov.w	r3, #3
   81786:	e00a      	b.n	8179e <twi_set_speed+0x7e>
   81788:	f04f 0304 	mov.w	r3, #4
   8178c:	e007      	b.n	8179e <twi_set_speed+0x7e>
   8178e:	f04f 0305 	mov.w	r3, #5
   81792:	e004      	b.n	8179e <twi_set_speed+0x7e>
   81794:	f04f 0306 	mov.w	r3, #6
   81798:	e001      	b.n	8179e <twi_set_speed+0x7e>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8179a:	f04f 0300 	mov.w	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8179e:	ea4f 6102 	mov.w	r1, r2, lsl #24
			TWI_CWGR_CKDIV(ckdiv);
   817a2:	ea4f 4303 	mov.w	r3, r3, lsl #16
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   817a6:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
   817aa:	b2d2      	uxtb	r2, r2
   817ac:	ea41 0302 	orr.w	r3, r1, r2
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   817b0:	6103      	str	r3, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   817b2:	f04f 0000 	mov.w	r0, #0
   817b6:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   817b8:	f04f 0001 	mov.w	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   817bc:	4770      	bx	lr
   817be:	bf00      	nop

000817c0 <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   817c0:	f04f 0380 	mov.w	r3, #128	; 0x80
   817c4:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   817c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
   817c8:	4770      	bx	lr
   817ca:	bf00      	nop

000817cc <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   817cc:	b538      	push	{r3, r4, r5, lr}
   817ce:	4604      	mov	r4, r0
   817d0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   817d2:	f04f 33ff 	mov.w	r3, #4294967295
   817d6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   817d8:	6a03      	ldr	r3, [r0, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   817da:	f241 71c1 	movw	r1, #6081	; 0x17c1
   817de:	f2c0 0108 	movt	r1, #8
   817e2:	4788      	blx	r1

	twi_enable_master_mode(p_twi);
   817e4:	4620      	mov	r0, r4
   817e6:	f241 720d 	movw	r2, #5901	; 0x170d
   817ea:	f2c0 0208 	movt	r2, #8
   817ee:	4790      	blx	r2

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   817f0:	4620      	mov	r0, r4
   817f2:	6869      	ldr	r1, [r5, #4]
   817f4:	682a      	ldr	r2, [r5, #0]
   817f6:	f241 7321 	movw	r3, #5921	; 0x1721
   817fa:	f2c0 0308 	movt	r3, #8
   817fe:	4798      	blx	r3
   81800:	2801      	cmp	r0, #1
   81802:	bf14      	ite	ne
   81804:	2000      	movne	r0, #0
   81806:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   81808:	7a69      	ldrb	r1, [r5, #9]
   8180a:	2901      	cmp	r1, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   8180c:	bf04      	itt	eq
   8180e:	2140      	moveq	r1, #64	; 0x40
   81810:	6021      	streq	r1, [r4, #0]
	}

	return status;
}
   81812:	bd38      	pop	{r3, r4, r5, pc}

00081814 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
   81814:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81818:	6043      	str	r3, [r0, #4]
   8181a:	4770      	bx	lr

0008181c <init_board>:
 #include <asf.h>
 #include "init.h"
 
 
 void init_board(void)
 {
   8181c:	b570      	push	{r4, r5, r6, lr}
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8181e:	f04f 002b 	mov.w	r0, #43	; 0x2b
   81822:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81826:	f246 5401 	movw	r4, #25857	; 0x6501
   8182a:	f2c0 0408 	movt	r4, #8
   8182e:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   81830:	f04f 002a 	mov.w	r0, #42	; 0x2a
   81834:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81838:	47a0      	blx	r4
	 
	/* Configure HSMCI pins */
	gpio_configure_pin(PIN_HSMCI_MCCDA_GPIO, PIN_HSMCI_MCCDA_FLAGS);
   8183a:	f04f 0014 	mov.w	r0, #20
   8183e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81842:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCCK_GPIO, PIN_HSMCI_MCCK_FLAGS);
   81844:	f04f 0013 	mov.w	r0, #19
   81848:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8184c:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA0_GPIO, PIN_HSMCI_MCDA0_FLAGS);
   8184e:	f04f 0015 	mov.w	r0, #21
   81852:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81856:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA1_GPIO, PIN_HSMCI_MCDA1_FLAGS);
   81858:	f04f 0016 	mov.w	r0, #22
   8185c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81860:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA2_GPIO, PIN_HSMCI_MCDA2_FLAGS);
   81862:	f04f 0017 	mov.w	r0, #23
   81866:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8186a:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA3_GPIO, PIN_HSMCI_MCDA3_FLAGS);
   8186c:	f04f 0018 	mov.w	r0, #24
   81870:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81874:	47a0      	blx	r4
	/* Configure SD/MMC card detect pin */
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
   81876:	f04f 0067 	mov.w	r0, #103	; 0x67
   8187a:	f04f 0108 	mov.w	r1, #8
   8187e:	47a0      	blx	r4
	
	/* Configure EEPROM pins **/	
	pmc_enable_periph_clk(ID_TWI0);
   81880:	f04f 0016 	mov.w	r0, #22
   81884:	f646 0625 	movw	r6, #26661	; 0x6825
   81888:	f2c0 0608 	movt	r6, #8
   8188c:	47b0      	blx	r6
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   8188e:	f04f 0011 	mov.w	r0, #17
   81892:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81896:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   81898:	f04f 0012 	mov.w	r0, #18
   8189c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   818a0:	47a0      	blx	r4
	 
	/* Enable power to the SD card slot */
	pmc_enable_periph_clk(VDD_MCI_PIO_ID);
   818a2:	f04f 000c 	mov.w	r0, #12
   818a6:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   818a8:	f44f 5580 	mov.w	r5, #4096	; 0x1000
   818ac:	f2c4 050e 	movt	r5, #16398	; 0x400e
   818b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   818b4:	612b      	str	r3, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   818b6:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   818ba:	636b      	str	r3, [r5, #52]	; 0x34
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   818bc:	f44f 6460 	mov.w	r4, #3584	; 0xe00
   818c0:	f2c4 040e 	movt	r4, #16398	; 0x400e
   818c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   818c8:	6620      	str	r0, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   818ca:	6560      	str	r0, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   818cc:	6260      	str	r0, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   818ce:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
   818d2:	6f22      	ldr	r2, [r4, #112]	; 0x70
   818d4:	4302      	orrs	r2, r0
   818d6:	6722      	str	r2, [r4, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   818d8:	6060      	str	r0, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   818da:	f04f 0101 	mov.w	r1, #1
   818de:	6621      	str	r1, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   818e0:	6561      	str	r1, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   818e2:	6261      	str	r1, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   818e4:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
   818e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
   818ea:	430b      	orrs	r3, r1
   818ec:	6723      	str	r3, [r4, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   818ee:	6061      	str	r1, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   818f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
   818f4:	6620      	str	r0, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   818f6:	6560      	str	r0, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   818f8:	6260      	str	r0, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   818fa:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
   818fe:	6f22      	ldr	r2, [r4, #112]	; 0x70
   81900:	4302      	orrs	r2, r0
   81902:	6722      	str	r2, [r4, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   81904:	6060      	str	r0, [r4, #4]
	ioport_disable_pin(PIN_LED2_GPIO);
	ioport_set_pin_mode(PIN_LED3_GPIO, PIN_LED3_FLAGS);
	ioport_disable_pin(PIN_LED3_GPIO);
	 	 
	/* User button */
	pmc_enable_periph_clk(USR_BUTTON_PIO_ID);
   81906:	f04f 000c 	mov.w	r0, #12
   8190a:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8190c:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   81910:	6169      	str	r1, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81912:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   81916:	6669      	str	r1, [r5, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81918:	6569      	str	r1, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   8191a:	6229      	str	r1, [r5, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   8191c:	f8c5 1084 	str.w	r1, [r5, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81920:	6f2b      	ldr	r3, [r5, #112]	; 0x70
   81922:	f423 0000 	bic.w	r0, r3, #8388608	; 0x800000
   81926:	6728      	str	r0, [r5, #112]	; 0x70
	ioport_set_pin_dir(GPIO_USR_BUTTON, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_USR_BUTTON, GPIO_USR_BUTTON_FLAGS);
	 
	/* Sync signals */
	pmc_enable_periph_clk(SYNC_PIO_ID);
   81928:	f04f 000e 	mov.w	r0, #14
   8192c:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8192e:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
   81932:	f2c4 050e 	movt	r5, #16398	; 0x400e
   81936:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8193a:	616a      	str	r2, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8193c:	f8c5 20a0 	str.w	r2, [r5, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   81940:	666a      	str	r2, [r5, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81942:	656a      	str	r2, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   81944:	622a      	str	r2, [r5, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   81946:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   8194a:	6f29      	ldr	r1, [r5, #112]	; 0x70
   8194c:	f421 6380 	bic.w	r3, r1, #1024	; 0x400
   81950:	672b      	str	r3, [r5, #112]	; 0x70
	ioport_set_pin_dir(GPIO_SYNC, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_SYNC, GPIO_SYNC_FLAGS);
	pmc_enable_periph_clk(SYNC_READ_PIO_ID);
   81952:	f04f 000b 	mov.w	r0, #11
   81956:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81958:	f04f 0020 	mov.w	r0, #32
   8195c:	6120      	str	r0, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8195e:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81962:	6360      	str	r0, [r4, #52]	; 0x34
	ioport_set_pin_dir(SYNC_READ_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SYNC_READ_GPIO, SYNC_READ_ACTIVE_LEVEL);
	pmc_enable_periph_clk(SYNC_WRITE_PIO_ID);
   81964:	f04f 000b 	mov.w	r0, #11
   81968:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8196a:	f04f 0280 	mov.w	r2, #128	; 0x80
   8196e:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81970:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81974:	6322      	str	r2, [r4, #48]	; 0x30
	ioport_set_pin_dir(SYNC_WRITE_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SYNC_WRITE_GPIO, SYNC_WRITE_INACTIVE_LEVEL);
	
	/* 12v detect */
	pmc_enable_periph_clk(DET_12V_PIO_ID);
   81976:	f04f 000b 	mov.w	r0, #11
   8197a:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8197c:	f04f 0102 	mov.w	r1, #2
   81980:	6161      	str	r1, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81982:	f8c4 10a0 	str.w	r1, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   81986:	6621      	str	r1, [r4, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   81988:	6561      	str	r1, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   8198a:	6221      	str	r1, [r4, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   8198c:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81990:	6f23      	ldr	r3, [r4, #112]	; 0x70
   81992:	f023 0002 	bic.w	r0, r3, #2
   81996:	6720      	str	r0, [r4, #112]	; 0x70
	ioport_set_pin_dir(GPIO_DET_12V, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_DET_12V, GPIO_DET_12V_FLAGS);
	
	/* 12v power ok */
	pmc_enable_periph_clk(OK_12V_PIO_ID);
   81998:	f04f 000e 	mov.w	r0, #14
   8199c:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8199e:	f44f 7280 	mov.w	r2, #256	; 0x100
   819a2:	616a      	str	r2, [r5, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   819a4:	f8c5 20a0 	str.w	r2, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   819a8:	662a      	str	r2, [r5, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   819aa:	656a      	str	r2, [r5, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
   819ac:	622a      	str	r2, [r5, #32]
		base->PIO_IFDR = mask;
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   819ae:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   819b2:	6f29      	ldr	r1, [r5, #112]	; 0x70
   819b4:	f421 7380 	bic.w	r3, r1, #256	; 0x100
   819b8:	672b      	str	r3, [r5, #112]	; 0x70
	ioport_set_pin_dir(GPIO_OK_12V, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_OK_12V, GPIO_OK_12V_FLAGS);
	
	/* 12v enable */	
	pmc_enable_periph_clk(ENABLE_12V_PIO_ID);
   819ba:	f04f 000e 	mov.w	r0, #14
   819be:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   819c0:	f44f 7000 	mov.w	r0, #512	; 0x200
   819c4:	6128      	str	r0, [r5, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   819c6:	f8c5 00a0 	str.w	r0, [r5, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   819ca:	6368      	str	r0, [r5, #52]	; 0x34
   819cc:	bd70      	pop	{r4, r5, r6, pc}
   819ce:	bf00      	nop

000819d0 <init_module_peripherals_bp>:

#include "peripherals_module.h"

// Here should be all the initialization functions for the module before 12v power
void init_module_peripherals_bp(void)
{
   819d0:	4770      	bx	lr
   819d2:	bf00      	nop

000819d4 <init_module_peripherals_ap>:
	
}

// Here should be all the initialization functions for the module after 12v power
void init_module_peripherals_ap(void)
{
   819d4:	4770      	bx	lr
   819d6:	bf00      	nop

000819d8 <deinit_module_peripherals>:
	
}

// Here should be all the deinitialization functions for the module before 12v power removal
void deinit_module_peripherals(void)
{
   819d8:	4770      	bx	lr
   819da:	bf00      	nop

000819dc <init_i2c>:
twi_options_t i2c_options;
twi_packet_t i2c_packet;


void init_i2c(void)
{	
   819dc:	b538      	push	{r3, r4, r5, lr}
	i2c_options.master_clk = sysclk_get_cpu_hz();
   819de:	f241 6444 	movw	r4, #5700	; 0x1644
   819e2:	f2c2 0407 	movt	r4, #8199	; 0x2007
   819e6:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
   819ea:	f2c0 5301 	movt	r3, #1281	; 0x501
   819ee:	6023      	str	r3, [r4, #0]
	i2c_options.speed = 400000;
   819f0:	f44f 50d4 	mov.w	r0, #6784	; 0x1a80
   819f4:	f2c0 0006 	movt	r0, #6
   819f8:	6060      	str	r0, [r4, #4]
	i2c_options.chip = EEPROM_ADDR;
   819fa:	f04f 0150 	mov.w	r1, #80	; 0x50
   819fe:	7221      	strb	r1, [r4, #8]
	i2c_options.smbus = 0;
   81a00:	f04f 0200 	mov.w	r2, #0
   81a04:	7262      	strb	r2, [r4, #9]
	twi_enable_master_mode(TWI0);
   81a06:	f44f 4540 	mov.w	r5, #49152	; 0xc000
   81a0a:	f2c4 0508 	movt	r5, #16392	; 0x4008
   81a0e:	4628      	mov	r0, r5
   81a10:	f241 730d 	movw	r3, #5901	; 0x170d
   81a14:	f2c0 0308 	movt	r3, #8
   81a18:	4798      	blx	r3
	twi_master_init(TWI0, &i2c_options);	
   81a1a:	4628      	mov	r0, r5
   81a1c:	4621      	mov	r1, r4
   81a1e:	f241 72cd 	movw	r2, #6093	; 0x17cd
   81a22:	f2c0 0208 	movt	r2, #8
   81a26:	4790      	blx	r2
   81a28:	bd38      	pop	{r3, r4, r5, pc}
   81a2a:	bf00      	nop

00081a2c <init_pwm>:
	while(twi_probe(TWI0, EEPROM_ADDR) != TWI_SUCCESS);
	return (RET_TYPE)twi_master_read(TWI0, &i2c_packet);
}

void init_pwm(void)
{
   81a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a30:	b085      	sub	sp, #20
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM);
   81a32:	f04f 0024 	mov.w	r0, #36	; 0x24
   81a36:	f646 0325 	movw	r3, #26661	; 0x6825
   81a3a:	f2c0 0308 	movt	r3, #8
   81a3e:	4798      	blx	r3

	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM, PIN_LED1_CHANNEL);
   81a40:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   81a44:	f2c4 0409 	movt	r4, #16393	; 0x4009
   81a48:	4620      	mov	r0, r4
   81a4a:	f04f 0101 	mov.w	r1, #1
   81a4e:	f241 65e9 	movw	r5, #5865	; 0x16e9
   81a52:	f2c0 0508 	movt	r5, #8
   81a56:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_LED2_CHANNEL);
   81a58:	4620      	mov	r0, r4
   81a5a:	f04f 0103 	mov.w	r1, #3
   81a5e:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_LED3_CHANNEL);
   81a60:	4620      	mov	r0, r4
   81a62:	f04f 0102 	mov.w	r1, #2
   81a66:	47a8      	blx	r5

	/* Set PWM clock A as LED_PWM_FREQUENCY*PERIOD_VALUE */
	pwm_clock_t clock_setting = {
   81a68:	f44f 207a 	mov.w	r0, #1024000	; 0xfa000
   81a6c:	9001      	str	r0, [sp, #4]
   81a6e:	9002      	str	r0, [sp, #8]
   81a70:	f44f 413d 	mov.w	r1, #48384	; 0xbd00
   81a74:	f2c0 5101 	movt	r1, #1281	; 0x501
   81a78:	9103      	str	r1, [sp, #12]
		.ul_clka = LED_PWM_FREQUENCY * LED_PWM_PERIOD_VALUE,
		.ul_clkb = LED_PWM_FREQUENCY * LED_PWM_PERIOD_VALUE,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
   81a7a:	4620      	mov	r0, r4
   81a7c:	a901      	add	r1, sp, #4
   81a7e:	f241 5241 	movw	r2, #5441	; 0x1541
   81a82:	f2c0 0208 	movt	r2, #8
   81a86:	4790      	blx	r2

	/* Initialize PWM channel for LED1 */
	/* Period is left-aligned */
	g_pwm_channel_led1.alignment = PWM_ALIGN_LEFT;
   81a88:	f241 6164 	movw	r1, #5732	; 0x1664
   81a8c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81a90:	f04f 0500 	mov.w	r5, #0
   81a94:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led1.polarity = PWM_HIGH;
   81a96:	f04f 0601 	mov.w	r6, #1
   81a9a:	728e      	strb	r6, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led1.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81a9c:	f04f 0b0b 	mov.w	fp, #11
   81aa0:	f8c1 b004 	str.w	fp, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led1.ul_period = LED_PWM_PERIOD_VALUE;
   81aa4:	f44f 6a80 	mov.w	sl, #1024	; 0x400
   81aa8:	f8c1 a010 	str.w	sl, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led1.ul_duty = LED_INIT_DUTY_VALUE;
   81aac:	60cd      	str	r5, [r1, #12]
	g_pwm_channel_led1.channel = PIN_LED1_CHANNEL;
   81aae:	600e      	str	r6, [r1, #0]
	pwm_channel_init(PWM, &g_pwm_channel_led1);
   81ab0:	4620      	mov	r0, r4
   81ab2:	f241 598d 	movw	r9, #5517	; 0x158d
   81ab6:	f2c0 0908 	movt	r9, #8
   81aba:	47c8      	blx	r9

	/* Enable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_LED1_CHANNEL, 0);
   81abc:	4620      	mov	r0, r4
   81abe:	4631      	mov	r1, r6
   81ac0:	462a      	mov	r2, r5
   81ac2:	f241 68f5 	movw	r8, #5877	; 0x16f5
   81ac6:	f2c0 0808 	movt	r8, #8
   81aca:	47c0      	blx	r8
	//pwm_channel_enable_interrupt(PWM, PIN_LED1_CHANNEL, 0);

	/* Initialize PWM channel for LED2 */
	/* Period is center-aligned */
	g_pwm_channel_led2.alignment = PWM_ALIGN_LEFT;
   81acc:	f241 61b4 	movw	r1, #5812	; 0x16b4
   81ad0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81ad4:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led2.polarity = PWM_HIGH;
   81ad6:	728e      	strb	r6, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led2.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81ad8:	f8c1 b004 	str.w	fp, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led2.ul_period = LED_PWM_PERIOD_VALUE;
   81adc:	f8c1 a010 	str.w	sl, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led2.ul_duty = LED_INIT_DUTY_VALUE;
   81ae0:	60cd      	str	r5, [r1, #12]
	g_pwm_channel_led2.channel = PIN_LED2_CHANNEL;
   81ae2:	f04f 0703 	mov.w	r7, #3
   81ae6:	600f      	str	r7, [r1, #0]
	pwm_channel_init(PWM, &g_pwm_channel_led2);
   81ae8:	4620      	mov	r0, r4
   81aea:	47c8      	blx	r9

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_LED2_CHANNEL, 0);
   81aec:	4620      	mov	r0, r4
   81aee:	4639      	mov	r1, r7
   81af0:	462a      	mov	r2, r5
   81af2:	47c0      	blx	r8

	/* Initialize PWM channel for LED3 */
	/* Period is center-aligned */
	g_pwm_channel_led3.alignment = PWM_ALIGN_LEFT;
   81af4:	f241 638c 	movw	r3, #5772	; 0x168c
   81af8:	4619      	mov	r1, r3
   81afa:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81afe:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led3.polarity = PWM_LOW;
   81b00:	f04f 0000 	mov.w	r0, #0
   81b04:	7288      	strb	r0, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led3.ul_prescaler = PWM_CMR_CPRE_CLKA;
   81b06:	f8c1 b004 	str.w	fp, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led3.ul_period = LED_PWM_PERIOD_VALUE;
   81b0a:	f8c1 a010 	str.w	sl, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led3.ul_duty = LED_INIT_DUTY_VALUE;
   81b0e:	60cd      	str	r5, [r1, #12]
	g_pwm_channel_led3.channel = PIN_LED3_CHANNEL;
   81b10:	f04f 0a02 	mov.w	sl, #2
   81b14:	f8c1 a000 	str.w	sl, [r1]
	pwm_channel_init(PWM, &g_pwm_channel_led3);
   81b18:	4620      	mov	r0, r4
   81b1a:	47c8      	blx	r9

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_LED3_CHANNEL, 0);
   81b1c:	4620      	mov	r0, r4
   81b1e:	4651      	mov	r1, sl
   81b20:	462a      	mov	r2, r5
   81b22:	47c0      	blx	r8
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM, PIN_LED1_CHANNEL);
   81b24:	4620      	mov	r0, r4
   81b26:	4631      	mov	r1, r6
   81b28:	f241 65dd 	movw	r5, #5853	; 0x16dd
   81b2c:	f2c0 0508 	movt	r5, #8
   81b30:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_LED2_CHANNEL);
   81b32:	4620      	mov	r0, r4
   81b34:	4639      	mov	r1, r7
   81b36:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_LED3_CHANNEL);
   81b38:	4620      	mov	r0, r4
   81b3a:	4651      	mov	r1, sl
   81b3c:	47a8      	blx	r5
}
   81b3e:	b005      	add	sp, #20
   81b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00081b44 <set_user_led_colour>:

// Set user led colour
void set_user_led_colour(uint16_t red_val, uint16_t green_val, uint16_t blue_val)
{
   81b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81b46:	4603      	mov	r3, r0
   81b48:	460e      	mov	r6, r1
   81b4a:	4617      	mov	r7, r2
	pwm_channel_update_duty(PWM, &g_pwm_channel_led1, red_val);
   81b4c:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   81b50:	f2c4 0409 	movt	r4, #16393	; 0x4009
   81b54:	4620      	mov	r0, r4
   81b56:	f241 6164 	movw	r1, #5732	; 0x1664
   81b5a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81b5e:	461a      	mov	r2, r3
   81b60:	f241 65b9 	movw	r5, #5817	; 0x16b9
   81b64:	f2c0 0508 	movt	r5, #8
   81b68:	47a8      	blx	r5
	pwm_channel_update_duty(PWM, &g_pwm_channel_led2, blue_val);
   81b6a:	4620      	mov	r0, r4
   81b6c:	f241 61b4 	movw	r1, #5812	; 0x16b4
   81b70:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81b74:	463a      	mov	r2, r7
   81b76:	47a8      	blx	r5
	pwm_channel_update_duty(PWM, &g_pwm_channel_led3, green_val);
   81b78:	4620      	mov	r0, r4
   81b7a:	f241 618c 	movw	r1, #5772	; 0x168c
   81b7e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81b82:	4632      	mov	r2, r6
   81b84:	47a8      	blx	r5
   81b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00081b88 <get_user_button_status>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81b8c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81b90:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
}

// To see if the user pressed the front panel button
RET_TYPE get_user_button_status(void)
{
	if(ioport_get_pin_level(GPIO_USR_BUTTON))
   81b92:	f480 0100 	eor.w	r1, r0, #8388608	; 0x800000
		return RETURN_NOK;
	else
		return RETURN_OK;
}
   81b96:	f3c1 50c0 	ubfx	r0, r1, #23, #1
   81b9a:	4770      	bx	lr

00081b9c <enable_12v>:
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81b9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   81ba0:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81ba4:	f44f 7200 	mov.w	r2, #512	; 0x200
   81ba8:	631a      	str	r2, [r3, #48]	; 0x30
   81baa:	4770      	bx	lr

00081bac <disable_12v>:
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81bac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   81bb0:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81bb4:	f44f 7200 	mov.w	r2, #512	; 0x200
   81bb8:	635a      	str	r2, [r3, #52]	; 0x34
   81bba:	4770      	bx	lr

00081bbc <SCPI_ErrorInit>:
/* basic FIFO */
static fifo_t local_error_queue;



void SCPI_ErrorInit(scpi_t * context) {
   81bbc:	b508      	push	{r3, lr}
     * // FreeRTOS
     * context->error_queue = (scpi_error_queue_t)xQueueCreate(100, sizeof(int16_t));
     */

    /* basic FIFO */
    context->error_queue = (scpi_error_queue_t)&local_error_queue;
   81bbe:	f640 4318 	movw	r3, #3096	; 0xc18
   81bc2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81bc6:	62c3      	str	r3, [r0, #44]	; 0x2c
    fifo_init((fifo_t *)context->error_queue);
   81bc8:	4618      	mov	r0, r3
   81bca:	f641 51ed 	movw	r1, #7661	; 0x1ded
   81bce:	f2c0 0108 	movt	r1, #8
   81bd2:	4788      	blx	r1
   81bd4:	bd08      	pop	{r3, pc}
   81bd6:	bf00      	nop

00081bd8 <SCPI_ErrorClear>:

/**
 * Clear error queue
 * @param context - scpi context
 */
void SCPI_ErrorClear(scpi_t * context) {
   81bd8:	b508      	push	{r3, lr}
     * // FreeRTOS
     * xQueueReset((xQueueHandle)context->error_queue);
     */

    /* basic FIFO */
    fifo_clear((fifo_t *)context->error_queue);
   81bda:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   81bdc:	f641 53fd 	movw	r3, #7677	; 0x1dfd
   81be0:	f2c0 0308 	movt	r3, #8
   81be4:	4798      	blx	r3
   81be6:	bd08      	pop	{r3, pc}

00081be8 <SCPI_ErrorPop>:
/**
 * Pop error from queue
 * @param context - scpi context
 * @return error number
 */
int16_t SCPI_ErrorPop(scpi_t * context) {
   81be8:	b500      	push	{lr}
   81bea:	b083      	sub	sp, #12
    int16_t result = 0;
   81bec:	a902      	add	r1, sp, #8
   81bee:	f04f 0300 	mov.w	r3, #0
   81bf2:	f821 3d02 	strh.w	r3, [r1, #-2]!
     *   result = 0;
     * }
     */

    /* basic FIFO */
    fifo_remove((fifo_t *)context->error_queue, &result);
   81bf6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   81bf8:	f641 6209 	movw	r2, #7689	; 0x1e09
   81bfc:	f2c0 0208 	movt	r2, #8
   81c00:	4790      	blx	r2

    return result;
}
   81c02:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
   81c06:	b003      	add	sp, #12
   81c08:	bd00      	pop	{pc}
   81c0a:	bf00      	nop

00081c0c <SCPI_ErrorCount>:
/**
 * Return number of errors/events in the queue
 * @param context
 * @return 
 */
int32_t SCPI_ErrorCount(scpi_t * context) {
   81c0c:	b500      	push	{lr}
   81c0e:	b083      	sub	sp, #12
    int16_t result = 0;
   81c10:	a902      	add	r1, sp, #8
   81c12:	f04f 0300 	mov.w	r3, #0
   81c16:	f821 3d02 	strh.w	r3, [r1, #-2]!
     * // FreeRTOS
     * result = uxQueueMessagesWaiting((xQueueHandle)context->error_queue);
     */

    /* basic FIFO */
    fifo_count((fifo_t *)context->error_queue, &result);
   81c1a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   81c1c:	f641 62a5 	movw	r2, #7845	; 0x1ea5
   81c20:	f2c0 0208 	movt	r2, #8
   81c24:	4790      	blx	r2

    return result;
}
   81c26:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
   81c2a:	b003      	add	sp, #12
   81c2c:	bd00      	pop	{pc}
   81c2e:	bf00      	nop

00081c30 <SCPI_ErrorPush>:
/**
 * Push error to queue
 * @param context - scpi context
 * @param err - error number
 */
void SCPI_ErrorPush(scpi_t * context, int16_t err) {
   81c30:	b538      	push	{r3, r4, r5, lr}
   81c32:	4605      	mov	r5, r0
   81c34:	460c      	mov	r4, r1
     * // FreeRTOS
     * xQueueSend((xQueueHandle)context->error_queue, &err, 0);
     */

    /* basic FIFO */
    fifo_add((fifo_t *)context->error_queue, err);
   81c36:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   81c38:	f641 6349 	movw	r3, #7753	; 0x1e49
   81c3c:	f2c0 0308 	movt	r3, #8
   81c40:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81c42:	f114 0f63 	cmn.w	r4, #99	; 0x63
   81c46:	da0c      	bge.n	81c62 <SCPI_ErrorPush+0x32>
   81c48:	f114 0fc7 	cmn.w	r4, #199	; 0xc7
   81c4c:	db09      	blt.n	81c62 <SCPI_ErrorPush+0x32>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81c4e:	4628      	mov	r0, r5
   81c50:	f04f 0102 	mov.w	r1, #2
   81c54:	f04f 0220 	mov.w	r2, #32
   81c58:	f242 0355 	movw	r3, #8277	; 0x2055
   81c5c:	f2c0 0308 	movt	r3, #8
   81c60:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81c62:	f114 0fc7 	cmn.w	r4, #199	; 0xc7
   81c66:	da0c      	bge.n	81c82 <SCPI_ErrorPush+0x52>
   81c68:	f514 7f96 	cmn.w	r4, #300	; 0x12c
   81c6c:	dd09      	ble.n	81c82 <SCPI_ErrorPush+0x52>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81c6e:	4628      	mov	r0, r5
   81c70:	f04f 0102 	mov.w	r1, #2
   81c74:	f04f 0210 	mov.w	r2, #16
   81c78:	f242 0355 	movw	r3, #8277	; 0x2055
   81c7c:	f2c0 0308 	movt	r3, #8
   81c80:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81c82:	f514 7f96 	cmn.w	r4, #300	; 0x12c
   81c86:	dc0c      	bgt.n	81ca2 <SCPI_ErrorPush+0x72>
   81c88:	f514 7fc8 	cmn.w	r4, #400	; 0x190
   81c8c:	dd09      	ble.n	81ca2 <SCPI_ErrorPush+0x72>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81c8e:	4628      	mov	r0, r5
   81c90:	f04f 0102 	mov.w	r1, #2
   81c94:	f04f 0208 	mov.w	r2, #8
   81c98:	f242 0355 	movw	r3, #8277	; 0x2055
   81c9c:	f2c0 0308 	movt	r3, #8
   81ca0:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81ca2:	f514 7fc8 	cmn.w	r4, #400	; 0x190
   81ca6:	dc0c      	bgt.n	81cc2 <SCPI_ErrorPush+0x92>
   81ca8:	f514 7ffa 	cmn.w	r4, #500	; 0x1f4
   81cac:	dd09      	ble.n	81cc2 <SCPI_ErrorPush+0x92>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81cae:	4628      	mov	r0, r5
   81cb0:	f04f 0102 	mov.w	r1, #2
   81cb4:	f04f 0204 	mov.w	r2, #4
   81cb8:	f242 0355 	movw	r3, #8277	; 0x2055
   81cbc:	f2c0 0308 	movt	r3, #8
   81cc0:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81cc2:	f514 7ffa 	cmn.w	r4, #500	; 0x1f4
   81cc6:	dc0c      	bgt.n	81ce2 <SCPI_ErrorPush+0xb2>
   81cc8:	f514 7f16 	cmn.w	r4, #600	; 0x258
   81ccc:	dd09      	ble.n	81ce2 <SCPI_ErrorPush+0xb2>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81cce:	4628      	mov	r0, r5
   81cd0:	f04f 0102 	mov.w	r1, #2
   81cd4:	f04f 0280 	mov.w	r2, #128	; 0x80
   81cd8:	f242 0355 	movw	r3, #8277	; 0x2055
   81cdc:	f2c0 0308 	movt	r3, #8
   81ce0:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81ce2:	f514 7f16 	cmn.w	r4, #600	; 0x258
   81ce6:	dc0c      	bgt.n	81d02 <SCPI_ErrorPush+0xd2>
   81ce8:	f514 7f2f 	cmn.w	r4, #700	; 0x2bc
   81cec:	dd09      	ble.n	81d02 <SCPI_ErrorPush+0xd2>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81cee:	4628      	mov	r0, r5
   81cf0:	f04f 0102 	mov.w	r1, #2
   81cf4:	f04f 0240 	mov.w	r2, #64	; 0x40
   81cf8:	f242 0355 	movw	r3, #8277	; 0x2055
   81cfc:	f2c0 0308 	movt	r3, #8
   81d00:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81d02:	f514 7f2f 	cmn.w	r4, #700	; 0x2bc
   81d06:	dc0b      	bgt.n	81d20 <SCPI_ErrorPush+0xf0>
   81d08:	f514 7f48 	cmn.w	r4, #800	; 0x320
   81d0c:	dd08      	ble.n	81d20 <SCPI_ErrorPush+0xf0>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81d0e:	4628      	mov	r0, r5
   81d10:	f04f 0102 	mov.w	r1, #2
   81d14:	460a      	mov	r2, r1
   81d16:	f242 0355 	movw	r3, #8277	; 0x2055
   81d1a:	f2c0 0308 	movt	r3, #8
   81d1e:	4798      	blx	r3
    int i;

    SCPI_ErrorAddInternal(context, err);

    for(i = 0; i < ERROR_DEFS_N; i++) {
        if ((err <= errs[i].from) && (err >= errs[i].to)) {
   81d20:	f514 7f48 	cmn.w	r4, #800	; 0x320
   81d24:	dc0c      	bgt.n	81d40 <SCPI_ErrorPush+0x110>
   81d26:	f514 7f61 	cmn.w	r4, #900	; 0x384
   81d2a:	dd09      	ble.n	81d40 <SCPI_ErrorPush+0x110>
            SCPI_RegSetBits(context, SCPI_REG_ESR, errs[i].bit);
   81d2c:	4628      	mov	r0, r5
   81d2e:	f04f 0102 	mov.w	r1, #2
   81d32:	f04f 0201 	mov.w	r2, #1
   81d36:	f242 0355 	movw	r3, #8277	; 0x2055
   81d3a:	f2c0 0308 	movt	r3, #8
   81d3e:	4798      	blx	r3
        }
    }

    if (context) {
   81d40:	b155      	cbz	r5, 81d58 <SCPI_ErrorPush+0x128>
        if (context->interface && context->interface->error) {
   81d42:	69e8      	ldr	r0, [r5, #28]
   81d44:	b120      	cbz	r0, 81d50 <SCPI_ErrorPush+0x120>
   81d46:	6802      	ldr	r2, [r0, #0]
   81d48:	b112      	cbz	r2, 81d50 <SCPI_ErrorPush+0x120>
            context->interface->error(context, err);
   81d4a:	4628      	mov	r0, r5
   81d4c:	4621      	mov	r1, r4
   81d4e:	4790      	blx	r2
        }

        context->cmd_error = TRUE;
   81d50:	f04f 0101 	mov.w	r1, #1
   81d54:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
   81d58:	bd38      	pop	{r3, r4, r5, pc}
   81d5a:	bf00      	nop

00081d5c <SCPI_ErrorTranslate>:
 * Translate error number to string
 * @param err - error number
 * @return Error string representation
 */
const char * SCPI_ErrorTranslate(int16_t err) {
    switch (err) {
   81d5c:	f110 0f6d 	cmn.w	r0, #109	; 0x6d
   81d60:	d02b      	beq.n	81dba <SCPI_ErrorTranslate+0x5e>
   81d62:	dc09      	bgt.n	81d78 <SCPI_ErrorTranslate+0x1c>
   81d64:	f110 0f83 	cmn.w	r0, #131	; 0x83
   81d68:	d02c      	beq.n	81dc4 <SCPI_ErrorTranslate+0x68>
   81d6a:	f110 0f71 	cmn.w	r0, #113	; 0x71
   81d6e:	d01a      	beq.n	81da6 <SCPI_ErrorTranslate+0x4a>
   81d70:	f110 0f8a 	cmn.w	r0, #138	; 0x8a
   81d74:	d130      	bne.n	81dd8 <SCPI_ErrorTranslate+0x7c>
   81d76:	e02a      	b.n	81dce <SCPI_ErrorTranslate+0x72>
   81d78:	f110 0f67 	cmn.w	r0, #103	; 0x67
   81d7c:	d00e      	beq.n	81d9c <SCPI_ErrorTranslate+0x40>
   81d7e:	dc03      	bgt.n	81d88 <SCPI_ErrorTranslate+0x2c>
   81d80:	f110 0f6c 	cmn.w	r0, #108	; 0x6c
   81d84:	d128      	bne.n	81dd8 <SCPI_ErrorTranslate+0x7c>
   81d86:	e013      	b.n	81db0 <SCPI_ErrorTranslate+0x54>
   81d88:	f110 0f66 	cmn.w	r0, #102	; 0x66
   81d8c:	d029      	beq.n	81de2 <SCPI_ErrorTranslate+0x86>
   81d8e:	2800      	cmp	r0, #0
   81d90:	d122      	bne.n	81dd8 <SCPI_ErrorTranslate+0x7c>
        case 0: return "No error";
   81d92:	f64b 303c 	movw	r0, #47932	; 0xbb3c
   81d96:	f2c0 0008 	movt	r0, #8
   81d9a:	4770      	bx	lr
        case SCPI_ERROR_SYNTAX: return "Syntax error";
        case SCPI_ERROR_INVALID_SEPARATOR: return "Invalid separator";
   81d9c:	f64b 3058 	movw	r0, #47960	; 0xbb58
   81da0:	f2c0 0008 	movt	r0, #8
   81da4:	4770      	bx	lr
        case SCPI_ERROR_UNDEFINED_HEADER: return "Undefined header";
   81da6:	f64b 306c 	movw	r0, #47980	; 0xbb6c
   81daa:	f2c0 0008 	movt	r0, #8
   81dae:	4770      	bx	lr
        case SCPI_ERROR_PARAMETER_NOT_ALLOWED: return "Parameter not allowed";
   81db0:	f64b 3080 	movw	r0, #48000	; 0xbb80
   81db4:	f2c0 0008 	movt	r0, #8
   81db8:	4770      	bx	lr
        case SCPI_ERROR_MISSING_PARAMETER: return "Missing parameter";
   81dba:	f64b 3098 	movw	r0, #48024	; 0xbb98
   81dbe:	f2c0 0008 	movt	r0, #8
   81dc2:	4770      	bx	lr
        case SCPI_ERROR_INVALID_SUFFIX: return "Invalid suffix";
   81dc4:	f64b 30ac 	movw	r0, #48044	; 0xbbac
   81dc8:	f2c0 0008 	movt	r0, #8
   81dcc:	4770      	bx	lr
        case SCPI_ERROR_SUFFIX_NOT_ALLOWED: return "Suffix not allowed";
   81dce:	f64b 30bc 	movw	r0, #48060	; 0xbbbc
   81dd2:	f2c0 0008 	movt	r0, #8
   81dd6:	4770      	bx	lr
        default: return "Unknown error";
   81dd8:	f64b 30d0 	movw	r0, #48080	; 0xbbd0
   81ddc:	f2c0 0008 	movt	r0, #8
   81de0:	4770      	bx	lr
 * @return Error string representation
 */
const char * SCPI_ErrorTranslate(int16_t err) {
    switch (err) {
        case 0: return "No error";
        case SCPI_ERROR_SYNTAX: return "Syntax error";
   81de2:	f64b 3048 	movw	r0, #47944	; 0xbb48
   81de6:	f2c0 0008 	movt	r0, #8
        case SCPI_ERROR_MISSING_PARAMETER: return "Missing parameter";
        case SCPI_ERROR_INVALID_SUFFIX: return "Invalid suffix";
        case SCPI_ERROR_SUFFIX_NOT_ALLOWED: return "Suffix not allowed";
        default: return "Unknown error";
    }
}
   81dea:	4770      	bx	lr

00081dec <fifo_init>:

#include "fifo.h"

void fifo_init(fifo_t * fifo) {
    fifo->wr = 0;
   81dec:	f04f 0300 	mov.w	r3, #0
   81df0:	8003      	strh	r3, [r0, #0]
    fifo->rd = 0;
   81df2:	8043      	strh	r3, [r0, #2]
    fifo->size = FIFO_SIZE;
   81df4:	f04f 0110 	mov.w	r1, #16
   81df8:	8081      	strh	r1, [r0, #4]
   81dfa:	4770      	bx	lr

00081dfc <fifo_clear>:
}

void fifo_clear(fifo_t * fifo) {
    fifo->wr = 0;
   81dfc:	f04f 0300 	mov.w	r3, #0
   81e00:	8003      	strh	r3, [r0, #0]
    fifo->rd = 0;
   81e02:	8043      	strh	r3, [r0, #2]
   81e04:	4770      	bx	lr
   81e06:	bf00      	nop

00081e08 <fifo_remove>:
    fifo->wr = (fifo->wr + 1) % (fifo->size + 1);

    return TRUE;
}

bool_t fifo_remove(fifo_t * fifo, int16_t * value) {
   81e08:	b410      	push	{r4}
    /* FIFO empty? */
    if (fifo->wr == fifo->rd) {
   81e0a:	8843      	ldrh	r3, [r0, #2]
   81e0c:	f9b0 4000 	ldrsh.w	r4, [r0]
   81e10:	b21a      	sxth	r2, r3
   81e12:	4294      	cmp	r4, r2
   81e14:	d014      	beq.n	81e40 <fifo_remove+0x38>
        return FALSE;
    }

    if(value) {
   81e16:	b119      	cbz	r1, 81e20 <fifo_remove+0x18>
        *value = fifo->data[fifo->rd];
   81e18:	eb00 0242 	add.w	r2, r0, r2, lsl #1
   81e1c:	88d3      	ldrh	r3, [r2, #6]
   81e1e:	800b      	strh	r3, [r1, #0]
    }

    fifo->rd = (fifo->rd + 1) % (fifo->size + 1);
   81e20:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   81e24:	f102 0201 	add.w	r2, r2, #1
   81e28:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
   81e2c:	f103 0301 	add.w	r3, r3, #1
   81e30:	fb92 f1f3 	sdiv	r1, r2, r3
   81e34:	fb03 2211 	mls	r2, r3, r1, r2
   81e38:	8042      	strh	r2, [r0, #2]

    return TRUE;
   81e3a:	f04f 0001 	mov.w	r0, #1
   81e3e:	e001      	b.n	81e44 <fifo_remove+0x3c>
}

bool_t fifo_remove(fifo_t * fifo, int16_t * value) {
    /* FIFO empty? */
    if (fifo->wr == fifo->rd) {
        return FALSE;
   81e40:	f04f 0000 	mov.w	r0, #0
    }

    fifo->rd = (fifo->rd + 1) % (fifo->size + 1);

    return TRUE;
}
   81e44:	bc10      	pop	{r4}
   81e46:	4770      	bx	lr

00081e48 <fifo_add>:
void fifo_clear(fifo_t * fifo) {
    fifo->wr = 0;
    fifo->rd = 0;
}

bool_t fifo_add(fifo_t * fifo, int16_t value) {
   81e48:	b538      	push	{r3, r4, r5, lr}
   81e4a:	4604      	mov	r4, r0
   81e4c:	460d      	mov	r5, r1
    /* FIFO full? */
    if (fifo->wr == ((fifo->rd + fifo->size) % (fifo->size + 1))) {
   81e4e:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
   81e52:	f9b0 1000 	ldrsh.w	r1, [r0]
   81e56:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   81e5a:	18d2      	adds	r2, r2, r3
   81e5c:	f103 0301 	add.w	r3, r3, #1
   81e60:	fb92 f0f3 	sdiv	r0, r2, r3
   81e64:	fb03 2310 	mls	r3, r3, r0, r2
   81e68:	4299      	cmp	r1, r3
   81e6a:	d107      	bne.n	81e7c <fifo_add+0x34>
        fifo_remove(fifo, NULL);
   81e6c:	4620      	mov	r0, r4
   81e6e:	f04f 0100 	mov.w	r1, #0
   81e72:	f641 6209 	movw	r2, #7689	; 0x1e09
   81e76:	f2c0 0208 	movt	r2, #8
   81e7a:	4790      	blx	r2
    }

    fifo->data[fifo->wr] = value;
   81e7c:	f9b4 0000 	ldrsh.w	r0, [r4]
   81e80:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   81e84:	80cd      	strh	r5, [r1, #6]
    fifo->wr = (fifo->wr + 1) % (fifo->size + 1);
   81e86:	f100 0001 	add.w	r0, r0, #1
   81e8a:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
   81e8e:	f103 0301 	add.w	r3, r3, #1
   81e92:	fb90 f2f3 	sdiv	r2, r0, r3
   81e96:	fb03 0012 	mls	r0, r3, r2, r0
   81e9a:	8020      	strh	r0, [r4, #0]

    return TRUE;
}
   81e9c:	f04f 0001 	mov.w	r0, #1
   81ea0:	bd38      	pop	{r3, r4, r5, pc}
   81ea2:	bf00      	nop

00081ea4 <fifo_count>:

    return TRUE;
}

bool_t fifo_count(fifo_t * fifo, int16_t * value) {
    *value = fifo->wr - fifo->rd;
   81ea4:	8802      	ldrh	r2, [r0, #0]
   81ea6:	8843      	ldrh	r3, [r0, #2]
   81ea8:	1ad2      	subs	r2, r2, r3
   81eaa:	b292      	uxth	r2, r2
   81eac:	b293      	uxth	r3, r2
   81eae:	800b      	strh	r3, [r1, #0]
    if (*value < 0) {
   81eb0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   81eb4:	d004      	beq.n	81ec0 <fifo_count+0x1c>
        *value += (fifo->size + 1);
   81eb6:	8880      	ldrh	r0, [r0, #4]
   81eb8:	f100 0001 	add.w	r0, r0, #1
   81ebc:	1812      	adds	r2, r2, r0
   81ebe:	800a      	strh	r2, [r1, #0]
    }
    return TRUE;
}
   81ec0:	f04f 0001 	mov.w	r0, #1
   81ec4:	4770      	bx	lr
   81ec6:	bf00      	nop

00081ec8 <SCPI_RegGet>:
 * Get register value
 * @param name - register name
 * @return register value
 */
scpi_reg_val_t SCPI_RegGet(scpi_t * context, scpi_reg_name_t name) {
    if ((name < SCPI_REG_COUNT) && (context->registers != NULL)) {
   81ec8:	2907      	cmp	r1, #7
   81eca:	d804      	bhi.n	81ed6 <SCPI_RegGet+0xe>
   81ecc:	6b03      	ldr	r3, [r0, #48]	; 0x30
   81ece:	b12b      	cbz	r3, 81edc <SCPI_RegGet+0x14>
        return context->registers[name];
   81ed0:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
   81ed4:	4770      	bx	lr
    } else {
        return 0;
   81ed6:	f04f 0000 	mov.w	r0, #0
   81eda:	4770      	bx	lr
   81edc:	f04f 0000 	mov.w	r0, #0
    }
}
   81ee0:	4770      	bx	lr
   81ee2:	bf00      	nop

00081ee4 <SCPI_RegClearBits>:
/**
 * Clear register bits
 * @param name - register name
 * @param bits bit mask
 */
void SCPI_RegClearBits(scpi_t * context, scpi_reg_name_t name, scpi_reg_val_t bits) {
   81ee4:	b570      	push	{r4, r5, r6, lr}
   81ee6:	4605      	mov	r5, r0
   81ee8:	460c      	mov	r4, r1
   81eea:	4616      	mov	r6, r2
    SCPI_RegSet(context, name, SCPI_RegGet(context, name) & ~bits);
   81eec:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   81ef0:	f2c0 0308 	movt	r3, #8
   81ef4:	4798      	blx	r3
   81ef6:	ea20 0206 	bic.w	r2, r0, r6
   81efa:	4628      	mov	r0, r5
   81efc:	4621      	mov	r1, r4
   81efe:	b292      	uxth	r2, r2
   81f00:	f641 7341 	movw	r3, #8001	; 0x1f41
   81f04:	f2c0 0308 	movt	r3, #8
   81f08:	4798      	blx	r3
   81f0a:	bd70      	pop	{r4, r5, r6, pc}

00081f0c <regUpdateSTB>:
 * @param context
 * @param val value of register
 * @param mask name of mask register (enable register)
 * @param stbBits bits to clear or set in STB
 */
static void regUpdateSTB(scpi_t * context, scpi_reg_val_t val, scpi_reg_name_t mask, scpi_reg_val_t stbBits) {
   81f0c:	b570      	push	{r4, r5, r6, lr}
   81f0e:	4605      	mov	r5, r0
   81f10:	460e      	mov	r6, r1
   81f12:	461c      	mov	r4, r3
    if (val & SCPI_RegGet(context, mask)) {
   81f14:	4611      	mov	r1, r2
   81f16:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   81f1a:	f2c0 0308 	movt	r3, #8
   81f1e:	4798      	blx	r3
   81f20:	4230      	tst	r0, r6
        SCPI_RegSetBits(context, SCPI_REG_STB, stbBits);
   81f22:	4628      	mov	r0, r5
   81f24:	f04f 0100 	mov.w	r1, #0
   81f28:	4622      	mov	r2, r4
   81f2a:	bf19      	ittee	ne
   81f2c:	f242 0355 	movwne	r3, #8277	; 0x2055
   81f30:	f2c0 0308 	movtne	r3, #8
    } else {
        SCPI_RegClearBits(context, SCPI_REG_STB, stbBits);
   81f34:	f641 63e5 	movweq	r3, #7909	; 0x1ee5
   81f38:	f2c0 0308 	movteq	r3, #8
   81f3c:	4798      	blx	r3
   81f3e:	bd70      	pop	{r4, r5, r6, pc}

00081f40 <SCPI_RegSet>:
/**
 * Set register value
 * @param name - register name
 * @param val - new value
 */
void SCPI_RegSet(scpi_t * context, scpi_reg_name_t name, scpi_reg_val_t val) {
   81f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f42:	4605      	mov	r5, r0
   81f44:	460c      	mov	r4, r1
   81f46:	4616      	mov	r6, r2
    bool_t srq = FALSE;
    scpi_reg_val_t mask;
    scpi_reg_val_t old_val;

    if ((name >= SCPI_REG_COUNT) || (context->registers == NULL)) {
   81f48:	2907      	cmp	r1, #7
   81f4a:	f200 8081 	bhi.w	82050 <SCPI_RegSet+0x110>
   81f4e:	6b03      	ldr	r3, [r0, #48]	; 0x30
   81f50:	2b00      	cmp	r3, #0
   81f52:	d07d      	beq.n	82050 <SCPI_RegSet+0x110>
        return;
    }
    
    /* store old register value */
    old_val = context->registers[name];
   81f54:	f833 7011 	ldrh.w	r7, [r3, r1, lsl #1]

    /* set register value */
    context->registers[name] = val;
   81f58:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]

    /** @TODO: remove recutsion */
    switch (name) {
   81f5c:	2907      	cmp	r1, #7
   81f5e:	d857      	bhi.n	82010 <SCPI_RegSet+0xd0>
   81f60:	e8df f001 	tbb	[pc, r1]
   81f64:	281d1504 	.word	0x281d1504
   81f68:	3b304e43 	.word	0x3b304e43
        case SCPI_REG_STB:
            mask = SCPI_RegGet(context, SCPI_REG_SRE);
   81f6c:	f04f 0101 	mov.w	r1, #1
   81f70:	f641 62c9 	movw	r2, #7881	; 0x1ec9
   81f74:	f2c0 0208 	movt	r2, #8
   81f78:	4790      	blx	r2
            mask &= ~STB_SRQ;
   81f7a:	f64f 71bf 	movw	r1, #65471	; 0xffbf
   81f7e:	4031      	ands	r1, r6
            if (val & mask) {
   81f80:	4201      	tst	r1, r0
   81f82:	d052      	beq.n	8202a <SCPI_RegSet+0xea>
                val |= STB_SRQ;
   81f84:	f046 0640 	orr.w	r6, r6, #64	; 0x40
                /* avoid sending SRQ if nothing has changed */
                if (old_val != val) {
   81f88:	42b7      	cmp	r7, r6
   81f8a:	d153      	bne.n	82034 <SCPI_RegSet+0xf4>
   81f8c:	e04e      	b.n	8202c <SCPI_RegSet+0xec>
            } else {
                val &= ~STB_SRQ;
            }
            break;
        case SCPI_REG_SRE:
            regUpdate(context, SCPI_REG_STB);
   81f8e:	f04f 0100 	mov.w	r1, #0
   81f92:	f242 037d 	movw	r3, #8317	; 0x207d
   81f96:	f2c0 0308 	movt	r3, #8
   81f9a:	4798      	blx	r3
            break;
   81f9c:	e046      	b.n	8202c <SCPI_RegSet+0xec>
        case SCPI_REG_ESR:
            regUpdateSTB(context, val, SCPI_REG_ESE, STB_ESR);
   81f9e:	4611      	mov	r1, r2
   81fa0:	f04f 0203 	mov.w	r2, #3
   81fa4:	f04f 0320 	mov.w	r3, #32
   81fa8:	f641 770d 	movw	r7, #7949	; 0x1f0d
   81fac:	f2c0 0708 	movt	r7, #8
   81fb0:	47b8      	blx	r7
            break;
   81fb2:	e03b      	b.n	8202c <SCPI_RegSet+0xec>
        case SCPI_REG_ESE:
            regUpdate(context, SCPI_REG_ESR);
   81fb4:	f04f 0102 	mov.w	r1, #2
   81fb8:	f242 027d 	movw	r2, #8317	; 0x207d
   81fbc:	f2c0 0208 	movt	r2, #8
   81fc0:	4790      	blx	r2
            break;
   81fc2:	e033      	b.n	8202c <SCPI_RegSet+0xec>
        case SCPI_REG_QUES:
            regUpdateSTB(context, val, SCPI_REG_QUESE, STB_QES);
   81fc4:	4611      	mov	r1, r2
   81fc6:	f04f 0207 	mov.w	r2, #7
   81fca:	f04f 0308 	mov.w	r3, #8
   81fce:	f641 770d 	movw	r7, #7949	; 0x1f0d
   81fd2:	f2c0 0708 	movt	r7, #8
   81fd6:	47b8      	blx	r7
            break;
   81fd8:	e028      	b.n	8202c <SCPI_RegSet+0xec>
        case SCPI_REG_QUESE:
            regUpdate(context, SCPI_REG_QUES);
   81fda:	f04f 0106 	mov.w	r1, #6
   81fde:	f242 027d 	movw	r2, #8317	; 0x207d
   81fe2:	f2c0 0208 	movt	r2, #8
   81fe6:	4790      	blx	r2
            break;
   81fe8:	e020      	b.n	8202c <SCPI_RegSet+0xec>
        case SCPI_REG_OPER:
            regUpdateSTB(context, val, SCPI_REG_OPERE, STB_OPS);
   81fea:	4611      	mov	r1, r2
   81fec:	f04f 0205 	mov.w	r2, #5
   81ff0:	f04f 0380 	mov.w	r3, #128	; 0x80
   81ff4:	f641 770d 	movw	r7, #7949	; 0x1f0d
   81ff8:	f2c0 0708 	movt	r7, #8
   81ffc:	47b8      	blx	r7
            break;
   81ffe:	e015      	b.n	8202c <SCPI_RegSet+0xec>
        case SCPI_REG_OPERE:
            regUpdate(context, SCPI_REG_OPER);
   82000:	f04f 0104 	mov.w	r1, #4
   82004:	f242 037d 	movw	r3, #8317	; 0x207d
   82008:	f2c0 0308 	movt	r3, #8
   8200c:	4798      	blx	r3
            break;
   8200e:	e00d      	b.n	8202c <SCPI_RegSet+0xec>
            /* nothing to do */
            break;
    }

    /* set updated register value */
    context->registers[name] = val;
   82010:	6b00      	ldr	r0, [r0, #48]	; 0x30
   82012:	f820 2014 	strh.w	r2, [r0, r4, lsl #1]
   82016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 * @param context
 * @param ctrl number of controll message
 * @param value value of related register
 */
static size_t writeControl(scpi_t * context, scpi_ctrl_name_t ctrl, scpi_reg_val_t val) {
    if (context && context->interface && context->interface->control) {
   82018:	69e9      	ldr	r1, [r5, #28]
   8201a:	b1c9      	cbz	r1, 82050 <SCPI_RegSet+0x110>
   8201c:	688b      	ldr	r3, [r1, #8]
   8201e:	b1bb      	cbz	r3, 82050 <SCPI_RegSet+0x110>
        return context->interface->control(context, ctrl, val);
   82020:	4628      	mov	r0, r5
   82022:	f04f 0101 	mov.w	r1, #1
   82026:	4798      	blx	r3
   82028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                /* avoid sending SRQ if nothing has changed */
                if (old_val != val) {
                    srq = TRUE;
                }
            } else {
                val &= ~STB_SRQ;
   8202a:	460e      	mov	r6, r1
            /* nothing to do */
            break;
    }

    /* set updated register value */
    context->registers[name] = val;
   8202c:	6b28      	ldr	r0, [r5, #48]	; 0x30
   8202e:	f820 6014 	strh.w	r6, [r0, r4, lsl #1]
   82032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82034:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82036:	f823 6014 	strh.w	r6, [r3, r4, lsl #1]

    if (srq) {
        writeControl(context, SCPI_CTRL_SRQ, SCPI_RegGet(context, SCPI_REG_STB));
   8203a:	4628      	mov	r0, r5
   8203c:	f04f 0100 	mov.w	r1, #0
   82040:	f641 62c9 	movw	r2, #7881	; 0x1ec9
   82044:	f2c0 0208 	movt	r2, #8
   82048:	4790      	blx	r2
   8204a:	4602      	mov	r2, r0
 * @param context
 * @param ctrl number of controll message
 * @param value value of related register
 */
static size_t writeControl(scpi_t * context, scpi_ctrl_name_t ctrl, scpi_reg_val_t val) {
    if (context && context->interface && context->interface->control) {
   8204c:	2d00      	cmp	r5, #0
   8204e:	d1e3      	bne.n	82018 <SCPI_RegSet+0xd8>
   82050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82052:	bf00      	nop

00082054 <SCPI_RegSetBits>:
/**
 * Set register bits
 * @param name - register name
 * @param bits bit mask
 */
void SCPI_RegSetBits(scpi_t * context, scpi_reg_name_t name, scpi_reg_val_t bits) {
   82054:	b570      	push	{r4, r5, r6, lr}
   82056:	4605      	mov	r5, r0
   82058:	460c      	mov	r4, r1
   8205a:	4616      	mov	r6, r2
    SCPI_RegSet(context, name, SCPI_RegGet(context, name) | bits);
   8205c:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   82060:	f2c0 0308 	movt	r3, #8
   82064:	4798      	blx	r3
   82066:	ea40 0206 	orr.w	r2, r0, r6
   8206a:	4628      	mov	r0, r5
   8206c:	4621      	mov	r1, r4
   8206e:	b292      	uxth	r2, r2
   82070:	f641 7341 	movw	r3, #8001	; 0x1f41
   82074:	f2c0 0308 	movt	r3, #8
   82078:	4798      	blx	r3
   8207a:	bd70      	pop	{r4, r5, r6, pc}

0008207c <regUpdate>:
/**
 * Update register value
 * @param context
 * @param name - register name
 */
static void regUpdate(scpi_t * context, scpi_reg_name_t name) {
   8207c:	b538      	push	{r3, r4, r5, lr}
   8207e:	4605      	mov	r5, r0
   82080:	460c      	mov	r4, r1
    SCPI_RegSet(context, name, SCPI_RegGet(context, name));
   82082:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   82086:	f2c0 0308 	movt	r3, #8
   8208a:	4798      	blx	r3
   8208c:	4602      	mov	r2, r0
   8208e:	4628      	mov	r0, r5
   82090:	4621      	mov	r1, r4
   82092:	f641 7341 	movw	r3, #8001	; 0x1f41
   82096:	f2c0 0308 	movt	r3, #8
   8209a:	4798      	blx	r3
   8209c:	bd38      	pop	{r3, r4, r5, pc}
   8209e:	bf00      	nop

000820a0 <SCPI_EventClear>:

/**
 * Clear event register
 * @param context
 */
void SCPI_EventClear(scpi_t * context) {
   820a0:	b508      	push	{r3, lr}
    /* TODO */
    SCPI_RegSet(context, SCPI_REG_ESR, 0);
   820a2:	f04f 0102 	mov.w	r1, #2
   820a6:	f04f 0200 	mov.w	r2, #0
   820aa:	f641 7341 	movw	r3, #8001	; 0x1f41
   820ae:	f2c0 0308 	movt	r3, #8
   820b2:	4798      	blx	r3
   820b4:	bd08      	pop	{r3, pc}
   820b6:	bf00      	nop

000820b8 <SCPI_CoreCls>:
 * *CLS - This command clears all status data structures in a device. 
 *        For a device which minimally complies with SCPI. (SCPI std 4.1.3.2)
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreCls(scpi_t * context) {
   820b8:	b538      	push	{r3, r4, r5, lr}
   820ba:	4604      	mov	r4, r0
    SCPI_EventClear(context);
   820bc:	f242 03a1 	movw	r3, #8353	; 0x20a1
   820c0:	f2c0 0308 	movt	r3, #8
   820c4:	4798      	blx	r3
    SCPI_ErrorClear(context);
   820c6:	4620      	mov	r0, r4
   820c8:	f641 31d9 	movw	r1, #7129	; 0x1bd9
   820cc:	f2c0 0108 	movt	r1, #8
   820d0:	4788      	blx	r1
    SCPI_RegSet(context, SCPI_REG_OPER, 0);
   820d2:	4620      	mov	r0, r4
   820d4:	f04f 0104 	mov.w	r1, #4
   820d8:	f04f 0200 	mov.w	r2, #0
   820dc:	f641 7541 	movw	r5, #8001	; 0x1f41
   820e0:	f2c0 0508 	movt	r5, #8
   820e4:	47a8      	blx	r5
    SCPI_RegSet(context, SCPI_REG_QUES, 0);
   820e6:	4620      	mov	r0, r4
   820e8:	f04f 0106 	mov.w	r1, #6
   820ec:	f04f 0200 	mov.w	r2, #0
   820f0:	47a8      	blx	r5
    return SCPI_RES_OK;
}
   820f2:	f04f 0001 	mov.w	r0, #1
   820f6:	bd38      	pop	{r3, r4, r5, pc}

000820f8 <SCPI_CoreEse>:
/**
 * *ESE
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreEse(scpi_t * context) {
   820f8:	b510      	push	{r4, lr}
   820fa:	b082      	sub	sp, #8
   820fc:	4604      	mov	r4, r0
    int32_t new_ESE;
    if (SCPI_ParamInt(context, &new_ESE, TRUE)) {
   820fe:	a901      	add	r1, sp, #4
   82100:	f04f 0201 	mov.w	r2, #1
   82104:	f642 03dd 	movw	r3, #10461	; 0x28dd
   82108:	f2c0 0308 	movt	r3, #8
   8210c:	4798      	blx	r3
   8210e:	b148      	cbz	r0, 82124 <SCPI_CoreEse+0x2c>
        SCPI_RegSet(context, SCPI_REG_ESE, new_ESE);
   82110:	4620      	mov	r0, r4
   82112:	f04f 0103 	mov.w	r1, #3
   82116:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   8211a:	f641 7341 	movw	r3, #8001	; 0x1f41
   8211e:	f2c0 0308 	movt	r3, #8
   82122:	4798      	blx	r3
    }
    return SCPI_RES_OK;
}
   82124:	f04f 0001 	mov.w	r0, #1
   82128:	b002      	add	sp, #8
   8212a:	bd10      	pop	{r4, pc}

0008212c <SCPI_CoreEseQ>:
/**
 * *ESE?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreEseQ(scpi_t * context) {
   8212c:	b510      	push	{r4, lr}
   8212e:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_ESE));
   82130:	f04f 0103 	mov.w	r1, #3
   82134:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   82138:	f2c0 0308 	movt	r3, #8
   8213c:	4798      	blx	r3
   8213e:	4601      	mov	r1, r0
   82140:	4620      	mov	r0, r4
   82142:	f242 72c5 	movw	r2, #10181	; 0x27c5
   82146:	f2c0 0208 	movt	r2, #8
   8214a:	4790      	blx	r2
    return SCPI_RES_OK;
}
   8214c:	f04f 0001 	mov.w	r0, #1
   82150:	bd10      	pop	{r4, pc}
   82152:	bf00      	nop

00082154 <SCPI_CoreEsrQ>:
/**
 * *ESR?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreEsrQ(scpi_t * context) {
   82154:	b510      	push	{r4, lr}
   82156:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_ESR));
   82158:	f04f 0102 	mov.w	r1, #2
   8215c:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   82160:	f2c0 0308 	movt	r3, #8
   82164:	4798      	blx	r3
   82166:	4601      	mov	r1, r0
   82168:	4620      	mov	r0, r4
   8216a:	f242 72c5 	movw	r2, #10181	; 0x27c5
   8216e:	f2c0 0208 	movt	r2, #8
   82172:	4790      	blx	r2
    SCPI_RegSet(context, SCPI_REG_ESR, 0);
   82174:	4620      	mov	r0, r4
   82176:	f04f 0102 	mov.w	r1, #2
   8217a:	f04f 0200 	mov.w	r2, #0
   8217e:	f641 7341 	movw	r3, #8001	; 0x1f41
   82182:	f2c0 0308 	movt	r3, #8
   82186:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82188:	f04f 0001 	mov.w	r0, #1
   8218c:	bd10      	pop	{r4, pc}
   8218e:	bf00      	nop

00082190 <SCPI_CoreIdnQ>:
/**
 * *IDN?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreIdnQ(scpi_t * context) {
   82190:	b538      	push	{r3, r4, r5, lr}
   82192:	4605      	mov	r5, r0
    SCPI_ResultString(context, SCPI_MANUFACTURE);
   82194:	f64b 31e0 	movw	r1, #48096	; 0xbbe0
   82198:	f2c0 0108 	movt	r1, #8
   8219c:	f242 7485 	movw	r4, #10117	; 0x2785
   821a0:	f2c0 0408 	movt	r4, #8
   821a4:	47a0      	blx	r4
    SCPI_ResultString(context, SCPI_DEV_NAME);
   821a6:	4628      	mov	r0, r5
   821a8:	f64b 31e8 	movw	r1, #48104	; 0xbbe8
   821ac:	f2c0 0108 	movt	r1, #8
   821b0:	47a0      	blx	r4
    SCPI_ResultString(context, SCPI_DEV_VERSION);
   821b2:	4628      	mov	r0, r5
   821b4:	f64b 4108 	movw	r1, #48136	; 0xbc08
   821b8:	f2c0 0108 	movt	r1, #8
   821bc:	47a0      	blx	r4
    return SCPI_RES_OK;
}
   821be:	f04f 0001 	mov.w	r0, #1
   821c2:	bd38      	pop	{r3, r4, r5, pc}

000821c4 <SCPI_CoreOpc>:
/**
 * *OPC
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreOpc(scpi_t * context) {
   821c4:	b508      	push	{r3, lr}
    SCPI_RegSetBits(context, SCPI_REG_ESR, ESR_OPC);
   821c6:	f04f 0102 	mov.w	r1, #2
   821ca:	f04f 0201 	mov.w	r2, #1
   821ce:	f242 0355 	movw	r3, #8277	; 0x2055
   821d2:	f2c0 0308 	movt	r3, #8
   821d6:	4798      	blx	r3
    return SCPI_RES_OK;
}
   821d8:	f04f 0001 	mov.w	r0, #1
   821dc:	bd08      	pop	{r3, pc}
   821de:	bf00      	nop

000821e0 <SCPI_CoreOpcQ>:
/**
 * *OPC?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreOpcQ(scpi_t * context) {
   821e0:	b508      	push	{r3, lr}
    /* Operation is always completed */
    SCPI_ResultInt(context, 1);
   821e2:	f04f 0101 	mov.w	r1, #1
   821e6:	f242 73c5 	movw	r3, #10181	; 0x27c5
   821ea:	f2c0 0308 	movt	r3, #8
   821ee:	4798      	blx	r3
    return SCPI_RES_OK;
}
   821f0:	f04f 0001 	mov.w	r0, #1
   821f4:	bd08      	pop	{r3, pc}
   821f6:	bf00      	nop

000821f8 <SCPI_CoreRst>:
/**
 * *RST
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreRst(scpi_t * context) {
   821f8:	b508      	push	{r3, lr}
    if (context && context->interface && context->interface->reset) {
   821fa:	b128      	cbz	r0, 82208 <SCPI_CoreRst+0x10>
   821fc:	69c3      	ldr	r3, [r0, #28]
   821fe:	b133      	cbz	r3, 8220e <SCPI_CoreRst+0x16>
   82200:	6919      	ldr	r1, [r3, #16]
   82202:	b139      	cbz	r1, 82214 <SCPI_CoreRst+0x1c>
        return context->interface->reset(context);
   82204:	4788      	blx	r1
   82206:	e007      	b.n	82218 <SCPI_CoreRst+0x20>
    }
    return SCPI_RES_OK;
   82208:	f04f 0001 	mov.w	r0, #1
   8220c:	e004      	b.n	82218 <SCPI_CoreRst+0x20>
   8220e:	f04f 0001 	mov.w	r0, #1
   82212:	e001      	b.n	82218 <SCPI_CoreRst+0x20>
   82214:	f04f 0001 	mov.w	r0, #1
}
   82218:	b240      	sxtb	r0, r0
   8221a:	bd08      	pop	{r3, pc}

0008221c <SCPI_CoreSre>:
/**
 * *SRE
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreSre(scpi_t * context) {
   8221c:	b510      	push	{r4, lr}
   8221e:	b082      	sub	sp, #8
   82220:	4604      	mov	r4, r0
    int32_t new_SRE;
    if (SCPI_ParamInt(context, &new_SRE, TRUE)) {
   82222:	a901      	add	r1, sp, #4
   82224:	f04f 0201 	mov.w	r2, #1
   82228:	f642 03dd 	movw	r3, #10461	; 0x28dd
   8222c:	f2c0 0308 	movt	r3, #8
   82230:	4798      	blx	r3
   82232:	b148      	cbz	r0, 82248 <SCPI_CoreSre+0x2c>
        SCPI_RegSet(context, SCPI_REG_SRE, new_SRE);
   82234:	4620      	mov	r0, r4
   82236:	f04f 0101 	mov.w	r1, #1
   8223a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   8223e:	f641 7341 	movw	r3, #8001	; 0x1f41
   82242:	f2c0 0308 	movt	r3, #8
   82246:	4798      	blx	r3
    }
    return SCPI_RES_OK;
}
   82248:	f04f 0001 	mov.w	r0, #1
   8224c:	b002      	add	sp, #8
   8224e:	bd10      	pop	{r4, pc}

00082250 <SCPI_CoreSreQ>:
/**
 * *SRE?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreSreQ(scpi_t * context) {
   82250:	b510      	push	{r4, lr}
   82252:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_SRE));
   82254:	f04f 0101 	mov.w	r1, #1
   82258:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   8225c:	f2c0 0308 	movt	r3, #8
   82260:	4798      	blx	r3
   82262:	4601      	mov	r1, r0
   82264:	4620      	mov	r0, r4
   82266:	f242 72c5 	movw	r2, #10181	; 0x27c5
   8226a:	f2c0 0208 	movt	r2, #8
   8226e:	4790      	blx	r2
    return SCPI_RES_OK;
}
   82270:	f04f 0001 	mov.w	r0, #1
   82274:	bd10      	pop	{r4, pc}
   82276:	bf00      	nop

00082278 <SCPI_CoreStbQ>:
/**
 * *STB?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreStbQ(scpi_t * context) {
   82278:	b510      	push	{r4, lr}
   8227a:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_STB));
   8227c:	f04f 0100 	mov.w	r1, #0
   82280:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   82284:	f2c0 0308 	movt	r3, #8
   82288:	4798      	blx	r3
   8228a:	4601      	mov	r1, r0
   8228c:	4620      	mov	r0, r4
   8228e:	f242 72c5 	movw	r2, #10181	; 0x27c5
   82292:	f2c0 0208 	movt	r2, #8
   82296:	4790      	blx	r2
    return SCPI_RES_OK;
}
   82298:	f04f 0001 	mov.w	r0, #1
   8229c:	bd10      	pop	{r4, pc}
   8229e:	bf00      	nop

000822a0 <SCPI_CoreTstQ>:
/**
 * *TST?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreTstQ(scpi_t * context) {
   822a0:	b510      	push	{r4, lr}
    int result = 0;
    if (context && context->interface && context->interface->test) {
   822a2:	4604      	mov	r4, r0
   822a4:	b130      	cbz	r0, 822b4 <SCPI_CoreTstQ+0x14>
   822a6:	69c3      	ldr	r3, [r0, #28]
   822a8:	b13b      	cbz	r3, 822ba <SCPI_CoreTstQ+0x1a>
   822aa:	6959      	ldr	r1, [r3, #20]
   822ac:	b141      	cbz	r1, 822c0 <SCPI_CoreTstQ+0x20>
        result = context->interface->test(context);
   822ae:	4788      	blx	r1
   822b0:	4601      	mov	r1, r0
   822b2:	e007      	b.n	822c4 <SCPI_CoreTstQ+0x24>
 * *TST?
 * @param context
 * @return 
 */
scpi_result_t SCPI_CoreTstQ(scpi_t * context) {
    int result = 0;
   822b4:	f04f 0100 	mov.w	r1, #0
   822b8:	e004      	b.n	822c4 <SCPI_CoreTstQ+0x24>
   822ba:	f04f 0100 	mov.w	r1, #0
   822be:	e001      	b.n	822c4 <SCPI_CoreTstQ+0x24>
   822c0:	f04f 0100 	mov.w	r1, #0
    if (context && context->interface && context->interface->test) {
        result = context->interface->test(context);
    }
    SCPI_ResultInt(context, result);
   822c4:	4620      	mov	r0, r4
   822c6:	f242 72c5 	movw	r2, #10181	; 0x27c5
   822ca:	f2c0 0208 	movt	r2, #8
   822ce:	4790      	blx	r2
    return SCPI_RES_OK;
}
   822d0:	f04f 0001 	mov.w	r0, #1
   822d4:	bd10      	pop	{r4, pc}
   822d6:	bf00      	nop

000822d8 <SCPI_CoreWai>:
 */
scpi_result_t SCPI_CoreWai(scpi_t * context) {
    (void) context;
    /* NOP */
    return SCPI_RES_OK;
}
   822d8:	f04f 0001 	mov.w	r0, #1
   822dc:	4770      	bx	lr
   822de:	bf00      	nop

000822e0 <SCPI_StubQ>:
/**
 * Query command stub function
 * @param context
 * @return 
 */
scpi_result_t SCPI_StubQ(scpi_t * context) {
   822e0:	b508      	push	{r3, lr}
    SCPI_ResultString(context, "");
   822e2:	f64b 7130 	movw	r1, #48944	; 0xbf30
   822e6:	f2c0 0108 	movt	r1, #8
   822ea:	f242 7385 	movw	r3, #10117	; 0x2785
   822ee:	f2c0 0308 	movt	r3, #8
   822f2:	4798      	blx	r3
    return SCPI_RES_OK;
}
   822f4:	f04f 0001 	mov.w	r0, #1
   822f8:	bd08      	pop	{r3, pc}
   822fa:	bf00      	nop

000822fc <SCPI_SystemVersionQ>:
/**
 * SYSTem:VERSion?
 * @param context
 * @return 
 */
scpi_result_t SCPI_SystemVersionQ(scpi_t * context) {
   822fc:	b508      	push	{r3, lr}
    SCPI_ResultString(context, SCPI_DEV_VERSION);
   822fe:	f64b 4108 	movw	r1, #48136	; 0xbc08
   82302:	f2c0 0108 	movt	r1, #8
   82306:	f242 7385 	movw	r3, #10117	; 0x2785
   8230a:	f2c0 0308 	movt	r3, #8
   8230e:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82310:	f04f 0001 	mov.w	r0, #1
   82314:	bd08      	pop	{r3, pc}
   82316:	bf00      	nop

00082318 <SCPI_SystemErrorNextQ>:
/**
 * SYSTem:ERRor[:NEXT]?
 * @param context
 * @return 
 */
scpi_result_t SCPI_SystemErrorNextQ(scpi_t * context) {
   82318:	b538      	push	{r3, r4, r5, lr}
   8231a:	4604      	mov	r4, r0
    int16_t err = SCPI_ErrorPop(context);
   8231c:	f641 33e9 	movw	r3, #7145	; 0x1be9
   82320:	f2c0 0308 	movt	r3, #8
   82324:	4798      	blx	r3
   82326:	4605      	mov	r5, r0

    SCPI_ResultInt(context, err);
   82328:	4620      	mov	r0, r4
   8232a:	4629      	mov	r1, r5
   8232c:	f242 72c5 	movw	r2, #10181	; 0x27c5
   82330:	f2c0 0208 	movt	r2, #8
   82334:	4790      	blx	r2
    SCPI_ResultText(context, SCPI_ErrorTranslate(err));
   82336:	4628      	mov	r0, r5
   82338:	f641 515d 	movw	r1, #7517	; 0x1d5d
   8233c:	f2c0 0108 	movt	r1, #8
   82340:	4788      	blx	r1
   82342:	4601      	mov	r1, r0
   82344:	4620      	mov	r0, r4
   82346:	f642 030d 	movw	r3, #10253	; 0x280d
   8234a:	f2c0 0308 	movt	r3, #8
   8234e:	4798      	blx	r3

    return SCPI_RES_OK;
}
   82350:	f04f 0001 	mov.w	r0, #1
   82354:	bd38      	pop	{r3, r4, r5, pc}
   82356:	bf00      	nop

00082358 <SCPI_SystemErrorCountQ>:
/**
 * SYSTem:ERRor:COUNt?
 * @param context
 * @return 
 */
scpi_result_t SCPI_SystemErrorCountQ(scpi_t * context) {
   82358:	b510      	push	{r4, lr}
   8235a:	4604      	mov	r4, r0
    SCPI_ResultInt(context, SCPI_ErrorCount(context));
   8235c:	f641 430d 	movw	r3, #7181	; 0x1c0d
   82360:	f2c0 0308 	movt	r3, #8
   82364:	4798      	blx	r3
   82366:	4601      	mov	r1, r0
   82368:	4620      	mov	r0, r4
   8236a:	f242 72c5 	movw	r2, #10181	; 0x27c5
   8236e:	f2c0 0208 	movt	r2, #8
   82372:	4790      	blx	r2

    return SCPI_RES_OK;
}
   82374:	f04f 0001 	mov.w	r0, #1
   82378:	bd10      	pop	{r4, pc}
   8237a:	bf00      	nop

0008237c <SCPI_StatusQuestionableEventQ>:
/**
 * STATus:QUEStionable[:EVENt]?
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusQuestionableEventQ(scpi_t * context) {
   8237c:	b510      	push	{r4, lr}
   8237e:	4604      	mov	r4, r0
    /* return value */
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_QUES));
   82380:	f04f 0106 	mov.w	r1, #6
   82384:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   82388:	f2c0 0308 	movt	r3, #8
   8238c:	4798      	blx	r3
   8238e:	4601      	mov	r1, r0
   82390:	4620      	mov	r0, r4
   82392:	f242 72c5 	movw	r2, #10181	; 0x27c5
   82396:	f2c0 0208 	movt	r2, #8
   8239a:	4790      	blx	r2

    /* clear register */
    SCPI_RegSet(context, SCPI_REG_QUES, 0);
   8239c:	4620      	mov	r0, r4
   8239e:	f04f 0106 	mov.w	r1, #6
   823a2:	f04f 0200 	mov.w	r2, #0
   823a6:	f641 7341 	movw	r3, #8001	; 0x1f41
   823aa:	f2c0 0308 	movt	r3, #8
   823ae:	4798      	blx	r3

    return SCPI_RES_OK;
}
   823b0:	f04f 0001 	mov.w	r0, #1
   823b4:	bd10      	pop	{r4, pc}
   823b6:	bf00      	nop

000823b8 <SCPI_StatusQuestionableEnableQ>:
/**
 * STATus:QUEStionable:ENABle?
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusQuestionableEnableQ(scpi_t * context) {
   823b8:	b510      	push	{r4, lr}
   823ba:	4604      	mov	r4, r0
    /* return value */
    SCPI_ResultInt(context, SCPI_RegGet(context, SCPI_REG_QUESE));
   823bc:	f04f 0107 	mov.w	r1, #7
   823c0:	f641 63c9 	movw	r3, #7881	; 0x1ec9
   823c4:	f2c0 0308 	movt	r3, #8
   823c8:	4798      	blx	r3
   823ca:	4601      	mov	r1, r0
   823cc:	4620      	mov	r0, r4
   823ce:	f242 72c5 	movw	r2, #10181	; 0x27c5
   823d2:	f2c0 0208 	movt	r2, #8
   823d6:	4790      	blx	r2

    return SCPI_RES_OK;
}
   823d8:	f04f 0001 	mov.w	r0, #1
   823dc:	bd10      	pop	{r4, pc}
   823de:	bf00      	nop

000823e0 <SCPI_StatusQuestionableEnable>:
/**
 * STATus:QUEStionable:ENABle
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusQuestionableEnable(scpi_t * context) {
   823e0:	b510      	push	{r4, lr}
   823e2:	b082      	sub	sp, #8
   823e4:	4604      	mov	r4, r0
    int32_t new_QUESE;
    if (SCPI_ParamInt(context, &new_QUESE, TRUE)) {
   823e6:	a901      	add	r1, sp, #4
   823e8:	f04f 0201 	mov.w	r2, #1
   823ec:	f642 03dd 	movw	r3, #10461	; 0x28dd
   823f0:	f2c0 0308 	movt	r3, #8
   823f4:	4798      	blx	r3
   823f6:	b148      	cbz	r0, 8240c <SCPI_StatusQuestionableEnable+0x2c>
        SCPI_RegSet(context, SCPI_REG_QUESE, new_QUESE);
   823f8:	4620      	mov	r0, r4
   823fa:	f04f 0107 	mov.w	r1, #7
   823fe:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   82402:	f641 7341 	movw	r3, #8001	; 0x1f41
   82406:	f2c0 0308 	movt	r3, #8
   8240a:	4798      	blx	r3
    }
    return SCPI_RES_OK;
}
   8240c:	f04f 0001 	mov.w	r0, #1
   82410:	b002      	add	sp, #8
   82412:	bd10      	pop	{r4, pc}

00082414 <SCPI_StatusPreset>:
/**
 * STATus:PRESet
 * @param context
 * @return 
 */
scpi_result_t SCPI_StatusPreset(scpi_t * context) {
   82414:	b508      	push	{r3, lr}
    /* clear STATUS:... */
    SCPI_RegSet(context, SCPI_REG_QUES, 0);
   82416:	f04f 0106 	mov.w	r1, #6
   8241a:	f04f 0200 	mov.w	r2, #0
   8241e:	f641 7341 	movw	r3, #8001	; 0x1f41
   82422:	f2c0 0308 	movt	r3, #8
   82426:	4798      	blx	r3
    return SCPI_RES_OK;
}
   82428:	f04f 0001 	mov.w	r0, #1
   8242c:	bd08      	pop	{r3, pc}
   8242e:	bf00      	nop

00082430 <writeData>:
 * @param context
 * @param data
 * @param len - lenght of data to be written
 * @return number of bytes written
 */
static size_t writeData(scpi_t * context, const char * data, size_t len) {
   82430:	b508      	push	{r3, lr}
    return context->interface->write(context, data, len);
   82432:	69c3      	ldr	r3, [r0, #28]
   82434:	685b      	ldr	r3, [r3, #4]
   82436:	4798      	blx	r3
}
   82438:	bd08      	pop	{r3, pc}
   8243a:	bf00      	nop

0008243c <writeDelimiter>:
/**
 * Write result delimiter to output
 * @param context
 * @return number of bytes written
 */
static size_t writeDelimiter(scpi_t * context) {
   8243c:	b508      	push	{r3, lr}
    if (context->output_count > 0) {
   8243e:	6a03      	ldr	r3, [r0, #32]
   82440:	2b00      	cmp	r3, #0
   82442:	dd0b      	ble.n	8245c <writeDelimiter+0x20>
        return writeData(context, ", ", 2);
   82444:	f64b 4110 	movw	r1, #48144	; 0xbc10
   82448:	f2c0 0108 	movt	r1, #8
   8244c:	f04f 0202 	mov.w	r2, #2
   82450:	f242 4331 	movw	r3, #9265	; 0x2431
   82454:	f2c0 0308 	movt	r3, #8
   82458:	4798      	blx	r3
   8245a:	bd08      	pop	{r3, pc}
    } else {
        return 0;
   8245c:	f04f 0000 	mov.w	r0, #0
    }
}
   82460:	bd08      	pop	{r3, pc}
   82462:	bf00      	nop

00082464 <paramSkipBytes>:
 * Skip num bytes from the begginig of parameters
 * @param context
 * @param num
 */
void paramSkipBytes(scpi_t * context, size_t num) {
    if (context->paramlist.length < num) {
   82464:	6983      	ldr	r3, [r0, #24]
   82466:	4299      	cmp	r1, r3
   82468:	bf28      	it	cs
   8246a:	4619      	movcs	r1, r3
        num = context->paramlist.length;
    }
    context->paramlist.parameters += num;
   8246c:	6942      	ldr	r2, [r0, #20]
   8246e:	1852      	adds	r2, r2, r1
   82470:	6142      	str	r2, [r0, #20]
    context->paramlist.length -= num;
   82472:	1a59      	subs	r1, r3, r1
   82474:	6181      	str	r1, [r0, #24]
   82476:	4770      	bx	lr

00082478 <paramSkipWhitespace>:

/**
 * Skip white spaces from the beggining of parameters
 * @param context
 */
void paramSkipWhitespace(scpi_t * context) {
   82478:	b510      	push	{r4, lr}
   8247a:	4604      	mov	r4, r0
    size_t ws = skipWhitespace(context->paramlist.parameters, context->paramlist.length);
   8247c:	6940      	ldr	r0, [r0, #20]
   8247e:	69a1      	ldr	r1, [r4, #24]
   82480:	f642 43c5 	movw	r3, #11461	; 0x2cc5
   82484:	f2c0 0308 	movt	r3, #8
   82488:	4798      	blx	r3
   8248a:	4601      	mov	r1, r0
    paramSkipBytes(context, ws);
   8248c:	4620      	mov	r0, r4
   8248e:	f242 4265 	movw	r2, #9317	; 0x2465
   82492:	f2c0 0208 	movt	r2, #8
   82496:	4790      	blx	r2
   82498:	bd10      	pop	{r4, pc}
   8249a:	bf00      	nop

0008249c <paramNext>:
 * Find next parameter
 * @param context
 * @param mandatory
 * @return 
 */
bool_t paramNext(scpi_t * context, bool_t mandatory) {
   8249c:	b538      	push	{r3, r4, r5, lr}
   8249e:	4604      	mov	r4, r0
   824a0:	460d      	mov	r5, r1
    paramSkipWhitespace(context);
   824a2:	f242 4379 	movw	r3, #9337	; 0x2479
   824a6:	f2c0 0308 	movt	r3, #8
   824aa:	4798      	blx	r3
    if (context->paramlist.length == 0) {
   824ac:	69a0      	ldr	r0, [r4, #24]
   824ae:	b960      	cbnz	r0, 824ca <paramNext+0x2e>
        if (mandatory) {
   824b0:	2d00      	cmp	r5, #0
   824b2:	d031      	beq.n	82518 <paramNext+0x7c>
            SCPI_ErrorPush(context, SCPI_ERROR_MISSING_PARAMETER);
   824b4:	4620      	mov	r0, r4
   824b6:	f06f 016c 	mvn.w	r1, #108	; 0x6c
   824ba:	f641 4231 	movw	r2, #7217	; 0x1c31
   824be:	f2c0 0208 	movt	r2, #8
   824c2:	4790      	blx	r2
        }
        return FALSE;
   824c4:	f04f 0000 	mov.w	r0, #0
   824c8:	bd38      	pop	{r3, r4, r5, pc}
    }
    if (context->input_count != 0) {
   824ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
   824cc:	b1e9      	cbz	r1, 8250a <paramNext+0x6e>
        if (context->paramlist.parameters[0] == ',') {
   824ce:	6962      	ldr	r2, [r4, #20]
   824d0:	7813      	ldrb	r3, [r2, #0]
   824d2:	2b2c      	cmp	r3, #44	; 0x2c
   824d4:	d10e      	bne.n	824f4 <paramNext+0x58>
            paramSkipBytes(context, 1);
   824d6:	4620      	mov	r0, r4
   824d8:	f04f 0101 	mov.w	r1, #1
   824dc:	f242 4365 	movw	r3, #9317	; 0x2465
   824e0:	f2c0 0308 	movt	r3, #8
   824e4:	4798      	blx	r3
            paramSkipWhitespace(context);
   824e6:	4620      	mov	r0, r4
   824e8:	f242 4179 	movw	r1, #9337	; 0x2479
   824ec:	f2c0 0108 	movt	r1, #8
   824f0:	4788      	blx	r1
   824f2:	e00a      	b.n	8250a <paramNext+0x6e>
        } else {
            SCPI_ErrorPush(context, SCPI_ERROR_INVALID_SEPARATOR);
   824f4:	4620      	mov	r0, r4
   824f6:	f06f 0166 	mvn.w	r1, #102	; 0x66
   824fa:	f641 4231 	movw	r2, #7217	; 0x1c31
   824fe:	f2c0 0208 	movt	r2, #8
   82502:	4790      	blx	r2
            return FALSE;
   82504:	f04f 0000 	mov.w	r0, #0
   82508:	bd38      	pop	{r3, r4, r5, pc}
        }
    }
    context->input_count++;
   8250a:	6a60      	ldr	r0, [r4, #36]	; 0x24
   8250c:	f100 0001 	add.w	r0, r0, #1
   82510:	6260      	str	r0, [r4, #36]	; 0x24
    return TRUE;
   82512:	f04f 0001 	mov.w	r0, #1
   82516:	bd38      	pop	{r3, r4, r5, pc}
    paramSkipWhitespace(context);
    if (context->paramlist.length == 0) {
        if (mandatory) {
            SCPI_ErrorPush(context, SCPI_ERROR_MISSING_PARAMETER);
        }
        return FALSE;
   82518:	f04f 0000 	mov.w	r0, #0
            return FALSE;
        }
    }
    context->input_count++;
    return TRUE;
}
   8251c:	bd38      	pop	{r3, r4, r5, pc}
   8251e:	bf00      	nop

00082520 <cmdlineSeparator>:
 * Find command line separator
 * @param cmd - input command
 * @param len - max search length
 * @return pointer to line separator or NULL
 */
const char * cmdlineSeparator(const char * cmd, size_t len) {
   82520:	b508      	push	{r3, lr}
    return strnpbrk(cmd, len, ";\r\n");
   82522:	f64b 4214 	movw	r2, #48148	; 0xbc14
   82526:	f2c0 0208 	movt	r2, #8
   8252a:	f642 1355 	movw	r3, #10581	; 0x2955
   8252e:	f2c0 0308 	movt	r3, #8
   82532:	4798      	blx	r3
}
   82534:	bd08      	pop	{r3, pc}
   82536:	bf00      	nop

00082538 <SCPI_Parse>:
 * @param context
 * @param data - complete command line
 * @param len - command line length
 * @return 1 if the last evaluated command was found
 */
int SCPI_Parse(scpi_t * context, const char * data, size_t len) {
   82538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8253c:	b083      	sub	sp, #12
    int result = 0;
    const char * cmdline_end = data + len;
   8253e:	eb01 0b02 	add.w	fp, r1, r2
    const char * cmdline_ptr = data;
    size_t cmd_len;
    size_t cmdline_len;

    if (context == NULL) {
   82542:	4607      	mov	r7, r0
   82544:	2800      	cmp	r0, #0
   82546:	f000 809e 	beq.w	82686 <SCPI_Parse+0x14e>
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
   8254a:	4559      	cmp	r1, fp
   8254c:	f080 809e 	bcs.w	8268c <SCPI_Parse+0x154>
   82550:	460d      	mov	r5, r1
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
            } else {
                SCPI_ErrorPush(context, SCPI_ERROR_UNDEFINED_HEADER);
   82552:	f641 4331 	movw	r3, #7217	; 0x1c31
   82556:	f2c0 0308 	movt	r3, #8
   8255a:	9301      	str	r3, [sp, #4]
    }

	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
   8255c:	462c      	mov	r4, r5
   8255e:	ebc5 080b 	rsb	r8, r5, fp
 * @param cmd - input command
 * @param len - max search length
 * @return position of terminator or len
 */
size_t cmdTerminatorPos(const char * cmd, size_t len) {
    const char * terminator = strnpbrk(cmd, len, "; \r\n\t");
   82562:	4628      	mov	r0, r5
   82564:	4641      	mov	r1, r8
   82566:	4a51      	ldr	r2, [pc, #324]	; (826ac <SCPI_Parse+0x174>)
   82568:	f642 1655 	movw	r6, #10581	; 0x2955
   8256c:	f2c0 0608 	movt	r6, #8
   82570:	47b0      	blx	r6
    if (terminator == NULL) {
   82572:	b108      	cbz	r0, 82578 <SCPI_Parse+0x40>
        return len;
    } else {
        return terminator - cmd;
   82574:	1b46      	subs	r6, r0, r5
   82576:	e000      	b.n	8257a <SCPI_Parse+0x42>
 * @return position of terminator or len
 */
size_t cmdTerminatorPos(const char * cmd, size_t len) {
    const char * terminator = strnpbrk(cmd, len, "; \r\n\t");
    if (terminator == NULL) {
        return len;
   82578:	4646      	mov	r6, r8
 * @param cmd - input command
 * @param len - max search length
 * @return position of line separator or len
 */
size_t cmdlineSeparatorPos(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
   8257a:	4628      	mov	r0, r5
   8257c:	4641      	mov	r1, r8
   8257e:	f242 5221 	movw	r2, #9505	; 0x2521
   82582:	f2c0 0208 	movt	r2, #8
   82586:	4790      	blx	r2
    if (separator == NULL) {
   82588:	b110      	cbz	r0, 82590 <SCPI_Parse+0x58>
        return len;
    } else {
        return separator - cmd;
   8258a:	1b00      	subs	r0, r0, r4
   8258c:	9000      	str	r0, [sp, #0]
   8258e:	e001      	b.n	82594 <SCPI_Parse+0x5c>
 * @return position of line separator or len
 */
size_t cmdlineSeparatorPos(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
    if (separator == NULL) {
        return len;
   82590:	f8cd 8000 	str.w	r8, [sp]
	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        cmdline_len = cmdlineSeparatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        if (cmd_len > 0) {
   82594:	2e00      	cmp	r6, #0
   82596:	d05f      	beq.n	82658 <SCPI_Parse+0x120>
 */
static bool_t findCommand(scpi_t * context, const char * cmdline_ptr, size_t cmdline_len, size_t cmd_len) {
    int32_t i;
    const scpi_command_t * cmd;

    for (i = 0; context->cmdlist[i].pattern != NULL; i++) {
   82598:	f8d7 9000 	ldr.w	r9, [r7]
   8259c:	f8d9 0000 	ldr.w	r0, [r9]
   825a0:	2800      	cmp	r0, #0
   825a2:	d076      	beq.n	82692 <SCPI_Parse+0x15a>
   825a4:	f04f 0408 	mov.w	r4, #8
        cmd = &context->cmdlist[i];
        if (matchCommand(cmd->pattern, cmdline_ptr, cmd_len)) {
   825a8:	f642 6a19 	movw	sl, #11801	; 0x2e19
   825ac:	f2c0 0a08 	movt	sl, #8
   825b0:	4629      	mov	r1, r5
   825b2:	4632      	mov	r2, r6
   825b4:	47d0      	blx	sl
   825b6:	b190      	cbz	r0, 825de <SCPI_Parse+0xa6>
            context->paramlist.cmd = cmd;
   825b8:	f8c7 9010 	str.w	r9, [r7, #16]
            context->paramlist.parameters = cmdline_ptr + cmd_len;
   825bc:	19ab      	adds	r3, r5, r6
   825be:	617b      	str	r3, [r7, #20]
            context->paramlist.length = cmdline_len - cmd_len;
   825c0:	9800      	ldr	r0, [sp, #0]
   825c2:	1b86      	subs	r6, r0, r6
   825c4:	61be      	str	r6, [r7, #24]
 * @param context
 */
static void processCommand(scpi_t * context) {
    const scpi_command_t * cmd = context->paramlist.cmd;

    context->cmd_error = FALSE;
   825c6:	f04f 0400 	mov.w	r4, #0
   825ca:	f887 4028 	strb.w	r4, [r7, #40]	; 0x28
    context->output_count = 0;
   825ce:	f04f 0100 	mov.w	r1, #0
   825d2:	6239      	str	r1, [r7, #32]
    context->input_count = 0;
   825d4:	6279      	str	r1, [r7, #36]	; 0x24

    SCPI_DEBUG_COMMAND(context);
    /* if callback exists - call command callback */
    if (cmd->callback != NULL) {
   825d6:	f8d9 2004 	ldr.w	r2, [r9, #4]
   825da:	b94a      	cbnz	r2, 825f0 <SCPI_Parse+0xb8>
   825dc:	e014      	b.n	82608 <SCPI_Parse+0xd0>
 */
static bool_t findCommand(scpi_t * context, const char * cmdline_ptr, size_t cmdline_len, size_t cmd_len) {
    int32_t i;
    const scpi_command_t * cmd;

    for (i = 0; context->cmdlist[i].pattern != NULL; i++) {
   825de:	6839      	ldr	r1, [r7, #0]
   825e0:	eb01 0904 	add.w	r9, r1, r4
   825e4:	5908      	ldr	r0, [r1, r4]
   825e6:	f104 0408 	add.w	r4, r4, #8
   825ea:	2800      	cmp	r0, #0
   825ec:	d1e0      	bne.n	825b0 <SCPI_Parse+0x78>
   825ee:	e050      	b.n	82692 <SCPI_Parse+0x15a>
    context->input_count = 0;

    SCPI_DEBUG_COMMAND(context);
    /* if callback exists - call command callback */
    if (cmd->callback != NULL) {
        if ((cmd->callback(context) != SCPI_RES_OK) && !context->cmd_error) {
   825f0:	4638      	mov	r0, r7
   825f2:	4790      	blx	r2
   825f4:	2801      	cmp	r0, #1
   825f6:	d007      	beq.n	82608 <SCPI_Parse+0xd0>
   825f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
   825fc:	b923      	cbnz	r3, 82608 <SCPI_Parse+0xd0>
            SCPI_ErrorPush(context, SCPI_ERROR_EXECUTION_ERROR);
   825fe:	4638      	mov	r0, r7
   82600:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
   82604:	9c01      	ldr	r4, [sp, #4]
   82606:	47a0      	blx	r4
 * Conditionaly write "New Line"
 * @param context
 * @return number of characters written
 */
static size_t writeNewLine(scpi_t * context) {
    if (context->output_count > 0) {
   82608:	6a38      	ldr	r0, [r7, #32]
   8260a:	2800      	cmp	r0, #0
   8260c:	dd11      	ble.n	82632 <SCPI_Parse+0xfa>
        size_t len;
        len = writeData(context, "\r\n", 2);
   8260e:	4638      	mov	r0, r7
   82610:	f64b 7114 	movw	r1, #48916	; 0xbf14
   82614:	f2c0 0108 	movt	r1, #8
   82618:	f04f 0202 	mov.w	r2, #2
   8261c:	f242 4331 	movw	r3, #9265	; 0x2431
   82620:	f2c0 0308 	movt	r3, #8
   82624:	4798      	blx	r3
 * Flush data to SCPI output
 * @param context
 * @return
 */
static int flushData(scpi_t * context) {
    if (context && context->interface && context->interface->flush) {
   82626:	69f9      	ldr	r1, [r7, #28]
   82628:	b119      	cbz	r1, 82632 <SCPI_Parse+0xfa>
   8262a:	68ca      	ldr	r2, [r1, #12]
   8262c:	b10a      	cbz	r2, 82632 <SCPI_Parse+0xfa>
        return context->interface->flush(context);
   8262e:	4638      	mov	r0, r7
   82630:	4790      	blx	r2

    /* conditionaly write new line */
    writeNewLine(context);

    /* skip all whitespaces */
    paramSkipWhitespace(context);
   82632:	4638      	mov	r0, r7
   82634:	f242 4479 	movw	r4, #9337	; 0x2479
   82638:	f2c0 0408 	movt	r4, #8
   8263c:	47a0      	blx	r4

    /* set error if command callback did not read all parameters */
    if (context->paramlist.length != 0 && !context->cmd_error) {
   8263e:	69b8      	ldr	r0, [r7, #24]
   82640:	b168      	cbz	r0, 8265e <SCPI_Parse+0x126>
   82642:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
   82646:	b96b      	cbnz	r3, 82664 <SCPI_Parse+0x12c>
        SCPI_ErrorPush(context, SCPI_ERROR_PARAMETER_NOT_ALLOWED);
   82648:	4638      	mov	r0, r7
   8264a:	f06f 016b 	mvn.w	r1, #107	; 0x6b
   8264e:	9a01      	ldr	r2, [sp, #4]
   82650:	4790      	blx	r2
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        cmdline_len = cmdlineSeparatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
   82652:	f04f 0401 	mov.w	r4, #1
   82656:	e007      	b.n	82668 <SCPI_Parse+0x130>
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
   82658:	f04f 0400 	mov.w	r4, #0
   8265c:	e004      	b.n	82668 <SCPI_Parse+0x130>
        cmd_len = cmdTerminatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        cmdline_len = cmdlineSeparatorPos(cmdline_ptr, cmdline_end - cmdline_ptr);
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
   8265e:	f04f 0401 	mov.w	r4, #1
   82662:	e001      	b.n	82668 <SCPI_Parse+0x130>
   82664:	f04f 0401 	mov.w	r4, #1
 * @param cmd - input command
 * @param len - max search length
 * @return Pointer to next part of command
 */
const char * cmdlineNext(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
   82668:	4628      	mov	r0, r5
   8266a:	4641      	mov	r1, r8
   8266c:	f242 5321 	movw	r3, #9505	; 0x2521
   82670:	f2c0 0308 	movt	r3, #8
   82674:	4798      	blx	r3
    if (separator == NULL) {
        return cmd + len;
   82676:	4445      	add	r5, r8
 * @param len - max search length
 * @return Pointer to next part of command
 */
const char * cmdlineNext(const char * cmd, size_t len) {
    const char * separator = cmdlineSeparator(cmd, len);
    if (separator == NULL) {
   82678:	b108      	cbz	r0, 8267e <SCPI_Parse+0x146>
        return cmd + len;
    } else {
        return separator + 1;
   8267a:	f100 0501 	add.w	r5, r0, #1
    if (context == NULL) {
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
   8267e:	45ab      	cmp	fp, r5
   82680:	f63f af6c 	bhi.w	8255c <SCPI_Parse+0x24>
   82684:	e00d      	b.n	826a2 <SCPI_Parse+0x16a>
    const char * cmdline_ptr = data;
    size_t cmd_len;
    size_t cmdline_len;

    if (context == NULL) {
        return -1;
   82686:	f04f 34ff 	mov.w	r4, #4294967295
   8268a:	e00a      	b.n	826a2 <SCPI_Parse+0x16a>
    }

	
    while (cmdline_ptr < cmdline_end) {
   8268c:	f04f 0400 	mov.w	r4, #0
   82690:	e007      	b.n	826a2 <SCPI_Parse+0x16a>
        if (cmd_len > 0) {
            if(findCommand(context, cmdline_ptr, cmdline_len, cmd_len)) {
                processCommand(context);
                result = 1;
            } else {
                SCPI_ErrorPush(context, SCPI_ERROR_UNDEFINED_HEADER);
   82692:	4638      	mov	r0, r7
   82694:	f06f 0170 	mvn.w	r1, #112	; 0x70
   82698:	9a01      	ldr	r2, [sp, #4]
   8269a:	4790      	blx	r2
        return -1;
    }

	
    while (cmdline_ptr < cmdline_end) {
        result = 0;
   8269c:	f04f 0400 	mov.w	r4, #0
   826a0:	e7e2      	b.n	82668 <SCPI_Parse+0x130>
            }
        }
        cmdline_ptr = cmdlineNext(cmdline_ptr, cmdline_end - cmdline_ptr);
    }
    return result;
}
   826a2:	4620      	mov	r0, r4
   826a4:	b003      	add	sp, #12
   826a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826aa:	bf00      	nop
   826ac:	0008bc18 	.word	0x0008bc18

000826b0 <SCPI_Init>:
 * @param context
 * @param command_list
 * @param buffer
 * @param interface
 */
void SCPI_Init(scpi_t * context) {
   826b0:	b508      	push	{r3, lr}
    context->buffer.position = 0;
   826b2:	f04f 0200 	mov.w	r2, #0
   826b6:	6082      	str	r2, [r0, #8]
    SCPI_ErrorInit(context);
   826b8:	f641 31bd 	movw	r1, #7101	; 0x1bbd
   826bc:	f2c0 0108 	movt	r1, #8
   826c0:	4788      	blx	r1
   826c2:	bd08      	pop	{r3, pc}

000826c4 <SCPI_Input>:
 * @param context
 * @param data - data to process
 * @param len - length of data
 * @return 
 */
int SCPI_Input(scpi_t * context, const char * data, size_t len) {
   826c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   826c6:	4604      	mov	r4, r0
    int result = 0;
    const char * cmd_term;
	if (len == 0) {
   826c8:	4615      	mov	r5, r2
   826ca:	b972      	cbnz	r2, 826ea <SCPI_Input+0x26>
        context->buffer.data[context->buffer.position] = 0;
   826cc:	68c1      	ldr	r1, [r0, #12]
   826ce:	6882      	ldr	r2, [r0, #8]
   826d0:	f04f 0600 	mov.w	r6, #0
   826d4:	548e      	strb	r6, [r1, r2]
        result = SCPI_Parse(context, context->buffer.data, context->buffer.position);
   826d6:	68e1      	ldr	r1, [r4, #12]
   826d8:	68a2      	ldr	r2, [r4, #8]
   826da:	f242 5539 	movw	r5, #9529	; 0x2539
   826de:	f2c0 0508 	movt	r5, #8
   826e2:	47a8      	blx	r5
   826e4:	4605      	mov	r5, r0
        context->buffer.position = 0;
   826e6:	60a6      	str	r6, [r4, #8]
   826e8:	e049      	b.n	8277e <SCPI_Input+0xba>
    } else {
        size_t buffer_free;
        int ws;
        buffer_free = context->buffer.length - context->buffer.position;
   826ea:	6883      	ldr	r3, [r0, #8]
   826ec:	6842      	ldr	r2, [r0, #4]
   826ee:	f102 30ff 	add.w	r0, r2, #4294967295
        if (len > (buffer_free - 1)) {
   826f2:	1ac2      	subs	r2, r0, r3
   826f4:	4295      	cmp	r5, r2
   826f6:	d83d      	bhi.n	82774 <SCPI_Input+0xb0>
            return -1;
        }
        memcpy(&context->buffer.data[context->buffer.position], data, len);
   826f8:	68e7      	ldr	r7, [r4, #12]
   826fa:	18f8      	adds	r0, r7, r3
   826fc:	462a      	mov	r2, r5
   826fe:	f249 3325 	movw	r3, #37669	; 0x9325
   82702:	f2c0 0308 	movt	r3, #8
   82706:	4798      	blx	r3
        context->buffer.position += len;
   82708:	68a1      	ldr	r1, [r4, #8]
   8270a:	186d      	adds	r5, r5, r1
   8270c:	60a5      	str	r5, [r4, #8]
        context->buffer.data[context->buffer.position] = 0;
   8270e:	68e0      	ldr	r0, [r4, #12]
   82710:	f04f 0200 	mov.w	r2, #0
   82714:	5542      	strb	r2, [r0, r5]

        ws = skipWhitespace(context->buffer.data, context->buffer.position);
   82716:	68e0      	ldr	r0, [r4, #12]
   82718:	68a1      	ldr	r1, [r4, #8]
   8271a:	f642 47c5 	movw	r7, #11461	; 0x2cc5
   8271e:	f2c0 0708 	movt	r7, #8
   82722:	47b8      	blx	r7
   82724:	4605      	mov	r5, r0
        cmd_term = cmdlineTerminator(context->buffer.data + ws, context->buffer.position - ws);
   82726:	68e3      	ldr	r3, [r4, #12]
   82728:	68a1      	ldr	r1, [r4, #8]
 * @param cmd - input command
 * @param len - max search length
 * @return pointer to command line terminator or NULL
 */
const char * cmdlineTerminator(const char * cmd, size_t len) {
    return strnpbrk(cmd, len, "\r\n");
   8272a:	1818      	adds	r0, r3, r0
   8272c:	1b49      	subs	r1, r1, r5
   8272e:	f64b 7214 	movw	r2, #48916	; 0xbf14
   82732:	f2c0 0208 	movt	r2, #8
   82736:	f642 1755 	movw	r7, #10581	; 0x2955
   8273a:	f2c0 0708 	movt	r7, #8
   8273e:	47b8      	blx	r7
        context->buffer.position += len;
        context->buffer.data[context->buffer.position] = 0;

        ws = skipWhitespace(context->buffer.data, context->buffer.position);
        cmd_term = cmdlineTerminator(context->buffer.data + ws, context->buffer.position - ws);
        if (cmd_term != NULL) {
   82740:	4607      	mov	r7, r0
   82742:	b1d0      	cbz	r0, 8277a <SCPI_Input+0xb6>
            int curr_len = cmd_term - context->buffer.data;
   82744:	68e2      	ldr	r2, [r4, #12]
   82746:	1a86      	subs	r6, r0, r2
            result = SCPI_Parse(context, context->buffer.data + ws, curr_len - ws);
   82748:	4620      	mov	r0, r4
   8274a:	1951      	adds	r1, r2, r5
   8274c:	1b72      	subs	r2, r6, r5
   8274e:	f242 5539 	movw	r5, #9529	; 0x2539
   82752:	f2c0 0508 	movt	r5, #8
   82756:	47a8      	blx	r5
   82758:	4605      	mov	r5, r0
            memmove(context->buffer.data, cmd_term, context->buffer.position - curr_len);
   8275a:	68a3      	ldr	r3, [r4, #8]
   8275c:	68e0      	ldr	r0, [r4, #12]
   8275e:	4639      	mov	r1, r7
   82760:	1b9a      	subs	r2, r3, r6
   82762:	f249 3337 	movw	r3, #37687	; 0x9337
   82766:	f2c0 0308 	movt	r3, #8
   8276a:	4798      	blx	r3
            context->buffer.position -= curr_len;
   8276c:	68a0      	ldr	r0, [r4, #8]
   8276e:	1b86      	subs	r6, r0, r6
   82770:	60a6      	str	r6, [r4, #8]
   82772:	e004      	b.n	8277e <SCPI_Input+0xba>
    } else {
        size_t buffer_free;
        int ws;
        buffer_free = context->buffer.length - context->buffer.position;
        if (len > (buffer_free - 1)) {
            return -1;
   82774:	f04f 35ff 	mov.w	r5, #4294967295
   82778:	e001      	b.n	8277e <SCPI_Input+0xba>
 * @param data - data to process
 * @param len - length of data
 * @return 
 */
int SCPI_Input(scpi_t * context, const char * data, size_t len) {
    int result = 0;
   8277a:	f04f 0500 	mov.w	r5, #0
            context->buffer.position -= curr_len;
        }
    }

    return result;
}
   8277e:	4628      	mov	r0, r5
   82780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82782:	bf00      	nop

00082784 <SCPI_ResultString>:
 * Write raw string result to the output
 * @param context
 * @param data
 * @return 
 */
size_t SCPI_ResultString(scpi_t * context, const char * data) {
   82784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82786:	4604      	mov	r4, r0
   82788:	460d      	mov	r5, r1
    size_t len = strlen(data);
   8278a:	4608      	mov	r0, r1
   8278c:	f249 4331 	movw	r3, #37937	; 0x9431
   82790:	f2c0 0308 	movt	r3, #8
   82794:	4798      	blx	r3
   82796:	4607      	mov	r7, r0
    size_t result = 0;
    result += writeDelimiter(context);
   82798:	4620      	mov	r0, r4
   8279a:	f242 413d 	movw	r1, #9277	; 0x243d
   8279e:	f2c0 0108 	movt	r1, #8
   827a2:	4788      	blx	r1
   827a4:	4606      	mov	r6, r0
    result += writeData(context, data, len);
   827a6:	4620      	mov	r0, r4
   827a8:	4629      	mov	r1, r5
   827aa:	463a      	mov	r2, r7
   827ac:	f242 4331 	movw	r3, #9265	; 0x2431
   827b0:	f2c0 0308 	movt	r3, #8
   827b4:	4798      	blx	r3
    context->output_count++;
   827b6:	6a22      	ldr	r2, [r4, #32]
   827b8:	f102 0201 	add.w	r2, r2, #1
   827bc:	6222      	str	r2, [r4, #32]
    return result;
}
   827be:	1980      	adds	r0, r0, r6
   827c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   827c2:	bf00      	nop

000827c4 <SCPI_ResultInt>:
 * Write integer value to the result
 * @param context
 * @param val
 * @return 
 */
size_t SCPI_ResultInt(scpi_t * context, int32_t val) {
   827c4:	b570      	push	{r4, r5, r6, lr}
   827c6:	b084      	sub	sp, #16
   827c8:	4604      	mov	r4, r0
    char buffer[12];
    size_t result = 0;
    size_t len = longToStr(val, buffer, sizeof (buffer));
   827ca:	4608      	mov	r0, r1
   827cc:	a901      	add	r1, sp, #4
   827ce:	f04f 020c 	mov.w	r2, #12
   827d2:	f642 13a1 	movw	r3, #10657	; 0x29a1
   827d6:	f2c0 0308 	movt	r3, #8
   827da:	4798      	blx	r3
   827dc:	4606      	mov	r6, r0
    result += writeDelimiter(context);
   827de:	4620      	mov	r0, r4
   827e0:	f242 413d 	movw	r1, #9277	; 0x243d
   827e4:	f2c0 0108 	movt	r1, #8
   827e8:	4788      	blx	r1
   827ea:	4605      	mov	r5, r0
    result += writeData(context, buffer, len);
   827ec:	4620      	mov	r0, r4
   827ee:	a901      	add	r1, sp, #4
   827f0:	4632      	mov	r2, r6
   827f2:	f242 4331 	movw	r3, #9265	; 0x2431
   827f6:	f2c0 0308 	movt	r3, #8
   827fa:	4798      	blx	r3
    context->output_count++;
   827fc:	6a22      	ldr	r2, [r4, #32]
   827fe:	f102 0201 	add.w	r2, r2, #1
   82802:	6222      	str	r2, [r4, #32]
    return result;
}
   82804:	1940      	adds	r0, r0, r5
   82806:	b004      	add	sp, #16
   82808:	bd70      	pop	{r4, r5, r6, pc}
   8280a:	bf00      	nop

0008280c <SCPI_ResultText>:
 * Write string withn " to the result
 * @param context
 * @param data
 * @return 
 */
size_t SCPI_ResultText(scpi_t * context, const char * data) {
   8280c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82810:	4604      	mov	r4, r0
   82812:	460f      	mov	r7, r1
    size_t result = 0;
    result += writeDelimiter(context);
   82814:	f242 433d 	movw	r3, #9277	; 0x243d
   82818:	f2c0 0308 	movt	r3, #8
   8281c:	4798      	blx	r3
   8281e:	4680      	mov	r8, r0
    result += writeData(context, "\"", 1);
   82820:	f64b 7668 	movw	r6, #49000	; 0xbf68
   82824:	f2c0 0608 	movt	r6, #8
   82828:	4620      	mov	r0, r4
   8282a:	4631      	mov	r1, r6
   8282c:	f04f 0201 	mov.w	r2, #1
   82830:	f242 4531 	movw	r5, #9265	; 0x2431
   82834:	f2c0 0508 	movt	r5, #8
   82838:	47a8      	blx	r5
   8283a:	4480      	add	r8, r0
    result += writeData(context, data, strlen(data));
   8283c:	4638      	mov	r0, r7
   8283e:	f249 4131 	movw	r1, #37937	; 0x9431
   82842:	f2c0 0108 	movt	r1, #8
   82846:	4788      	blx	r1
   82848:	4602      	mov	r2, r0
   8284a:	4620      	mov	r0, r4
   8284c:	4639      	mov	r1, r7
   8284e:	47a8      	blx	r5
   82850:	eb08 0700 	add.w	r7, r8, r0
    result += writeData(context, "\"", 1);
   82854:	4620      	mov	r0, r4
   82856:	4631      	mov	r1, r6
   82858:	f04f 0201 	mov.w	r2, #1
   8285c:	47a8      	blx	r5
    context->output_count++;
   8285e:	6a22      	ldr	r2, [r4, #32]
   82860:	f102 0201 	add.w	r2, r2, #1
   82864:	6222      	str	r2, [r4, #32]
    return result;
}
   82866:	1838      	adds	r0, r7, r0
   82868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008286c <SCPI_ParamString>:
 * @param value
 * @param len
 * @param mandatory
 * @return 
 */
bool_t SCPI_ParamString(scpi_t * context, const char ** value, size_t * len, bool_t mandatory) {
   8286c:	b570      	push	{r4, r5, r6, lr}
   8286e:	b082      	sub	sp, #8
   82870:	4604      	mov	r4, r0
   82872:	4615      	mov	r5, r2
    size_t length;

    if (!value || !len) {
   82874:	460e      	mov	r6, r1
   82876:	b319      	cbz	r1, 828c0 <SCPI_ParamString+0x54>
   82878:	b32a      	cbz	r2, 828c6 <SCPI_ParamString+0x5a>
        return FALSE;
    }

    if (!paramNext(context, mandatory)) {
   8287a:	4619      	mov	r1, r3
   8287c:	f242 439d 	movw	r3, #9373	; 0x249d
   82880:	f2c0 0308 	movt	r3, #8
   82884:	4798      	blx	r3
   82886:	b308      	cbz	r0, 828cc <SCPI_ParamString+0x60>
        return FALSE;
    }

    if (locateStr(context->paramlist.parameters, context->paramlist.length, value, &length)) {
   82888:	6960      	ldr	r0, [r4, #20]
   8288a:	69a1      	ldr	r1, [r4, #24]
   8288c:	4632      	mov	r2, r6
   8288e:	ab01      	add	r3, sp, #4
   82890:	f642 26f5 	movw	r6, #10997	; 0x2af5
   82894:	f2c0 0608 	movt	r6, #8
   82898:	47b0      	blx	r6
   8289a:	b1d0      	cbz	r0, 828d2 <SCPI_ParamString+0x66>
        paramSkipBytes(context, length);
   8289c:	4620      	mov	r0, r4
   8289e:	9901      	ldr	r1, [sp, #4]
   828a0:	f242 4265 	movw	r2, #9317	; 0x2465
   828a4:	f2c0 0208 	movt	r2, #8
   828a8:	4790      	blx	r2
        paramSkipWhitespace(context);
   828aa:	4620      	mov	r0, r4
   828ac:	f242 4179 	movw	r1, #9337	; 0x2479
   828b0:	f2c0 0108 	movt	r1, #8
   828b4:	4788      	blx	r1
        if (len) {
            *len = length;
   828b6:	9801      	ldr	r0, [sp, #4]
   828b8:	6028      	str	r0, [r5, #0]
        }
        return TRUE;
   828ba:	f04f 0001 	mov.w	r0, #1
   828be:	e00a      	b.n	828d6 <SCPI_ParamString+0x6a>
 */
bool_t SCPI_ParamString(scpi_t * context, const char ** value, size_t * len, bool_t mandatory) {
    size_t length;

    if (!value || !len) {
        return FALSE;
   828c0:	f04f 0000 	mov.w	r0, #0
   828c4:	e007      	b.n	828d6 <SCPI_ParamString+0x6a>
   828c6:	f04f 0000 	mov.w	r0, #0
   828ca:	e004      	b.n	828d6 <SCPI_ParamString+0x6a>
    }

    if (!paramNext(context, mandatory)) {
        return FALSE;
   828cc:	f04f 0000 	mov.w	r0, #0
   828d0:	e001      	b.n	828d6 <SCPI_ParamString+0x6a>
            *len = length;
        }
        return TRUE;
    }

    return FALSE;
   828d2:	f04f 0000 	mov.w	r0, #0
}
   828d6:	b002      	add	sp, #8
   828d8:	bd70      	pop	{r4, r5, r6, pc}
   828da:	bf00      	nop

000828dc <SCPI_ParamInt>:
 * @param context
 * @param value
 * @param mandatory
 * @return 
 */
bool_t SCPI_ParamInt(scpi_t * context, int32_t * value, bool_t mandatory) {
   828dc:	b570      	push	{r4, r5, r6, lr}
   828de:	b082      	sub	sp, #8
   828e0:	4604      	mov	r4, r0
   828e2:	4613      	mov	r3, r2
    const char * param;
    size_t param_len;
    size_t num_len;

    if (!value) {
   828e4:	460e      	mov	r6, r1
   828e6:	b1e1      	cbz	r1, 82922 <SCPI_ParamInt+0x46>
        return FALSE;
    }

    if (!SCPI_ParamString(context, &param, &param_len, mandatory)) {
   828e8:	a901      	add	r1, sp, #4
   828ea:	466a      	mov	r2, sp
   828ec:	f642 056d 	movw	r5, #10349	; 0x286d
   828f0:	f2c0 0508 	movt	r5, #8
   828f4:	47a8      	blx	r5
   828f6:	b1b8      	cbz	r0, 82928 <SCPI_ParamInt+0x4c>
        return FALSE;
    }

    num_len = strToLong(param, value);
   828f8:	9801      	ldr	r0, [sp, #4]
   828fa:	4631      	mov	r1, r6
   828fc:	f642 23a9 	movw	r3, #10921	; 0x2aa9
   82900:	f2c0 0308 	movt	r3, #8
   82904:	4798      	blx	r3

    if (num_len != param_len) {
   82906:	9900      	ldr	r1, [sp, #0]
   82908:	4288      	cmp	r0, r1
   8290a:	d010      	beq.n	8292e <SCPI_ParamInt+0x52>
        SCPI_ErrorPush(context, SCPI_ERROR_SUFFIX_NOT_ALLOWED);
   8290c:	4620      	mov	r0, r4
   8290e:	f06f 0189 	mvn.w	r1, #137	; 0x89
   82912:	f641 4231 	movw	r2, #7217	; 0x1c31
   82916:	f2c0 0208 	movt	r2, #8
   8291a:	4790      	blx	r2
        return FALSE;
   8291c:	f04f 0000 	mov.w	r0, #0
   82920:	e007      	b.n	82932 <SCPI_ParamInt+0x56>
    const char * param;
    size_t param_len;
    size_t num_len;

    if (!value) {
        return FALSE;
   82922:	f04f 0000 	mov.w	r0, #0
   82926:	e004      	b.n	82932 <SCPI_ParamInt+0x56>
    }

    if (!SCPI_ParamString(context, &param, &param_len, mandatory)) {
        return FALSE;
   82928:	f04f 0000 	mov.w	r0, #0
   8292c:	e001      	b.n	82932 <SCPI_ParamInt+0x56>
    if (num_len != param_len) {
        SCPI_ErrorPush(context, SCPI_ERROR_SUFFIX_NOT_ALLOWED);
        return FALSE;
    }

    return TRUE;
   8292e:	f04f 0001 	mov.w	r0, #1
}
   82932:	b002      	add	sp, #8
   82934:	bd70      	pop	{r4, r5, r6, pc}
   82936:	bf00      	nop

00082938 <isFinalState>:
 */
static bool_t isFinalState(locate_text_states state) {
    return (
        ((state) == STATE_COMMA)
        || ((state) == STATE_LAST_WHITESPACE)
        || ((state) == STATE_TEXT) ||
   82938:	f1a0 0302 	sub.w	r3, r0, #2
   8293c:	b2d9      	uxtb	r1, r3
   8293e:	2902      	cmp	r1, #2
   82940:	d904      	bls.n	8294c <isFinalState+0x14>
   82942:	f1d0 0001 	rsbs	r0, r0, #1
   82946:	bf38      	it	cc
   82948:	2000      	movcc	r0, #0
   8294a:	4770      	bx	lr
   8294c:	f04f 0001 	mov.w	r0, #1
        ((state) == STATE_FIRST_WHITESPACE)
    );
}
   82950:	4770      	bx	lr
   82952:	bf00      	nop

00082954 <strnpbrk>:
 * @param str
 * @param size
 * @param set
 * @return 
 */
char * strnpbrk(const char *str, size_t size, const char *set) {
   82954:	b470      	push	{r4, r5, r6}
    const char *scanp;
    long c, sc;
    const char * strend = str + size;
   82956:	1841      	adds	r1, r0, r1

    while ((strend != str) && ((c = *str++) != 0)) {
   82958:	4288      	cmp	r0, r1
   8295a:	d01a      	beq.n	82992 <strnpbrk+0x3e>
   8295c:	4603      	mov	r3, r0
   8295e:	f813 6b01 	ldrb.w	r6, [r3], #1
   82962:	b936      	cbnz	r6, 82972 <strnpbrk+0x1e>
        for (scanp = set; (sc = *scanp++) != '\0';)
            if (sc == c)
                return ((char *) (str - 1));
    }
    return (NULL);
   82964:	f04f 0000 	mov.w	r0, #0
   82968:	e018      	b.n	8299c <strnpbrk+0x48>
    long c, sc;
    const char * strend = str + size;

    while ((strend != str) && ((c = *str++) != 0)) {
        for (scanp = set; (sc = *scanp++) != '\0';)
            if (sc == c)
   8296a:	42b5      	cmp	r5, r6
   8296c:	d102      	bne.n	82974 <strnpbrk+0x20>
   8296e:	e015      	b.n	8299c <strnpbrk+0x48>
char * strnpbrk(const char *str, size_t size, const char *set) {
    const char *scanp;
    long c, sc;
    const char * strend = str + size;

    while ((strend != str) && ((c = *str++) != 0)) {
   82970:	4623      	mov	r3, r4
   82972:	4614      	mov	r4, r2
        for (scanp = set; (sc = *scanp++) != '\0';)
   82974:	f814 5b01 	ldrb.w	r5, [r4], #1
   82978:	2d00      	cmp	r5, #0
   8297a:	d1f6      	bne.n	8296a <strnpbrk+0x16>
char * strnpbrk(const char *str, size_t size, const char *set) {
    const char *scanp;
    long c, sc;
    const char * strend = str + size;

    while ((strend != str) && ((c = *str++) != 0)) {
   8297c:	428b      	cmp	r3, r1
   8297e:	d00b      	beq.n	82998 <strnpbrk+0x44>
   82980:	461c      	mov	r4, r3
   82982:	f814 6b01 	ldrb.w	r6, [r4], #1
   82986:	4618      	mov	r0, r3
   82988:	2e00      	cmp	r6, #0
   8298a:	d1f1      	bne.n	82970 <strnpbrk+0x1c>
        for (scanp = set; (sc = *scanp++) != '\0';)
            if (sc == c)
                return ((char *) (str - 1));
    }
    return (NULL);
   8298c:	f04f 0000 	mov.w	r0, #0
   82990:	e004      	b.n	8299c <strnpbrk+0x48>
   82992:	f04f 0000 	mov.w	r0, #0
   82996:	e001      	b.n	8299c <strnpbrk+0x48>
   82998:	f04f 0000 	mov.w	r0, #0
}
   8299c:	bc70      	pop	{r4, r5, r6}
   8299e:	4770      	bx	lr

000829a0 <longToStr>:
 * @param val   integer value
 * @param str   converted textual representation
 * @param len   string buffer length
 * @return number of bytes written to str (without '\0')
 */
size_t longToStr(int32_t val, char * str, size_t len) {
   829a0:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t x = 1000000000L;
    int_fast8_t digit;
    size_t pos = 0;

    if (val == 0) {
   829a2:	4603      	mov	r3, r0
   829a4:	b938      	cbnz	r0, 829b6 <longToStr+0x16>
        if (pos < len) str[pos++] = '0';
   829a6:	2a00      	cmp	r2, #0
   829a8:	d055      	beq.n	82a56 <longToStr+0xb6>
   829aa:	f04f 0030 	mov.w	r0, #48	; 0x30
   829ae:	7008      	strb	r0, [r1, #0]
   829b0:	f04f 0001 	mov.w	r0, #1
   829b4:	e049      	b.n	82a4a <longToStr+0xaa>
    } else {
        if (val < 0) {
   829b6:	2800      	cmp	r0, #0
   829b8:	da08      	bge.n	829cc <longToStr+0x2c>
            val = -val;
   829ba:	f1c0 0300 	rsb	r3, r0, #0
            if (pos < len) str[pos++] = '-';
   829be:	b142      	cbz	r2, 829d2 <longToStr+0x32>
   829c0:	f04f 002d 	mov.w	r0, #45	; 0x2d
   829c4:	7008      	strb	r0, [r1, #0]
   829c6:	f04f 0001 	mov.w	r0, #1
   829ca:	e004      	b.n	829d6 <longToStr+0x36>
 * @return number of bytes written to str (without '\0')
 */
size_t longToStr(int32_t val, char * str, size_t len) {
    uint32_t x = 1000000000L;
    int_fast8_t digit;
    size_t pos = 0;
   829cc:	f04f 0000 	mov.w	r0, #0
   829d0:	e001      	b.n	829d6 <longToStr+0x36>
   829d2:	f04f 0000 	mov.w	r0, #0
        if (val < 0) {
            val = -val;
            if (pos < len) str[pos++] = '-';
        }

        while ((val / x) == 0) {
   829d6:	461d      	mov	r5, r3
   829d8:	f64c 14ff 	movw	r4, #51711	; 0xc9ff
   829dc:	f6c3 349a 	movt	r4, #15258	; 0x3b9a
   829e0:	42a3      	cmp	r3, r4
   829e2:	d810      	bhi.n	82a06 <longToStr+0x66>
   829e4:	f44f 434a 	mov.w	r3, #51712	; 0xca00
   829e8:	f6c3 339a 	movt	r3, #15258	; 0x3b9a
            x /= 10;
   829ec:	f64c 46cd 	movw	r6, #52429	; 0xcccd
   829f0:	f6cc 46cc 	movt	r6, #52428	; 0xcccc
   829f4:	fba6 4303 	umull	r4, r3, r6, r3
   829f8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
        if (val < 0) {
            val = -val;
            if (pos < len) str[pos++] = '-';
        }

        while ((val / x) == 0) {
   829fc:	fbb5 f4f3 	udiv	r4, r5, r3
   82a00:	2c00      	cmp	r4, #0
   82a02:	d0f7      	beq.n	829f4 <longToStr+0x54>
   82a04:	e003      	b.n	82a0e <longToStr+0x6e>
   82a06:	f44f 434a 	mov.w	r3, #51712	; 0xca00
   82a0a:	f6c3 339a 	movt	r3, #15258	; 0x3b9a
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   82a0e:	4282      	cmp	r2, r0
   82a10:	d933      	bls.n	82a7a <longToStr+0xda>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   82a12:	fbb5 f6f3 	udiv	r6, r5, r3
            break;
        }
    }
    
    return result;
}
   82a16:	b2f6      	uxtb	r6, r6

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
            val -= digit * x;
            x /= 10;
   82a18:	f64c 47cd 	movw	r7, #52429	; 0xcccd
   82a1c:	f6cc 47cc 	movt	r7, #52428	; 0xcccc
   82a20:	ea6f 0400 	mvn.w	r4, r0
   82a24:	18a4      	adds	r4, r4, r2
   82a26:	f014 0f01 	tst.w	r4, #1
   82a2a:	d128      	bne.n	82a7e <longToStr+0xde>
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   82a2c:	f106 0430 	add.w	r4, r6, #48	; 0x30
   82a30:	540c      	strb	r4, [r1, r0]
   82a32:	f100 0401 	add.w	r4, r0, #1
   82a36:	4620      	mov	r0, r4
            val -= digit * x;
   82a38:	fb03 5516 	mls	r5, r3, r6, r5
            x /= 10;
   82a3c:	fba7 6303 	umull	r6, r3, r7, r3
        } while (x && (pos < len));
   82a40:	08db      	lsrs	r3, r3, #3
   82a42:	d002      	beq.n	82a4a <longToStr+0xaa>
   82a44:	42a2      	cmp	r2, r4
   82a46:	d809      	bhi.n	82a5c <longToStr+0xbc>
   82a48:	e017      	b.n	82a7a <longToStr+0xda>
    }

    if (pos < len) str[pos] = 0;
   82a4a:	4290      	cmp	r0, r2
   82a4c:	d215      	bcs.n	82a7a <longToStr+0xda>
   82a4e:	f04f 0200 	mov.w	r2, #0
   82a52:	540a      	strb	r2, [r1, r0]
   82a54:	e011      	b.n	82a7a <longToStr+0xda>
 * @return number of bytes written to str (without '\0')
 */
size_t longToStr(int32_t val, char * str, size_t len) {
    uint32_t x = 1000000000L;
    int_fast8_t digit;
    size_t pos = 0;
   82a56:	f04f 0000 	mov.w	r0, #0
   82a5a:	e00e      	b.n	82a7a <longToStr+0xda>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   82a5c:	fbb5 f0f3 	udiv	r0, r5, r3
            break;
        }
    }
    
    return result;
}
   82a60:	b2c6      	uxtb	r6, r0
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   82a62:	f106 0030 	add.w	r0, r6, #48	; 0x30
   82a66:	5508      	strb	r0, [r1, r4]
   82a68:	f104 0001 	add.w	r0, r4, #1
            val -= digit * x;
   82a6c:	fb03 5516 	mls	r5, r3, r6, r5
            x /= 10;
   82a70:	fba7 4303 	umull	r4, r3, r7, r3
        } while (x && (pos < len));
   82a74:	08db      	lsrs	r3, r3, #3
   82a76:	d113      	bne.n	82aa0 <longToStr+0x100>
   82a78:	e7e7      	b.n	82a4a <longToStr+0xaa>
    }

    if (pos < len) str[pos] = 0;
    return pos;
}
   82a7a:	bcf0      	pop	{r4, r5, r6, r7}
   82a7c:	4770      	bx	lr
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
            if (pos < len) str[pos++] = digit + '0';
   82a7e:	f106 0430 	add.w	r4, r6, #48	; 0x30
   82a82:	540c      	strb	r4, [r1, r0]
   82a84:	f100 0001 	add.w	r0, r0, #1
            val -= digit * x;
   82a88:	fb03 5516 	mls	r5, r3, r6, r5
            x /= 10;
   82a8c:	fba7 6303 	umull	r6, r3, r7, r3
        } while (x && (pos < len));
   82a90:	08db      	lsrs	r3, r3, #3
   82a92:	d0da      	beq.n	82a4a <longToStr+0xaa>
   82a94:	4282      	cmp	r2, r0
   82a96:	d9f0      	bls.n	82a7a <longToStr+0xda>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   82a98:	fbb5 f6f3 	udiv	r6, r5, r3
            break;
        }
    }
    
    return result;
}
   82a9c:	b2f6      	uxtb	r6, r6
   82a9e:	e7c5      	b.n	82a2c <longToStr+0x8c>
        while ((val / x) == 0) {
            x /= 10;
        }

        do {
            digit = (uint8_t) (val / x);
   82aa0:	fbb5 f6f3 	udiv	r6, r5, r3
            break;
        }
    }
    
    return result;
}
   82aa4:	b2f6      	uxtb	r6, r6
   82aa6:	e7c1      	b.n	82a2c <longToStr+0x8c>

00082aa8 <strToLong>:
 * Converts string to signed 32bit integer representation
 * @param str   string value
 * @param val   32bit integer result
 * @return      number of bytes used in string
 */
size_t strToLong(const char * str, int32_t * val) {
   82aa8:	b530      	push	{r4, r5, lr}
   82aaa:	b083      	sub	sp, #12
   82aac:	4604      	mov	r4, r0
   82aae:	460d      	mov	r5, r1
    char * endptr;
    *val = strtol(str, &endptr, 0);
   82ab0:	a901      	add	r1, sp, #4
   82ab2:	f04f 0200 	mov.w	r2, #0
   82ab6:	f249 53d9 	movw	r3, #38361	; 0x95d9
   82aba:	f2c0 0308 	movt	r3, #8
   82abe:	4798      	blx	r3
   82ac0:	6028      	str	r0, [r5, #0]
    return endptr - str;
}
   82ac2:	9801      	ldr	r0, [sp, #4]
   82ac4:	1b00      	subs	r0, r0, r4
   82ac6:	b003      	add	sp, #12
   82ac8:	bd30      	pop	{r4, r5, pc}
   82aca:	bf00      	nop

00082acc <compareStr>:
 * @param len1
 * @param str2
 * @param len2
 * @return TRUE if len1==len2 and "len" characters of both strings are equal
 */
bool_t compareStr(const char * str1, size_t len1, const char * str2, size_t len2) {
   82acc:	b510      	push	{r4, lr}
   82ace:	460c      	mov	r4, r1
    if (len1 != len2) {
   82ad0:	4299      	cmp	r1, r3
   82ad2:	d10b      	bne.n	82aec <compareStr+0x20>
        return FALSE;
    }

    if (SCPI_strncasecmp(str1, str2, len2) == 0) {
   82ad4:	4611      	mov	r1, r2
   82ad6:	4622      	mov	r2, r4
   82ad8:	f249 4341 	movw	r3, #37953	; 0x9441
   82adc:	f2c0 0308 	movt	r3, #8
   82ae0:	4798      	blx	r3
   82ae2:	f1d0 0001 	rsbs	r0, r0, #1
   82ae6:	bf38      	it	cc
   82ae8:	2000      	movcc	r0, #0
   82aea:	bd10      	pop	{r4, pc}
 * @param len2
 * @return TRUE if len1==len2 and "len" characters of both strings are equal
 */
bool_t compareStr(const char * str1, size_t len1, const char * str2, size_t len2) {
    if (len1 != len2) {
        return FALSE;
   82aec:	f04f 0000 	mov.w	r0, #0
    if (SCPI_strncasecmp(str1, str2, len2) == 0) {
        return TRUE;
    }

    return FALSE;
}
   82af0:	bd10      	pop	{r4, pc}
   82af2:	bf00      	nop

00082af4 <locateStr>:
 * @param len1 length of string
 * @param str2 result
 * @param len2 length of result
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
   82af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82af8:	b083      	sub	sp, #12
   82afa:	4606      	mov	r6, r0
   82afc:	9201      	str	r2, [sp, #4]
   82afe:	4699      	mov	r9, r3
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   82b00:	460b      	mov	r3, r1
   82b02:	2900      	cmp	r1, #0
   82b04:	d03e      	beq.n	82b84 <locateStr+0x90>
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   82b06:	f240 2298 	movw	r2, #664	; 0x298
   82b0a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82b0e:	f8d2 e000 	ldr.w	lr, [r2]
   82b12:	f04f 0501 	mov.w	r5, #1
   82b16:	f04f 0400 	mov.w	r4, #0
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;
   82b1a:	4627      	mov	r7, r4
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
   82b1c:	46a0      	mov	r8, r4
            } else if (c == ',') {
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
                nfa->stopIdx = nfa->i + 1;
                nfa->state = STATE_TEXT;
   82b1e:	f04f 0b02 	mov.w	fp, #2
   82b22:	ea6f 0104 	mvn.w	r1, r4
   82b26:	18c9      	adds	r1, r1, r3
   82b28:	4029      	ands	r1, r5
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   82b2a:	5d00      	ldrb	r0, [r0, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82b2c:	4622      	mov	r2, r4
   82b2e:	2c00      	cmp	r4, #0
   82b30:	d04f      	beq.n	82bd2 <locateStr+0xde>
   82b32:	e062      	b.n	82bfa <locateStr+0x106>
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   82b34:	5d31      	ldrb	r1, [r6, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82b36:	b112      	cbz	r2, 82b3e <locateStr+0x4a>
   82b38:	2a02      	cmp	r2, #2
   82b3a:	d11b      	bne.n	82b74 <locateStr+0x80>
   82b3c:	e00f      	b.n	82b5e <locateStr+0x6a>
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   82b3e:	eb0e 0001 	add.w	r0, lr, r1
   82b42:	7840      	ldrb	r0, [r0, #1]
   82b44:	f000 0008 	and.w	r0, r0, #8
   82b48:	b2c0      	uxtb	r0, r0
   82b4a:	b110      	cbz	r0, 82b52 <locateStr+0x5e>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   82b4c:	462f      	mov	r7, r5
   82b4e:	46a8      	mov	r8, r5
   82b50:	e010      	b.n	82b74 <locateStr+0x80>
            } else if (c == ',') {
   82b52:	292c      	cmp	r1, #44	; 0x2c
   82b54:	d01b      	beq.n	82b8e <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   82b56:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   82b58:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   82b5a:	465a      	mov	r2, fp
   82b5c:	e00a      	b.n	82b74 <locateStr+0x80>
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   82b5e:	292c      	cmp	r1, #44	; 0x2c
   82b60:	d018      	beq.n	82b94 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   82b62:	eb0e 0001 	add.w	r0, lr, r1
   82b66:	7841      	ldrb	r1, [r0, #1]
   82b68:	f001 0008 	and.w	r0, r1, #8
   82b6c:	b2c1      	uxtb	r1, r0
                nfa->stopIdx = nfa->i + 1;
   82b6e:	2900      	cmp	r1, #0
   82b70:	bf08      	it	eq
   82b72:	462f      	moveq	r7, r5
   82b74:	f104 0401 	add.w	r4, r4, #1
   82b78:	f105 0501 	add.w	r5, r5, #1
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   82b7c:	5d31      	ldrb	r1, [r6, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82b7e:	2a00      	cmp	r2, #0
   82b80:	d076      	beq.n	82c70 <locateStr+0x17c>
   82b82:	e089      	b.n	82c98 <locateStr+0x1a4>
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;
   82b84:	f04f 0700 	mov.w	r7, #0
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
   82b88:	46b8      	mov	r8, r7
 * @param len2 length of result
 * @return string str1 contains text and str2 was set
 */
bool_t locateStr(const char * str1, size_t len1, const char ** str2, size_t * len2) {
    locate_text_nfa nfa;
    nfa.state = STATE_FIRST_WHITESPACE;
   82b8a:	463a      	mov	r2, r7
   82b8c:	e004      	b.n	82b98 <locateStr+0xa4>
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   82b8e:	f04f 0204 	mov.w	r2, #4
   82b92:	e001      	b.n	82b98 <locateStr+0xa4>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   82b94:	f04f 0204 	mov.w	r2, #4
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
            break;
        }
    }

    if (isFinalState(nfa.state)) {
   82b98:	4610      	mov	r0, r2
   82b9a:	f642 1339 	movw	r3, #10553	; 0x2939
   82b9e:	f2c0 0308 	movt	r3, #8
   82ba2:	4798      	blx	r3
   82ba4:	b168      	cbz	r0, 82bc2 <locateStr+0xce>

        if (str2) {
   82ba6:	9a01      	ldr	r2, [sp, #4]
   82ba8:	b10a      	cbz	r2, 82bae <locateStr+0xba>
            *str2 = &str1[nfa.startIdx];
   82baa:	4446      	add	r6, r8
   82bac:	6016      	str	r6, [r2, #0]
        }

        if (len2) {
   82bae:	f1b9 0f00 	cmp.w	r9, #0
   82bb2:	d009      	beq.n	82bc8 <locateStr+0xd4>
            *len2 = nfa.stopIdx - nfa.startIdx;
   82bb4:	ebc8 0707 	rsb	r7, r8, r7
   82bb8:	f8c9 7000 	str.w	r7, [r9]
        }
        return TRUE;
   82bbc:	f04f 0001 	mov.w	r0, #1
   82bc0:	e004      	b.n	82bcc <locateStr+0xd8>
    }
    return FALSE;
   82bc2:	f04f 0000 	mov.w	r0, #0
   82bc6:	e001      	b.n	82bcc <locateStr+0xd8>
        }

        if (len2) {
            *len2 = nfa.stopIdx - nfa.startIdx;
        }
        return TRUE;
   82bc8:	f04f 0001 	mov.w	r0, #1
    }
    return FALSE;
}
   82bcc:	b003      	add	sp, #12
   82bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   82bd2:	eb0e 0c00 	add.w	ip, lr, r0
   82bd6:	f89c c001 	ldrb.w	ip, [ip, #1]
   82bda:	f00c 0c08 	and.w	ip, ip, #8
   82bde:	fa5f fc8c 	uxtb.w	ip, ip
   82be2:	f1bc 0f00 	cmp.w	ip, #0
   82be6:	d105      	bne.n	82bf4 <locateStr+0x100>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   82be8:	282c      	cmp	r0, #44	; 0x2c
   82bea:	d0d0      	beq.n	82b8e <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   82bec:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   82bee:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   82bf0:	465a      	mov	r2, fp
   82bf2:	e00e      	b.n	82c12 <locateStr+0x11e>
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   82bf4:	462f      	mov	r7, r5
   82bf6:	46a8      	mov	r8, r5
   82bf8:	e00b      	b.n	82c12 <locateStr+0x11e>
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82bfa:	2c02      	cmp	r4, #2
   82bfc:	d109      	bne.n	82c12 <locateStr+0x11e>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   82bfe:	282c      	cmp	r0, #44	; 0x2c
   82c00:	d0c8      	beq.n	82b94 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   82c02:	4470      	add	r0, lr
   82c04:	7840      	ldrb	r0, [r0, #1]
   82c06:	f000 0008 	and.w	r0, r0, #8
   82c0a:	b2c0      	uxtb	r0, r0
                nfa->stopIdx = nfa->i + 1;
   82c0c:	2800      	cmp	r0, #0
   82c0e:	bf08      	it	eq
   82c10:	462f      	moveq	r7, r5
   82c12:	f104 0401 	add.w	r4, r4, #1
   82c16:	f105 0501 	add.w	r5, r5, #1
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   82c1a:	429c      	cmp	r4, r3
   82c1c:	d0bc      	beq.n	82b98 <locateStr+0xa4>
   82c1e:	2900      	cmp	r1, #0
   82c20:	d088      	beq.n	82b34 <locateStr+0x40>
        if(FALSE == locateStrAutomaton(&nfa, str1[nfa.i])) {
   82c22:	5d31      	ldrb	r1, [r6, r4]
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82c24:	b97a      	cbnz	r2, 82c46 <locateStr+0x152>
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   82c26:	eb0e 0001 	add.w	r0, lr, r1
   82c2a:	7840      	ldrb	r0, [r0, #1]
   82c2c:	f000 0008 	and.w	r0, r0, #8
   82c30:	b2c0      	uxtb	r0, r0
   82c32:	b928      	cbnz	r0, 82c40 <locateStr+0x14c>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   82c34:	292c      	cmp	r1, #44	; 0x2c
   82c36:	d0aa      	beq.n	82b8e <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   82c38:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   82c3a:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   82c3c:	465a      	mov	r2, fp
   82c3e:	e00f      	b.n	82c60 <locateStr+0x16c>
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   82c40:	462f      	mov	r7, r5
   82c42:	46a8      	mov	r8, r5
   82c44:	e00c      	b.n	82c60 <locateStr+0x16c>
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82c46:	2a02      	cmp	r2, #2
   82c48:	d10a      	bne.n	82c60 <locateStr+0x16c>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   82c4a:	292c      	cmp	r1, #44	; 0x2c
   82c4c:	d0a2      	beq.n	82b94 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   82c4e:	eb0e 0001 	add.w	r0, lr, r1
   82c52:	7841      	ldrb	r1, [r0, #1]
   82c54:	f001 0008 	and.w	r0, r1, #8
   82c58:	b2c1      	uxtb	r1, r0
                nfa->stopIdx = nfa->i + 1;
   82c5a:	2900      	cmp	r1, #0
   82c5c:	bf08      	it	eq
   82c5e:	462f      	moveq	r7, r5
   82c60:	f104 0401 	add.w	r4, r4, #1
   82c64:	f105 0501 	add.w	r5, r5, #1
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   82c68:	429c      	cmp	r4, r3
   82c6a:	f47f af63 	bne.w	82b34 <locateStr+0x40>
   82c6e:	e793      	b.n	82b98 <locateStr+0xa4>
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
   82c70:	eb0e 0a01 	add.w	sl, lr, r1
   82c74:	f89a a001 	ldrb.w	sl, [sl, #1]
   82c78:	f00a 0a08 	and.w	sl, sl, #8
   82c7c:	fa5f fa8a 	uxtb.w	sl, sl
   82c80:	f1ba 0f00 	cmp.w	sl, #0
   82c84:	d105      	bne.n	82c92 <locateStr+0x19e>
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
            } else if (c == ',') {
   82c86:	292c      	cmp	r1, #44	; 0x2c
   82c88:	d081      	beq.n	82b8e <locateStr+0x9a>
                nfa->state = STATE_COMMA;
            } else {
                nfa->startIdx = nfa->i;
   82c8a:	46a0      	mov	r8, r4
                nfa->stopIdx = nfa->i + 1;
   82c8c:	462f      	mov	r7, r5
                nfa->state = STATE_TEXT;
   82c8e:	465a      	mov	r2, fp
   82c90:	e00f      	b.n	82cb2 <locateStr+0x1be>
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
        /* first state locating only white spaces */
        case STATE_FIRST_WHITESPACE:
            if(isspace(c)) {
                nfa->startIdx = nfa->stopIdx = nfa->i + 1;
   82c92:	462f      	mov	r7, r5
   82c94:	46a8      	mov	r8, r5
   82c96:	e00c      	b.n	82cb2 <locateStr+0x1be>
 * Perform locateStr automaton to search string pattern
 * @param nfa stores automaton state
 * @param c current char processed
 */
static bool_t locateStrAutomaton(locate_text_nfa * nfa, unsigned char c) {
    switch(nfa->state) {
   82c98:	2a02      	cmp	r2, #2
   82c9a:	d10a      	bne.n	82cb2 <locateStr+0x1be>
                nfa->state = STATE_TEXT;
            }
            break;
        /* locate text ignoring quotes */
        case STATE_TEXT:
            if (c == ',') {
   82c9c:	292c      	cmp	r1, #44	; 0x2c
   82c9e:	f43f af79 	beq.w	82b94 <locateStr+0xa0>
                nfa->state = STATE_COMMA;
            } else if (!isspace(c)) {
   82ca2:	4471      	add	r1, lr
   82ca4:	7849      	ldrb	r1, [r1, #1]
   82ca6:	f001 0108 	and.w	r1, r1, #8
   82caa:	b2c9      	uxtb	r1, r1
                nfa->stopIdx = nfa->i + 1;
   82cac:	2900      	cmp	r1, #0
   82cae:	bf08      	it	eq
   82cb0:	462f      	moveq	r7, r5
   82cb2:	f104 0401 	add.w	r4, r4, #1
   82cb6:	f105 0501 	add.w	r5, r5, #1
    nfa.state = STATE_FIRST_WHITESPACE;
    nfa.startIdx = 0;
    nfa.stopIdx = 0;


    for (nfa.i = 0; nfa.i < len1; nfa.i++) {
   82cba:	429c      	cmp	r4, r3
   82cbc:	f47f af3a 	bne.w	82b34 <locateStr+0x40>
   82cc0:	e76a      	b.n	82b98 <locateStr+0xa4>
   82cc2:	bf00      	nop

00082cc4 <skipWhitespace>:
 * Count white spaces from the beggining
 * @param cmd - command
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
   82cc4:	b470      	push	{r4, r5, r6}
    size_t i;
    for (i = 0; i < len; i++) {
   82cc6:	460e      	mov	r6, r1
   82cc8:	b311      	cbz	r1, 82d10 <skipWhitespace+0x4c>
        if (!isspace((unsigned char)cmd[i])) {
   82cca:	f240 2398 	movw	r3, #664	; 0x298
   82cce:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82cd2:	681c      	ldr	r4, [r3, #0]
   82cd4:	7801      	ldrb	r1, [r0, #0]
   82cd6:	1862      	adds	r2, r4, r1
   82cd8:	7853      	ldrb	r3, [r2, #1]
   82cda:	f003 0108 	and.w	r1, r3, #8
   82cde:	b2ca      	uxtb	r2, r1
   82ce0:	b1c2      	cbz	r2, 82d14 <skipWhitespace+0x50>
   82ce2:	4603      	mov	r3, r0
   82ce4:	f04f 0000 	mov.w	r0, #0
   82ce8:	f016 0f01 	tst.w	r6, #1
   82cec:	d109      	bne.n	82d02 <skipWhitespace+0x3e>
   82cee:	e015      	b.n	82d1c <skipWhitespace+0x58>
   82cf0:	f813 5f01 	ldrb.w	r5, [r3, #1]!
   82cf4:	1961      	adds	r1, r4, r5
   82cf6:	784d      	ldrb	r5, [r1, #1]
   82cf8:	f005 0108 	and.w	r1, r5, #8
   82cfc:	b2cd      	uxtb	r5, r1
   82cfe:	b9cd      	cbnz	r5, 82d34 <skipWhitespace+0x70>
   82d00:	e00a      	b.n	82d18 <skipWhitespace+0x54>
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   82d02:	f100 0201 	add.w	r2, r0, #1
   82d06:	4610      	mov	r0, r2
   82d08:	42b2      	cmp	r2, r6
   82d0a:	d1f1      	bne.n	82cf0 <skipWhitespace+0x2c>
        if (!isspace((unsigned char)cmd[i])) {
            return i;
        }
    }
    return len;
   82d0c:	4630      	mov	r0, r6
   82d0e:	e003      	b.n	82d18 <skipWhitespace+0x54>
   82d10:	4608      	mov	r0, r1
   82d12:	e001      	b.n	82d18 <skipWhitespace+0x54>
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   82d14:	f04f 0000 	mov.w	r0, #0
        if (!isspace((unsigned char)cmd[i])) {
            return i;
        }
    }
    return len;
}
   82d18:	bc70      	pop	{r4, r5, r6}
   82d1a:	4770      	bx	lr
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   82d1c:	f100 0001 	add.w	r0, r0, #1
        if (!isspace((unsigned char)cmd[i])) {
   82d20:	f813 1f01 	ldrb.w	r1, [r3, #1]!
   82d24:	1862      	adds	r2, r4, r1
   82d26:	7851      	ldrb	r1, [r2, #1]
   82d28:	f001 0208 	and.w	r2, r1, #8
   82d2c:	b2d1      	uxtb	r1, r2
   82d2e:	2900      	cmp	r1, #0
   82d30:	d1e7      	bne.n	82d02 <skipWhitespace+0x3e>
   82d32:	e7f1      	b.n	82d18 <skipWhitespace+0x54>
 * @param len - max search length
 * @return number of white spaces
 */
size_t skipWhitespace(const char * cmd, size_t len) {
    size_t i;
    for (i = 0; i < len; i++) {
   82d34:	f102 0001 	add.w	r0, r2, #1
        if (!isspace((unsigned char)cmd[i])) {
   82d38:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   82d3c:	18a1      	adds	r1, r4, r2
   82d3e:	784a      	ldrb	r2, [r1, #1]
   82d40:	f002 0108 	and.w	r1, r2, #8
   82d44:	b2ca      	uxtb	r2, r1
   82d46:	2a00      	cmp	r2, #0
   82d48:	d1db      	bne.n	82d02 <skipWhitespace+0x3e>
   82d4a:	e7e5      	b.n	82d18 <skipWhitespace+0x54>

00082d4c <matchPattern>:
 * @param pattern_len
 * @param str
 * @param str_len
 * @return 
 */
bool_t matchPattern(const char * pattern, size_t pattern_len, const char * str, size_t str_len) {
   82d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82d50:	4680      	mov	r8, r0
   82d52:	4691      	mov	r9, r2
   82d54:	469a      	mov	sl, r3
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   82d56:	468e      	mov	lr, r1
   82d58:	b321      	cbz	r1, 82da4 <matchPattern+0x58>
   82d5a:	7803      	ldrb	r3, [r0, #0]
   82d5c:	b32b      	cbz	r3, 82daa <matchPattern+0x5e>
        if (islower((unsigned char)pattern[i])) {
   82d5e:	f240 2298 	movw	r2, #664	; 0x298
   82d62:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82d66:	6810      	ldr	r0, [r2, #0]
   82d68:	18c1      	adds	r1, r0, r3
   82d6a:	784c      	ldrb	r4, [r1, #1]
   82d6c:	f004 0503 	and.w	r5, r4, #3
   82d70:	2d02      	cmp	r5, #2
   82d72:	d01d      	beq.n	82db0 <matchPattern+0x64>
   82d74:	4642      	mov	r2, r8
   82d76:	f04f 0400 	mov.w	r4, #0
   82d7a:	f01e 0f01 	tst.w	lr, #1
   82d7e:	d107      	bne.n	82d90 <matchPattern+0x44>
   82d80:	e02f      	b.n	82de2 <matchPattern+0x96>
   82d82:	19c7      	adds	r7, r0, r7
   82d84:	7879      	ldrb	r1, [r7, #1]
   82d86:	f001 0503 	and.w	r5, r1, #3
   82d8a:	2d02      	cmp	r5, #2
   82d8c:	d136      	bne.n	82dfc <matchPattern+0xb0>
   82d8e:	e011      	b.n	82db4 <matchPattern+0x68>
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   82d90:	f104 0601 	add.w	r6, r4, #1
   82d94:	4634      	mov	r4, r6
   82d96:	4576      	cmp	r6, lr
   82d98:	d00c      	beq.n	82db4 <matchPattern+0x68>
   82d9a:	f812 7f01 	ldrb.w	r7, [r2, #1]!
   82d9e:	2f00      	cmp	r7, #0
   82da0:	d1ef      	bne.n	82d82 <matchPattern+0x36>
   82da2:	e007      	b.n	82db4 <matchPattern+0x68>
   82da4:	f04f 0400 	mov.w	r4, #0
   82da8:	e004      	b.n	82db4 <matchPattern+0x68>
   82daa:	f04f 0400 	mov.w	r4, #0
   82dae:	e001      	b.n	82db4 <matchPattern+0x68>
   82db0:	f04f 0400 	mov.w	r4, #0
 * @param str_len
 * @return 
 */
bool_t matchPattern(const char * pattern, size_t pattern_len, const char * str, size_t str_len) {
    int pattern_sep_pos_short = patternSeparatorShortPos(pattern, pattern_len);
    return compareStr(pattern, pattern_len, str, str_len) ||
   82db4:	4640      	mov	r0, r8
   82db6:	4671      	mov	r1, lr
   82db8:	464a      	mov	r2, r9
   82dba:	4653      	mov	r3, sl
   82dbc:	f642 25cd 	movw	r5, #10957	; 0x2acd
   82dc0:	f2c0 0508 	movt	r5, #8
   82dc4:	47a8      	blx	r5
   82dc6:	b930      	cbnz	r0, 82dd6 <matchPattern+0x8a>
            compareStr(pattern, pattern_sep_pos_short, str, str_len);
   82dc8:	4640      	mov	r0, r8
   82dca:	4621      	mov	r1, r4
   82dcc:	464a      	mov	r2, r9
   82dce:	4653      	mov	r3, sl
   82dd0:	462c      	mov	r4, r5
   82dd2:	47a8      	blx	r5
   82dd4:	e001      	b.n	82dda <matchPattern+0x8e>
 * @param str_len
 * @return 
 */
bool_t matchPattern(const char * pattern, size_t pattern_len, const char * str, size_t str_len) {
    int pattern_sep_pos_short = patternSeparatorShortPos(pattern, pattern_len);
    return compareStr(pattern, pattern_len, str, str_len) ||
   82dd6:	f04f 0001 	mov.w	r0, #1
            compareStr(pattern, pattern_sep_pos_short, str, str_len);
}
   82dda:	f000 0001 	and.w	r0, r0, #1
   82dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   82de2:	f104 0401 	add.w	r4, r4, #1
   82de6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   82dea:	2b00      	cmp	r3, #0
   82dec:	d0e2      	beq.n	82db4 <matchPattern+0x68>
        if (islower((unsigned char)pattern[i])) {
   82dee:	18c1      	adds	r1, r0, r3
   82df0:	784d      	ldrb	r5, [r1, #1]
   82df2:	f005 0303 	and.w	r3, r5, #3
   82df6:	2b02      	cmp	r3, #2
   82df8:	d1ca      	bne.n	82d90 <matchPattern+0x44>
   82dfa:	e7db      	b.n	82db4 <matchPattern+0x68>
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorShortPos(const char * pattern, size_t len) {
    size_t i;
    for (i = 0; (i < len) && pattern[i]; i++) {
   82dfc:	f106 0401 	add.w	r4, r6, #1
   82e00:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   82e04:	2b00      	cmp	r3, #0
   82e06:	d0d5      	beq.n	82db4 <matchPattern+0x68>
        if (islower((unsigned char)pattern[i])) {
   82e08:	18c1      	adds	r1, r0, r3
   82e0a:	784d      	ldrb	r5, [r1, #1]
   82e0c:	f005 0303 	and.w	r3, r5, #3
   82e10:	2b02      	cmp	r3, #2
   82e12:	d1bd      	bne.n	82d90 <matchPattern+0x44>
   82e14:	e7ce      	b.n	82db4 <matchPattern+0x68>
   82e16:	bf00      	nop

00082e18 <matchCommand>:
 * @param pattern
 * @param cmd - command
 * @param len - max search length
 * @return TRUE if pattern matches, FALSE otherwise
 */
bool_t matchCommand(const char * pattern, const char * cmd, size_t len) {
   82e18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e1c:	4605      	mov	r5, r0
   82e1e:	460c      	mov	r4, r1
   82e20:	4616      	mov	r6, r2
    int result = FALSE;
    
    const char * pattern_ptr = pattern;
    int pattern_len = strlen(pattern);
   82e22:	f249 4331 	movw	r3, #37937	; 0x9431
   82e26:	f2c0 0308 	movt	r3, #8
   82e2a:	4798      	blx	r3
    const char * pattern_end = pattern + pattern_len;
   82e2c:	eb05 0900 	add.w	r9, r5, r0
    
    const char * cmd_ptr = cmd;
    size_t cmd_len = SCPI_strnlen(cmd, len);
   82e30:	4620      	mov	r0, r4
   82e32:	4631      	mov	r1, r6
   82e34:	f249 42b3 	movw	r2, #38067	; 0x94b3
   82e38:	f2c0 0208 	movt	r2, #8
   82e3c:	4790      	blx	r2
    const char * cmd_end = cmd + cmd_len;
   82e3e:	eb04 0a00 	add.w	sl, r4, r0
    
    /* TODO: now it is possible to send command ":*IDN?" which is incorrect */
    if (iscolon(cmd_ptr[0])) {
   82e42:	7820      	ldrb	r0, [r4, #0]
   82e44:	283a      	cmp	r0, #58	; 0x3a
        cmd_len --;
        cmd_ptr ++;
   82e46:	bf08      	it	eq
   82e48:	3401      	addeq	r4, #1
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorPos(const char * pattern, size_t len) {
    
    char * separator = strnpbrk(pattern, len, "?:[]");
   82e4a:	f64b 6b8c 	movw	fp, #48780	; 0xbe8c
   82e4e:	f2c0 0b08 	movt	fp, #8
   82e52:	f642 1855 	movw	r8, #10581	; 0x2955
   82e56:	f2c0 0808 	movt	r8, #8
        cmd_len --;
        cmd_ptr ++;
    }
    
    while (1) {
        int pattern_sep_pos = patternSeparatorPos(pattern_ptr, pattern_end - pattern_ptr);
   82e5a:	ebc5 0709 	rsb	r7, r5, r9
 * @param len - max search length
 * @return position of separator or len
 */
size_t patternSeparatorPos(const char * pattern, size_t len) {
    
    char * separator = strnpbrk(pattern, len, "?:[]");
   82e5e:	4628      	mov	r0, r5
   82e60:	4639      	mov	r1, r7
   82e62:	465a      	mov	r2, fp
   82e64:	47c0      	blx	r8
    if (separator == NULL) {
   82e66:	b100      	cbz	r0, 82e6a <matchCommand+0x52>
        return len;
    } else {
        return separator - pattern;
   82e68:	1b47      	subs	r7, r0, r5
        cmd_ptr ++;
    }
    
    while (1) {
        int pattern_sep_pos = patternSeparatorPos(pattern_ptr, pattern_end - pattern_ptr);
        int cmd_sep_pos = cmdSeparatorPos(cmd_ptr, cmd_end - cmd_ptr);
   82e6a:	ebc4 060a 	rsb	r6, r4, sl
 * @param cmd - input command
 * @param len - max search length
 * @return position of separator or len
 */
size_t cmdSeparatorPos(const char * cmd, size_t len) {
    char * separator = strnpbrk(cmd, len, ":?");
   82e6e:	4620      	mov	r0, r4
   82e70:	4631      	mov	r1, r6
   82e72:	4a1b      	ldr	r2, [pc, #108]	; (82ee0 <matchCommand+0xc8>)
   82e74:	47c0      	blx	r8
    size_t result;
    if (separator == NULL) {
   82e76:	b100      	cbz	r0, 82e7a <matchCommand+0x62>
        result = len;
    } else {
        result = separator - cmd;
   82e78:	1b06      	subs	r6, r0, r4
    
    while (1) {
        int pattern_sep_pos = patternSeparatorPos(pattern_ptr, pattern_end - pattern_ptr);
        int cmd_sep_pos = cmdSeparatorPos(cmd_ptr, cmd_end - cmd_ptr);
        
        if (matchPattern(pattern_ptr, pattern_sep_pos, cmd_ptr, cmd_sep_pos)) {
   82e7a:	4628      	mov	r0, r5
   82e7c:	4639      	mov	r1, r7
   82e7e:	4622      	mov	r2, r4
   82e80:	4633      	mov	r3, r6
   82e82:	f642 5c4d 	movw	ip, #11597	; 0x2d4d
   82e86:	f2c0 0c08 	movt	ip, #8
   82e8a:	47e0      	blx	ip
   82e8c:	b1c0      	cbz	r0, 82ec0 <matchCommand+0xa8>
            pattern_ptr = pattern_ptr + pattern_sep_pos;
   82e8e:	19ed      	adds	r5, r5, r7
            cmd_ptr = cmd_ptr + cmd_sep_pos;
   82e90:	19a4      	adds	r4, r4, r6
            result = TRUE;
            
            /* command is complete */
            if ((pattern_ptr == pattern_end) && (cmd_ptr >= cmd_end)) {
   82e92:	454d      	cmp	r5, r9
   82e94:	d105      	bne.n	82ea2 <matchCommand+0x8a>
   82e96:	45a2      	cmp	sl, r4
   82e98:	bf8c      	ite	hi
   82e9a:	2000      	movhi	r0, #0
   82e9c:	2001      	movls	r0, #1
   82e9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                result = FALSE;
                break;
            }
            
            /* command complete, but pattern not */
            if (cmd_ptr >= cmd_end) {
   82ea2:	45a2      	cmp	sl, r4
   82ea4:	d910      	bls.n	82ec8 <matchCommand+0xb0>
                result = FALSE;
                break;
            }
            
            /* both command and patter contains command separator at this position */
            if ((pattern_ptr[0] == cmd_ptr[0]) && ((pattern_ptr[0] == ':') || (pattern_ptr[0] == '?'))) {
   82ea6:	7828      	ldrb	r0, [r5, #0]
   82ea8:	7822      	ldrb	r2, [r4, #0]
   82eaa:	4282      	cmp	r2, r0
   82eac:	d110      	bne.n	82ed0 <matchCommand+0xb8>
   82eae:	283a      	cmp	r0, #58	; 0x3a
   82eb0:	d001      	beq.n	82eb6 <matchCommand+0x9e>
   82eb2:	283f      	cmp	r0, #63	; 0x3f
   82eb4:	d110      	bne.n	82ed8 <matchCommand+0xc0>
                pattern_ptr = pattern_ptr + 1;
   82eb6:	f105 0501 	add.w	r5, r5, #1
                cmd_ptr = cmd_ptr + 1;
   82eba:	f104 0401 	add.w	r4, r4, #1
   82ebe:	e7cc      	b.n	82e5a <matchCommand+0x42>
            } else {
                result = FALSE;
                break;
            }
        } else {
            result = FALSE;
   82ec0:	f04f 0000 	mov.w	r0, #0
   82ec4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                break;
            }
            
            /* command complete, but pattern not */
            if (cmd_ptr >= cmd_end) {
                result = FALSE;
   82ec8:	f04f 0000 	mov.w	r0, #0
   82ecc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            /* both command and patter contains command separator at this position */
            if ((pattern_ptr[0] == cmd_ptr[0]) && ((pattern_ptr[0] == ':') || (pattern_ptr[0] == '?'))) {
                pattern_ptr = pattern_ptr + 1;
                cmd_ptr = cmd_ptr + 1;
            } else {
                result = FALSE;
   82ed0:	f04f 0000 	mov.w	r0, #0
   82ed4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ed8:	f04f 0000 	mov.w	r0, #0
            break;
        }
    }
    
    return result;
}
   82edc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ee0:	0008be94 	.word	0x0008be94

00082ee4 <SCPI_GetModuleType>:
 #include <string.h>
 #include <math.h>
 #include "asf.h"
 
 scpi_result_t SCPI_GetModuleType(scpi_t * context)
 {
   82ee4:	b538      	push	{r3, r4, r5, lr}
	 printf("Easy-phi template module");
   82ee6:	f641 25dc 	movw	r5, #6876	; 0x1adc
   82eea:	f2c2 0507 	movt	r5, #8199	; 0x2007
   82eee:	f64b 6498 	movw	r4, #48792	; 0xbe98
   82ef2:	f2c0 0408 	movt	r4, #8
   82ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   82ef8:	6028      	str	r0, [r5, #0]
   82efa:	6069      	str	r1, [r5, #4]
   82efc:	60aa      	str	r2, [r5, #8]
   82efe:	60eb      	str	r3, [r5, #12]
   82f00:	cc03      	ldmia	r4!, {r0, r1}
   82f02:	6128      	str	r0, [r5, #16]
   82f04:	6169      	str	r1, [r5, #20]
   82f06:	7823      	ldrb	r3, [r4, #0]
   82f08:	762b      	strb	r3, [r5, #24]
   82f0a:	4628      	mov	r0, r5
   82f0c:	f643 31ed 	movw	r1, #15341	; 0x3bed
   82f10:	f2c0 0108 	movt	r1, #8
   82f14:	4788      	blx	r1
	 return SCPI_RES_OK;
 }
   82f16:	f04f 0001 	mov.w	r0, #1
   82f1a:	bd38      	pop	{r3, r4, r5, pc}

00082f1c <SCPI_GetModuleName>:

scpi_result_t SCPI_GetModuleName(scpi_t * context)
{
   82f1c:	b538      	push	{r3, r4, r5, lr}
	printf("Easy-phi template module");
   82f1e:	f641 25dc 	movw	r5, #6876	; 0x1adc
   82f22:	f2c2 0507 	movt	r5, #8199	; 0x2007
   82f26:	f64b 6498 	movw	r4, #48792	; 0xbe98
   82f2a:	f2c0 0408 	movt	r4, #8
   82f2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   82f30:	6028      	str	r0, [r5, #0]
   82f32:	6069      	str	r1, [r5, #4]
   82f34:	60aa      	str	r2, [r5, #8]
   82f36:	60eb      	str	r3, [r5, #12]
   82f38:	cc03      	ldmia	r4!, {r0, r1}
   82f3a:	6128      	str	r0, [r5, #16]
   82f3c:	6169      	str	r1, [r5, #20]
   82f3e:	7823      	ldrb	r3, [r4, #0]
   82f40:	762b      	strb	r3, [r5, #24]
   82f42:	4628      	mov	r0, r5
   82f44:	f643 31ed 	movw	r1, #15341	; 0x3bed
   82f48:	f2c0 0108 	movt	r1, #8
   82f4c:	4788      	blx	r1
	return SCPI_RES_OK;
}
   82f4e:	f04f 0001 	mov.w	r0, #1
   82f52:	bd38      	pop	{r3, r4, r5, pc}

00082f54 <SCPI_GetModuleDescription>:

scpi_result_t SCPI_GetModuleDescription(scpi_t * context)
{
   82f54:	b538      	push	{r3, r4, r5, lr}
	printf("Easy-phi template module");
   82f56:	f641 25dc 	movw	r5, #6876	; 0x1adc
   82f5a:	f2c2 0507 	movt	r5, #8199	; 0x2007
   82f5e:	f64b 6498 	movw	r4, #48792	; 0xbe98
   82f62:	f2c0 0408 	movt	r4, #8
   82f66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   82f68:	6028      	str	r0, [r5, #0]
   82f6a:	6069      	str	r1, [r5, #4]
   82f6c:	60aa      	str	r2, [r5, #8]
   82f6e:	60eb      	str	r3, [r5, #12]
   82f70:	cc03      	ldmia	r4!, {r0, r1}
   82f72:	6128      	str	r0, [r5, #16]
   82f74:	6169      	str	r1, [r5, #20]
   82f76:	7823      	ldrb	r3, [r4, #0]
   82f78:	762b      	strb	r3, [r5, #24]
   82f7a:	4628      	mov	r0, r5
   82f7c:	f643 31ed 	movw	r1, #15341	; 0x3bed
   82f80:	f2c0 0108 	movt	r1, #8
   82f84:	4788      	blx	r1
	return SCPI_RES_OK;
}
   82f86:	f04f 0001 	mov.w	r0, #1
   82f8a:	bd38      	pop	{r3, r4, r5, pc}

00082f8c <SCPI_GetModuleSN>:

scpi_result_t SCPI_GetModuleSN(scpi_t * context)
{
   82f8c:	b508      	push	{r3, lr}
	printf("0x0000");
   82f8e:	f641 23dc 	movw	r3, #6876	; 0x1adc
   82f92:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82f96:	f64b 62b4 	movw	r2, #48820	; 0xbeb4
   82f9a:	f2c0 0208 	movt	r2, #8
   82f9e:	6810      	ldr	r0, [r2, #0]
   82fa0:	6018      	str	r0, [r3, #0]
   82fa2:	8891      	ldrh	r1, [r2, #4]
   82fa4:	7992      	ldrb	r2, [r2, #6]
   82fa6:	8099      	strh	r1, [r3, #4]
   82fa8:	719a      	strb	r2, [r3, #6]
   82faa:	4618      	mov	r0, r3
   82fac:	f643 33ed 	movw	r3, #15341	; 0x3bed
   82fb0:	f2c0 0308 	movt	r3, #8
   82fb4:	4798      	blx	r3
	return SCPI_RES_OK;
}
   82fb6:	f04f 0001 	mov.w	r0, #1
   82fba:	bd08      	pop	{r3, pc}

00082fbc <SCPI_GetDissipatedPower>:

scpi_result_t SCPI_GetDissipatedPower(scpi_t * context)
{
   82fbc:	b508      	push	{r3, lr}
	printf("840mW");
   82fbe:	f641 23dc 	movw	r3, #6876	; 0x1adc
   82fc2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82fc6:	f64b 62bc 	movw	r2, #48828	; 0xbebc
   82fca:	f2c0 0208 	movt	r2, #8
   82fce:	6810      	ldr	r0, [r2, #0]
   82fd0:	6018      	str	r0, [r3, #0]
   82fd2:	8891      	ldrh	r1, [r2, #4]
   82fd4:	8099      	strh	r1, [r3, #4]
   82fd6:	4618      	mov	r0, r3
   82fd8:	f643 33ed 	movw	r3, #15341	; 0x3bed
   82fdc:	f2c0 0308 	movt	r3, #8
   82fe0:	4798      	blx	r3
	return SCPI_RES_OK;
}
   82fe2:	f04f 0001 	mov.w	r0, #1
   82fe6:	bd08      	pop	{r3, pc}

00082fe8 <SCPI_GetMaxCurrent>:

scpi_result_t SCPI_GetMaxCurrent(scpi_t * context)
{
   82fe8:	b508      	push	{r3, lr}
	printf("0mA");
   82fea:	f641 23dc 	movw	r3, #6876	; 0x1adc
   82fee:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82ff2:	f64b 62c4 	movw	r2, #48836	; 0xbec4
   82ff6:	f2c0 0208 	movt	r2, #8
   82ffa:	6810      	ldr	r0, [r2, #0]
   82ffc:	6018      	str	r0, [r3, #0]
   82ffe:	4618      	mov	r0, r3
   83000:	f643 31ed 	movw	r1, #15341	; 0x3bed
   83004:	f2c0 0108 	movt	r1, #8
   83008:	4788      	blx	r1
	return SCPI_RES_OK;
}
   8300a:	f04f 0001 	mov.w	r0, #1
   8300e:	bd08      	pop	{r3, pc}

00083010 <SCPI_GetNomCurrent>:

scpi_result_t SCPI_GetNomCurrent(scpi_t * context)
{
   83010:	b508      	push	{r3, lr}
	printf("0mA");
   83012:	f641 23dc 	movw	r3, #6876	; 0x1adc
   83016:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8301a:	f64b 62c4 	movw	r2, #48836	; 0xbec4
   8301e:	f2c0 0208 	movt	r2, #8
   83022:	6810      	ldr	r0, [r2, #0]
   83024:	6018      	str	r0, [r3, #0]
   83026:	4618      	mov	r0, r3
   83028:	f643 31ed 	movw	r1, #15341	; 0x3bed
   8302c:	f2c0 0108 	movt	r1, #8
   83030:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83032:	f04f 0001 	mov.w	r0, #1
   83036:	bd08      	pop	{r3, pc}

00083038 <SCPI_GetSDCardStatus>:

scpi_result_t SCPI_GetSDCardStatus(scpi_t * context)
{
   83038:	b508      	push	{r3, lr}
	printf("OK");
   8303a:	f641 20dc 	movw	r0, #6876	; 0x1adc
   8303e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   83042:	f64b 63c8 	movw	r3, #48840	; 0xbec8
   83046:	f2c0 0308 	movt	r3, #8
   8304a:	881a      	ldrh	r2, [r3, #0]
   8304c:	7899      	ldrb	r1, [r3, #2]
   8304e:	8002      	strh	r2, [r0, #0]
   83050:	7081      	strb	r1, [r0, #2]
   83052:	f643 33ed 	movw	r3, #15341	; 0x3bed
   83056:	f2c0 0308 	movt	r3, #8
   8305a:	4798      	blx	r3
	return SCPI_RES_OK;
}
   8305c:	f04f 0001 	mov.w	r0, #1
   83060:	bd08      	pop	{r3, pc}
   83062:	bf00      	nop

00083064 <SCPI_LedStatus>:

scpi_result_t SCPI_LedStatus(scpi_t * context)
{
   83064:	b508      	push	{r3, lr}
	printf("OK");
   83066:	f641 20dc 	movw	r0, #6876	; 0x1adc
   8306a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8306e:	f64b 63c8 	movw	r3, #48840	; 0xbec8
   83072:	f2c0 0308 	movt	r3, #8
   83076:	881a      	ldrh	r2, [r3, #0]
   83078:	7899      	ldrb	r1, [r3, #2]
   8307a:	8002      	strh	r2, [r0, #0]
   8307c:	7081      	strb	r1, [r0, #2]
   8307e:	f643 33ed 	movw	r3, #15341	; 0x3bed
   83082:	f2c0 0308 	movt	r3, #8
   83086:	4798      	blx	r3
	return SCPI_RES_OK;
}
   83088:	f04f 0001 	mov.w	r0, #1
   8308c:	bd08      	pop	{r3, pc}
   8308e:	bf00      	nop

00083090 <SCPI_ButtonStatus>:

scpi_result_t SCPI_ButtonStatus(scpi_t * context)
{
   83090:	b508      	push	{r3, lr}
	if(get_user_button_status() == RETURN_OK)
   83092:	f641 3389 	movw	r3, #7049	; 0x1b89
   83096:	f2c0 0308 	movt	r3, #8
   8309a:	4798      	blx	r3
   8309c:	2801      	cmp	r0, #1
   8309e:	d114      	bne.n	830ca <SCPI_ButtonStatus+0x3a>
	{
		printf("pushed");
   830a0:	f641 23dc 	movw	r3, #6876	; 0x1adc
   830a4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   830a8:	f64b 62cc 	movw	r2, #48844	; 0xbecc
   830ac:	f2c0 0208 	movt	r2, #8
   830b0:	6810      	ldr	r0, [r2, #0]
   830b2:	6018      	str	r0, [r3, #0]
   830b4:	8891      	ldrh	r1, [r2, #4]
   830b6:	7992      	ldrb	r2, [r2, #6]
   830b8:	8099      	strh	r1, [r3, #4]
   830ba:	719a      	strb	r2, [r3, #6]
   830bc:	4618      	mov	r0, r3
   830be:	f643 33ed 	movw	r3, #15341	; 0x3bed
   830c2:	f2c0 0308 	movt	r3, #8
   830c6:	4798      	blx	r3
   830c8:	e012      	b.n	830f0 <SCPI_ButtonStatus+0x60>
	} 
	else
	{
		printf("released");
   830ca:	f641 22dc 	movw	r2, #6876	; 0x1adc
   830ce:	f2c2 0207 	movt	r2, #8199	; 0x2007
   830d2:	f64b 63d4 	movw	r3, #48852	; 0xbed4
   830d6:	f2c0 0308 	movt	r3, #8
   830da:	cb03      	ldmia	r3!, {r0, r1}
   830dc:	6010      	str	r0, [r2, #0]
   830de:	6051      	str	r1, [r2, #4]
   830e0:	7818      	ldrb	r0, [r3, #0]
   830e2:	7210      	strb	r0, [r2, #8]
   830e4:	4610      	mov	r0, r2
   830e6:	f643 31ed 	movw	r1, #15341	; 0x3bed
   830ea:	f2c0 0108 	movt	r1, #8
   830ee:	4788      	blx	r1
	}
	return SCPI_RES_OK;
}
   830f0:	f04f 0001 	mov.w	r0, #1
   830f4:	bd08      	pop	{r3, pc}
   830f6:	bf00      	nop

000830f8 <SCPI_EEPROM_Read>:

scpi_result_t SCPI_EEPROM_Read(scpi_t * context)
{
	// TBD...
	return SCPI_RES_OK;
}
   830f8:	f04f 0001 	mov.w	r0, #1
   830fc:	4770      	bx	lr
   830fe:	bf00      	nop

00083100 <SCPI_EEPROM_Write>:

scpi_result_t SCPI_EEPROM_Write(scpi_t * context)
{
	// TBD...
	return SCPI_RES_OK;
}
   83100:	f04f 0001 	mov.w	r0, #1
   83104:	4770      	bx	lr
   83106:	bf00      	nop

00083108 <SCPI_SetPower>:

scpi_result_t SCPI_SetPower(scpi_t * context)
{
   83108:	b530      	push	{r4, r5, lr}
   8310a:	b083      	sub	sp, #12
	const char * param;
	size_t param_len;

	if(!SCPI_ParamString(context, &param, &param_len, true)) 
   8310c:	a901      	add	r1, sp, #4
   8310e:	466a      	mov	r2, sp
   83110:	f04f 0301 	mov.w	r3, #1
   83114:	f642 046d 	movw	r4, #10349	; 0x286d
   83118:	f2c0 0408 	movt	r4, #8
   8311c:	47a0      	blx	r4
   8311e:	2800      	cmp	r0, #0
   83120:	d039      	beq.n	83196 <SCPI_SetPower+0x8e>
		return SCPI_RES_ERR;
		
	if(param_len >= 2)
   83122:	9c00      	ldr	r4, [sp, #0]
   83124:	2c01      	cmp	r4, #1
   83126:	d939      	bls.n	8319c <SCPI_SetPower+0x94>
	{
		if(strncmp(param, "ON", 2) == 0)
   83128:	9d01      	ldr	r5, [sp, #4]
   8312a:	4628      	mov	r0, r5
   8312c:	f64b 61e0 	movw	r1, #48864	; 0xbee0
   83130:	f2c0 0108 	movt	r1, #8
   83134:	f04f 0202 	mov.w	r2, #2
   83138:	f249 4385 	movw	r3, #38021	; 0x9485
   8313c:	f2c0 0308 	movt	r3, #8
   83140:	4798      	blx	r3
   83142:	b960      	cbnz	r0, 8315e <SCPI_SetPower+0x56>
		{
			enable_12v();
   83144:	f641 339d 	movw	r3, #7069	; 0x1b9d
   83148:	f2c0 0308 	movt	r3, #8
   8314c:	4798      	blx	r3
			init_module_peripherals_ap();
   8314e:	f641 10d5 	movw	r0, #6613	; 0x19d5
   83152:	f2c0 0008 	movt	r0, #8
   83156:	4780      	blx	r0
			return SCPI_RES_OK;
   83158:	f04f 0001 	mov.w	r0, #1
   8315c:	e026      	b.n	831ac <SCPI_SetPower+0xa4>
		}
		else if((param_len > 2) && (strncmp(param, "OFF", 3) == 0))
   8315e:	2c02      	cmp	r4, #2
   83160:	d91f      	bls.n	831a2 <SCPI_SetPower+0x9a>
   83162:	4628      	mov	r0, r5
   83164:	f64b 61e4 	movw	r1, #48868	; 0xbee4
   83168:	f2c0 0108 	movt	r1, #8
   8316c:	f04f 0203 	mov.w	r2, #3
   83170:	f249 4385 	movw	r3, #38021	; 0x9485
   83174:	f2c0 0308 	movt	r3, #8
   83178:	4798      	blx	r3
   8317a:	b9a8      	cbnz	r0, 831a8 <SCPI_SetPower+0xa0>
		{
			deinit_module_peripherals();
   8317c:	f641 11d9 	movw	r1, #6617	; 0x19d9
   83180:	f2c0 0108 	movt	r1, #8
   83184:	4788      	blx	r1
			disable_12v();
   83186:	f641 32ad 	movw	r2, #7085	; 0x1bad
   8318a:	f2c0 0208 	movt	r2, #8
   8318e:	4790      	blx	r2
			return SCPI_RES_OK;
   83190:	f04f 0001 	mov.w	r0, #1
   83194:	e00a      	b.n	831ac <SCPI_SetPower+0xa4>
{
	const char * param;
	size_t param_len;

	if(!SCPI_ParamString(context, &param, &param_len, true)) 
		return SCPI_RES_ERR;
   83196:	f04f 00ff 	mov.w	r0, #255	; 0xff
   8319a:	e007      	b.n	831ac <SCPI_SetPower+0xa4>
			return SCPI_RES_ERR;
		}
	}
	else
	{
		return SCPI_RES_OK;
   8319c:	f04f 0001 	mov.w	r0, #1
   831a0:	e004      	b.n	831ac <SCPI_SetPower+0xa4>
			disable_12v();
			return SCPI_RES_OK;
		}
		else
		{
			return SCPI_RES_ERR;
   831a2:	f04f 00ff 	mov.w	r0, #255	; 0xff
   831a6:	e001      	b.n	831ac <SCPI_SetPower+0xa4>
   831a8:	f04f 00ff 	mov.w	r0, #255	; 0xff
	{
		return SCPI_RES_OK;
	}
	
	return SCPI_RES_OK;
}
   831ac:	b240      	sxtb	r0, r0
   831ae:	b003      	add	sp, #12
   831b0:	bd30      	pop	{r4, r5, pc}
   831b2:	bf00      	nop

000831b4 <SCPI_SetUserLed>:

scpi_result_t SCPI_SetUserLed(scpi_t * context)
{
   831b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   831b8:	b084      	sub	sp, #16
   831ba:	4604      	mov	r4, r0
	uint32_t param1, param2, param3;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param1, true)) {
   831bc:	a903      	add	r1, sp, #12
   831be:	f04f 0201 	mov.w	r2, #1
   831c2:	f642 03dd 	movw	r3, #10461	; 0x28dd
   831c6:	f2c0 0308 	movt	r3, #8
   831ca:	4798      	blx	r3
   831cc:	2800      	cmp	r0, #0
   831ce:	d046      	beq.n	8325e <SCPI_SetUserLed+0xaa>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param2, true)) {
   831d0:	4620      	mov	r0, r4
   831d2:	a902      	add	r1, sp, #8
   831d4:	f04f 0201 	mov.w	r2, #1
   831d8:	f642 03dd 	movw	r3, #10461	; 0x28dd
   831dc:	f2c0 0308 	movt	r3, #8
   831e0:	4798      	blx	r3
   831e2:	2800      	cmp	r0, #0
   831e4:	d03e      	beq.n	83264 <SCPI_SetUserLed+0xb0>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param3, true)) {
   831e6:	4620      	mov	r0, r4
   831e8:	a901      	add	r1, sp, #4
   831ea:	f04f 0201 	mov.w	r2, #1
   831ee:	f642 03dd 	movw	r3, #10461	; 0x28dd
   831f2:	f2c0 0308 	movt	r3, #8
   831f6:	4798      	blx	r3
   831f8:	2800      	cmp	r0, #0
   831fa:	d036      	beq.n	8326a <SCPI_SetUserLed+0xb6>
		// do something, if parameter not present
		return SCPI_RES_ERR;
	}

	set_user_led_colour((uint16_t)round(param1), (uint16_t)round(param2), (uint16_t)round(param3));
   831fc:	f249 09e5 	movw	r9, #37093	; 0x90e5
   83200:	f2c0 0908 	movt	r9, #8
   83204:	9803      	ldr	r0, [sp, #12]
   83206:	47c8      	blx	r9
   83208:	f648 58cd 	movw	r8, #36301	; 0x8dcd
   8320c:	f2c0 0808 	movt	r8, #8
   83210:	47c0      	blx	r8
   83212:	4606      	mov	r6, r0
   83214:	460f      	mov	r7, r1
   83216:	9802      	ldr	r0, [sp, #8]
   83218:	47c8      	blx	r9
   8321a:	47c0      	blx	r8
   8321c:	4604      	mov	r4, r0
   8321e:	460d      	mov	r5, r1
   83220:	9801      	ldr	r0, [sp, #4]
   83222:	47c8      	blx	r9
   83224:	47c0      	blx	r8
   83226:	4680      	mov	r8, r0
   83228:	4689      	mov	r9, r1
   8322a:	f249 1ad1 	movw	sl, #37329	; 0x91d1
   8322e:	f2c0 0a08 	movt	sl, #8
   83232:	4630      	mov	r0, r6
   83234:	4639      	mov	r1, r7
   83236:	47d0      	blx	sl
   83238:	b286      	uxth	r6, r0
   8323a:	4620      	mov	r0, r4
   8323c:	4629      	mov	r1, r5
   8323e:	47d0      	blx	sl
   83240:	b284      	uxth	r4, r0
   83242:	4640      	mov	r0, r8
   83244:	4649      	mov	r1, r9
   83246:	47d0      	blx	sl
   83248:	b282      	uxth	r2, r0
   8324a:	4630      	mov	r0, r6
   8324c:	4621      	mov	r1, r4
   8324e:	f641 3345 	movw	r3, #6981	; 0x1b45
   83252:	f2c0 0308 	movt	r3, #8
   83256:	4798      	blx	r3
	return SCPI_RES_OK;
   83258:	f04f 0001 	mov.w	r0, #1
   8325c:	e007      	b.n	8326e <SCPI_SetUserLed+0xba>
	uint32_t param1, param2, param3;
	
	// read first parameter if present
	if (!SCPI_ParamInt(context, &param1, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   8325e:	f04f 00ff 	mov.w	r0, #255	; 0xff
   83262:	e004      	b.n	8326e <SCPI_SetUserLed+0xba>
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param2, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   83264:	f04f 00ff 	mov.w	r0, #255	; 0xff
   83268:	e001      	b.n	8326e <SCPI_SetUserLed+0xba>
	}

	// read second paraeter if present
	if (!SCPI_ParamInt(context, &param3, true)) {
		// do something, if parameter not present
		return SCPI_RES_ERR;
   8326a:	f04f 00ff 	mov.w	r0, #255	; 0xff
	}

	set_user_led_colour((uint16_t)round(param1), (uint16_t)round(param2), (uint16_t)round(param3));
	return SCPI_RES_OK;
   8326e:	b240      	sxtb	r0, r0
   83270:	b004      	add	sp, #16
   83272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83276:	bf00      	nop

00083278 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
   83278:	b510      	push	{r4, lr}
   8327a:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
   8327c:	f240 4395 	movw	r3, #1173	; 0x495
   83280:	f2c0 0308 	movt	r3, #8
   83284:	4798      	blx	r3
   83286:	2801      	cmp	r0, #1
   83288:	d003      	beq.n	83292 <sd_mmc_test_unit_ready+0x1a>
   8328a:	b128      	cbz	r0, 83298 <sd_mmc_test_unit_ready+0x20>
   8328c:	2802      	cmp	r0, #2
   8328e:	d120      	bne.n	832d2 <sd_mmc_test_unit_ready+0x5a>
   83290:	e015      	b.n	832be <sd_mmc_test_unit_ready+0x46>
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;
   83292:	f04f 0003 	mov.w	r0, #3
   83296:	bd10      	pop	{r4, pc}
Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
   83298:	f640 4140 	movw	r1, #3136	; 0xc40
   8329c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   832a0:	5d0b      	ldrb	r3, [r1, r4]
   832a2:	b9cb      	cbnz	r3, 832d8 <sd_mmc_test_unit_ready+0x60>
			return CTRL_NO_PRESENT;
		}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
   832a4:	4620      	mov	r0, r4
   832a6:	f241 022d 	movw	r2, #4141	; 0x102d
   832aa:	f2c0 0208 	movt	r2, #8
   832ae:	4790      	blx	r2
   832b0:	f000 0003 	and.w	r0, r0, #3
			return CTRL_GOOD;
   832b4:	2800      	cmp	r0, #0
   832b6:	bf0c      	ite	eq
   832b8:	2002      	moveq	r0, #2
   832ba:	2000      	movne	r0, #0
   832bc:	bd10      	pop	{r4, pc}

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;

	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
   832be:	f640 4040 	movw	r0, #3136	; 0xc40
   832c2:	f2c2 0007 	movt	r0, #8199	; 0x2007
   832c6:	f04f 0200 	mov.w	r2, #0
   832ca:	5502      	strb	r2, [r0, r4]
		return CTRL_NO_PRESENT;
   832cc:	f04f 0002 	mov.w	r0, #2
   832d0:	bd10      	pop	{r4, pc}

	default:
		return CTRL_FAIL;
   832d2:	f04f 0001 	mov.w	r0, #1
   832d6:	bd10      	pop	{r4, pc}
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
			return CTRL_NO_PRESENT;
   832d8:	f04f 0002 	mov.w	r0, #2
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
	}
}
   832dc:	bd10      	pop	{r4, pc}
   832de:	bf00      	nop

000832e0 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
   832e0:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
   832e2:	f04f 0000 	mov.w	r0, #0
   832e6:	f243 2379 	movw	r3, #12921	; 0x3279
   832ea:	f2c0 0308 	movt	r3, #8
   832ee:	4798      	blx	r3
}
   832f0:	bd08      	pop	{r3, pc}
   832f2:	bf00      	nop

000832f4 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
   832f4:	b538      	push	{r3, r4, r5, lr}
   832f6:	4604      	mov	r4, r0
   832f8:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
   832fa:	f241 0359 	movw	r3, #4185	; 0x1059
   832fe:	f2c0 0308 	movt	r3, #8
   83302:	4798      	blx	r3
   83304:	ea4f 0040 	mov.w	r0, r0, lsl #1
   83308:	f100 31ff 	add.w	r1, r0, #4294967295
   8330c:	6029      	str	r1, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
   8330e:	4620      	mov	r0, r4
   83310:	f243 2279 	movw	r2, #12921	; 0x3279
   83314:	f2c0 0208 	movt	r2, #8
   83318:	4790      	blx	r2
}
   8331a:	bd38      	pop	{r3, r4, r5, pc}

0008331c <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
   8331c:	b508      	push	{r3, lr}
   8331e:	4601      	mov	r1, r0
	return sd_mmc_read_capacity(0, nb_sector);
   83320:	f04f 0000 	mov.w	r0, #0
   83324:	f243 23f5 	movw	r3, #13045	; 0x32f5
   83328:	f2c0 0308 	movt	r3, #8
   8332c:	4798      	blx	r3
}
   8332e:	bd08      	pop	{r3, pc}

00083330 <sd_mmc_wr_protect>:
{
	return sd_mmc_unload(1, unload);
}

bool sd_mmc_wr_protect(uint8_t slot)
{
   83330:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
   83332:	f241 0385 	movw	r3, #4229	; 0x1085
   83336:	f2c0 0308 	movt	r3, #8
   8333a:	4798      	blx	r3
}
   8333c:	bd08      	pop	{r3, pc}
   8333e:	bf00      	nop

00083340 <sd_mmc_wr_protect_0>:

bool sd_mmc_wr_protect_0(void)
{
   83340:	b508      	push	{r3, lr}
	return sd_mmc_wr_protect(0);
   83342:	f04f 0000 	mov.w	r0, #0
   83346:	f243 3331 	movw	r3, #13105	; 0x3331
   8334a:	f2c0 0308 	movt	r3, #8
   8334e:	4798      	blx	r3
}
   83350:	bd08      	pop	{r3, pc}
   83352:	bf00      	nop

00083354 <sd_mmc_removal>:

bool sd_mmc_removal(uint8_t slot)
{
	UNUSED(slot);
	return true;
}
   83354:	f04f 0001 	mov.w	r0, #1
   83358:	4770      	bx	lr
   8335a:	bf00      	nop

0008335c <sd_mmc_removal_0>:

bool sd_mmc_removal_0(void)
{
   8335c:	b508      	push	{r3, lr}
	return sd_mmc_removal(0);
   8335e:	f04f 0000 	mov.w	r0, #0
   83362:	f243 3355 	movw	r3, #13141	; 0x3355
   83366:	f2c0 0308 	movt	r3, #8
   8336a:	4798      	blx	r3
}
   8336c:	bd08      	pop	{r3, pc}
   8336e:	bf00      	nop

00083370 <sd_mmc_usb_read_10>:

COMPILER_WORD_ALIGNED
uint8_t sector_buf_1[SD_MMC_BLOCK_SIZE];

Ctrl_status sd_mmc_usb_read_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
   83370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83374:	4614      	mov	r4, r2
	bool b_first_step = true;
	uint16_t nb_step;

	switch (sd_mmc_init_read_blocks(slot, addr, nb_sector)) {
   83376:	f241 038d 	movw	r3, #4237	; 0x108d
   8337a:	f2c0 0308 	movt	r3, #8
   8337e:	4798      	blx	r3
   83380:	4601      	mov	r1, r0
   83382:	b370      	cbz	r0, 833e2 <sd_mmc_usb_read_10+0x72>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
   83384:	2802      	cmp	r0, #2
   83386:	bf0c      	ite	eq
   83388:	2002      	moveq	r0, #2
   8338a:	2001      	movne	r0, #1
   8338c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (nb_step) { // Skip last step
   83390:	b144      	cbz	r4, 833a4 <sd_mmc_usb_read_10+0x34>
			// MCI -> RAM
			if (SD_MMC_OK != sd_mmc_start_read_blocks(((nb_step % 2) == 0) ?
   83392:	f014 0f01 	tst.w	r4, #1
   83396:	bf0c      	ite	eq
   83398:	4638      	moveq	r0, r7
   8339a:	4640      	movne	r0, r8
   8339c:	f04f 0101 	mov.w	r1, #1
   833a0:	47b0      	blx	r6
   833a2:	bba0      	cbnz	r0, 8340e <sd_mmc_usb_read_10+0x9e>
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
			}
		}
		if (!b_first_step) { // Skip first step
   833a4:	b985      	cbnz	r5, 833c8 <sd_mmc_usb_read_10+0x58>
			// RAM -> USB
			if (!udi_msc_trans_block(true,
   833a6:	f014 0f01 	tst.w	r4, #1
   833aa:	bf0c      	ite	eq
   833ac:	4641      	moveq	r1, r8
   833ae:	4639      	movne	r1, r7
   833b0:	f04f 0001 	mov.w	r0, #1
   833b4:	f44f 7200 	mov.w	r2, #512	; 0x200
   833b8:	f04f 0300 	mov.w	r3, #0
   833bc:	f645 056d 	movw	r5, #22637	; 0x586d
   833c0:	f2c0 0508 	movt	r5, #8
   833c4:	47a8      	blx	r5
   833c6:	b330      	cbz	r0, 83416 <sd_mmc_usb_read_10+0xa6>
				return CTRL_FAIL;
			}
		} else {
			b_first_step = false;
		}
		if (nb_step) { // Skip last step
   833c8:	b12c      	cbz	r4, 833d6 <sd_mmc_usb_read_10+0x66>
			if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks()) {
   833ca:	f241 2015 	movw	r0, #4629	; 0x1215
   833ce:	f2c0 0008 	movt	r0, #8
   833d2:	4780      	blx	r0
   833d4:	bb18      	cbnz	r0, 8341e <sd_mmc_usb_read_10+0xae>
   833d6:	f104 34ff 	add.w	r4, r4, #4294967295
   833da:	b2a4      	uxth	r4, r4
   833dc:	f04f 0500 	mov.w	r5, #0
   833e0:	e00d      	b.n	833fe <sd_mmc_usb_read_10+0x8e>
COMPILER_WORD_ALIGNED
uint8_t sector_buf_1[SD_MMC_BLOCK_SIZE];

Ctrl_status sd_mmc_usb_read_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
	bool b_first_step = true;
   833e2:	f04f 0501 	mov.w	r5, #1
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (nb_step) { // Skip last step
			// MCI -> RAM
			if (SD_MMC_OK != sd_mmc_start_read_blocks(((nb_step % 2) == 0) ?
   833e6:	f241 16dd 	movw	r6, #4573	; 0x11dd
   833ea:	f2c0 0608 	movt	r6, #8
   833ee:	f241 68dc 	movw	r8, #5852	; 0x16dc
   833f2:	f2c2 0807 	movt	r8, #8199	; 0x2007
   833f6:	f641 07dc 	movw	r7, #6364	; 0x18dc
   833fa:	f2c2 0707 	movt	r7, #8199	; 0x2007
	default:
		return CTRL_FAIL;
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
   833fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
   83402:	4294      	cmp	r4, r2
   83404:	d1c4      	bne.n	83390 <sd_mmc_usb_read_10+0x20>
				return CTRL_FAIL;
			}
		}
		b_first_step = false;
	}
	return CTRL_GOOD;
   83406:	f04f 0000 	mov.w	r0, #0
   8340a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	while (nb_step--) {
		if (nb_step) { // Skip last step
			// MCI -> RAM
			if (SD_MMC_OK != sd_mmc_start_read_blocks(((nb_step % 2) == 0) ?
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
   8340e:	f04f 0001 	mov.w	r0, #1
   83412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (!udi_msc_trans_block(true,
					((nb_step % 2) == 0) ?
					sector_buf_1 : sector_buf_0,
					SD_MMC_BLOCK_SIZE,
					NULL)) {
				return CTRL_FAIL;
   83416:	f04f 0001 	mov.w	r0, #1
   8341a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else {
			b_first_step = false;
		}
		if (nb_step) { // Skip last step
			if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks()) {
				return CTRL_FAIL;
   8341e:	f04f 0001 	mov.w	r0, #1
			}
		}
		b_first_step = false;
	}
	return CTRL_GOOD;
}
   83422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83426:	bf00      	nop

00083428 <sd_mmc_usb_read_10_0>:

Ctrl_status sd_mmc_usb_read_10_0(uint32_t addr, uint16_t nb_sector)
{
   83428:	b508      	push	{r3, lr}
   8342a:	4603      	mov	r3, r0
   8342c:	460a      	mov	r2, r1
	return sd_mmc_usb_read_10(0, addr, nb_sector);
   8342e:	f04f 0000 	mov.w	r0, #0
   83432:	4619      	mov	r1, r3
   83434:	f243 3371 	movw	r3, #13169	; 0x3371
   83438:	f2c0 0308 	movt	r3, #8
   8343c:	4798      	blx	r3
}
   8343e:	bd08      	pop	{r3, pc}

00083440 <sd_mmc_usb_write_10>:
{
	return sd_mmc_usb_read_10(1, addr, nb_sector);
}

Ctrl_status sd_mmc_usb_write_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
   83440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83444:	4614      	mov	r4, r2
	bool b_first_step = true;
	uint16_t nb_step;

	switch (sd_mmc_init_write_blocks(slot, addr, nb_sector)) {
   83446:	f241 2395 	movw	r3, #4757	; 0x1295
   8344a:	f2c0 0308 	movt	r3, #8
   8344e:	4798      	blx	r3
   83450:	4601      	mov	r1, r0
   83452:	b368      	cbz	r0, 834b0 <sd_mmc_usb_write_10+0x70>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
   83454:	2802      	cmp	r0, #2
   83456:	bf0c      	ite	eq
   83458:	2002      	moveq	r0, #2
   8345a:	2001      	movne	r0, #1
   8345c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (!b_first_step) { // Skip first step
   83460:	b945      	cbnz	r5, 83474 <sd_mmc_usb_write_10+0x34>
			// RAM -> MCI
			if (SD_MMC_OK != sd_mmc_start_write_blocks(((nb_step % 2) == 0) ?
   83462:	f014 0f01 	tst.w	r4, #1
   83466:	bf0c      	ite	eq
   83468:	4638      	moveq	r0, r7
   8346a:	4640      	movne	r0, r8
   8346c:	f04f 0101 	mov.w	r1, #1
   83470:	47b0      	blx	r6
   83472:	bb98      	cbnz	r0, 834dc <sd_mmc_usb_write_10+0x9c>
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
			}
		}
		if (nb_step) { // Skip last step
   83474:	b17c      	cbz	r4, 83496 <sd_mmc_usb_write_10+0x56>
			// USB -> RAM
			if (!udi_msc_trans_block(false,
   83476:	f014 0f01 	tst.w	r4, #1
   8347a:	bf0c      	ite	eq
   8347c:	4641      	moveq	r1, r8
   8347e:	4639      	movne	r1, r7
   83480:	f04f 0000 	mov.w	r0, #0
   83484:	f44f 7200 	mov.w	r2, #512	; 0x200
   83488:	4603      	mov	r3, r0
   8348a:	f645 0c6d 	movw	ip, #22637	; 0x586d
   8348e:	f2c0 0c08 	movt	ip, #8
   83492:	47e0      	blx	ip
   83494:	b330      	cbz	r0, 834e4 <sd_mmc_usb_write_10+0xa4>
					SD_MMC_BLOCK_SIZE,
					NULL)) {
				return CTRL_FAIL;
			}
		}
		if (!b_first_step) { // Skip first step
   83496:	b92d      	cbnz	r5, 834a4 <sd_mmc_usb_write_10+0x64>
			if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks()) {
   83498:	f241 30a1 	movw	r0, #5025	; 0x13a1
   8349c:	f2c0 0008 	movt	r0, #8
   834a0:	4780      	blx	r0
   834a2:	bb18      	cbnz	r0, 834ec <sd_mmc_usb_write_10+0xac>
   834a4:	f104 34ff 	add.w	r4, r4, #4294967295
   834a8:	b2a4      	uxth	r4, r4
   834aa:	f04f 0500 	mov.w	r5, #0
   834ae:	e00d      	b.n	834cc <sd_mmc_usb_write_10+0x8c>
	return sd_mmc_usb_read_10(1, addr, nb_sector);
}

Ctrl_status sd_mmc_usb_write_10(uint8_t slot, uint32_t addr, uint16_t nb_sector)
{
	bool b_first_step = true;
   834b0:	f04f 0501 	mov.w	r5, #1
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
		if (!b_first_step) { // Skip first step
			// RAM -> MCI
			if (SD_MMC_OK != sd_mmc_start_write_blocks(((nb_step % 2) == 0) ?
   834b4:	f241 3669 	movw	r6, #4969	; 0x1369
   834b8:	f2c0 0608 	movt	r6, #8
   834bc:	f241 68dc 	movw	r8, #5852	; 0x16dc
   834c0:	f2c2 0807 	movt	r8, #8199	; 0x2007
   834c4:	f641 07dc 	movw	r7, #6364	; 0x18dc
   834c8:	f2c2 0707 	movt	r7, #8199	; 0x2007
	default:
		return CTRL_FAIL;
	}
	// Pipeline the 2 transfer in order to speed-up the performances
	nb_step = nb_sector + 1;
	while (nb_step--) {
   834cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
   834d0:	4294      	cmp	r4, r2
   834d2:	d1c5      	bne.n	83460 <sd_mmc_usb_write_10+0x20>
			}
		} else {
			b_first_step = false;
		}
	}
	return CTRL_GOOD;
   834d4:	f04f 0000 	mov.w	r0, #0
   834d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	while (nb_step--) {
		if (!b_first_step) { // Skip first step
			// RAM -> MCI
			if (SD_MMC_OK != sd_mmc_start_write_blocks(((nb_step % 2) == 0) ?
					sector_buf_0 : sector_buf_1, 1)) {
				return CTRL_FAIL;
   834dc:	f04f 0001 	mov.w	r0, #1
   834e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (!udi_msc_trans_block(false,
					((nb_step % 2) == 0) ?
					sector_buf_1 : sector_buf_0,
					SD_MMC_BLOCK_SIZE,
					NULL)) {
				return CTRL_FAIL;
   834e4:	f04f 0001 	mov.w	r0, #1
   834e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
		}
		if (!b_first_step) { // Skip first step
			if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks()) {
				return CTRL_FAIL;
   834ec:	f04f 0001 	mov.w	r0, #1
		} else {
			b_first_step = false;
		}
	}
	return CTRL_GOOD;
}
   834f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000834f4 <sd_mmc_usb_write_10_0>:

Ctrl_status sd_mmc_usb_write_10_0(uint32_t addr, uint16_t nb_sector)
{
   834f4:	b508      	push	{r3, lr}
   834f6:	4603      	mov	r3, r0
   834f8:	460a      	mov	r2, r1
	return sd_mmc_usb_write_10(0, addr, nb_sector);
   834fa:	f04f 0000 	mov.w	r0, #0
   834fe:	4619      	mov	r1, r3
   83500:	f243 4341 	movw	r3, #13377	; 0x3441
   83504:	f2c0 0308 	movt	r3, #8
   83508:	4798      	blx	r3
}
   8350a:	bd08      	pop	{r3, pc}

0008350c <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
   8350c:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
   8350e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83512:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
   83514:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
   83516:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
   83518:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
   8351a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
   8351c:	f04f 0680 	mov.w	r6, #128	; 0x80
   83520:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
   83522:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
   83524:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
   83526:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
   83528:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
   8352a:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
   8352c:	f04f 0000 	mov.w	r0, #0
   83530:	6518      	str	r0, [r3, #80]	; 0x50
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
   83532:	f04f 0105 	mov.w	r1, #5
   83536:	6019      	str	r1, [r3, #0]
}
   83538:	bc70      	pop	{r4, r5, r6}
   8353a:	4770      	bx	lr

0008353c <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
   8353c:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
   8353e:	f001 033f 	and.w	r3, r1, #63	; 0x3f
   83542:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
   83544:	f411 7f80 	tst.w	r1, #256	; 0x100
   83548:	d00c      	beq.n	83564 <hsmci_send_cmd_execute+0x28>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
   8354a:	f411 6f00 	tst.w	r1, #2048	; 0x800
   8354e:	d002      	beq.n	83556 <hsmci_send_cmd_execute+0x1a>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
   83550:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
   83554:	e006      	b.n	83564 <hsmci_send_cmd_execute+0x28>
		} else if (cmd & SDMMC_RESP_BUSY) {
   83556:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
   8355a:	bf14      	ite	ne
   8355c:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
   83560:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
   83564:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
   83568:	bf18      	it	ne
   8356a:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
   8356e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83572:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
   83574:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
   83576:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
   83578:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
   8357c:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
   8357e:	b152      	cbz	r2, 83596 <hsmci_send_cmd_execute+0x5a>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
   83580:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
   83584:	d012      	beq.n	835ac <hsmci_send_cmd_execute+0x70>
					| HSMCI_SR_RENDE | HSMCI_SR_RCRCE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
   83586:	f243 520d 	movw	r2, #13581	; 0x350d
   8358a:	f2c0 0208 	movt	r2, #8
   8358e:	4790      	blx	r2
				return false;
   83590:	f04f 0000 	mov.w	r0, #0
   83594:	bd08      	pop	{r3, pc}
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
   83596:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
   8359a:	d007      	beq.n	835ac <hsmci_send_cmd_execute+0x70>
					| HSMCI_SR_RENDE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
   8359c:	f243 510d 	movw	r1, #13581	; 0x350d
   835a0:	f2c0 0108 	movt	r1, #8
   835a4:	4788      	blx	r1
				return false;
   835a6:	f04f 0000 	mov.w	r0, #0
   835aa:	bd08      	pop	{r3, pc}
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
   835ac:	f013 0f01 	tst.w	r3, #1
   835b0:	d0e4      	beq.n	8357c <hsmci_send_cmd_execute+0x40>

	if (cmd & SDMMC_RESP_BUSY) {
   835b2:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   835b6:	d119      	bne.n	835ec <hsmci_send_cmd_execute+0xb0>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
   835b8:	f04f 0001 	mov.w	r0, #1
   835bc:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 1000000;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
   835be:	6c08      	ldr	r0, [r1, #64]	; 0x40
   835c0:	f103 33ff 	add.w	r3, r3, #4294967295
		if (busy_wait-- == 0) {
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
			return false;
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
   835c4:	f000 0230 	and.w	r2, r0, #48	; 0x30
   835c8:	2a20      	cmp	r2, #32
   835ca:	d119      	bne.n	83600 <hsmci_send_cmd_execute+0xc4>
   835cc:	e00b      	b.n	835e6 <hsmci_send_cmd_execute+0xaa>

	do {
		sr = HSMCI->HSMCI_SR;
		if (busy_wait-- == 0) {
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
   835ce:	f243 510d 	movw	r1, #13581	; 0x350d
   835d2:	f2c0 0108 	movt	r1, #8
   835d6:	4788      	blx	r1
			return false;
   835d8:	f04f 0000 	mov.w	r0, #0
   835dc:	bd08      	pop	{r3, pc}
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
   835de:	f000 0230 	and.w	r2, r0, #48	; 0x30
   835e2:	2a20      	cmp	r2, #32
   835e4:	d1eb      	bne.n	835be <hsmci_send_cmd_execute+0x82>
	return true;
   835e6:	f04f 0001 	mov.w	r0, #1
   835ea:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 1000000;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
   835ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   835f0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   835f2:	f244 2340 	movw	r3, #16960	; 0x4240
   835f6:	f2c0 030f 	movt	r3, #15
   835fa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   835fe:	e7ee      	b.n	835de <hsmci_send_cmd_execute+0xa2>
   83600:	6c08      	ldr	r0, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
   83602:	3b01      	subs	r3, #1
   83604:	d1eb      	bne.n	835de <hsmci_send_cmd_execute+0xa2>
   83606:	e7e2      	b.n	835ce <hsmci_send_cmd_execute+0x92>

00083608 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
   83608:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
   8360a:	f04f 0015 	mov.w	r0, #21
   8360e:	f646 0425 	movw	r4, #26661	; 0x6825
   83612:	f2c0 0408 	movt	r4, #8
   83616:	47a0      	blx	r4
#ifdef HSMCI_SR_DMADONE
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_DMAC);
   83618:	f04f 0027 	mov.w	r0, #39	; 0x27
   8361c:	47a0      	blx	r4
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
   8361e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83622:	f04f 0272 	mov.w	r2, #114	; 0x72
   83626:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
   83628:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
   8362a:	f04f 0011 	mov.w	r0, #17
   8362e:	6558      	str	r0, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
   83630:	f44f 61e0 	mov.w	r1, #1792	; 0x700
   83634:	6059      	str	r1, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
   83636:	f04f 0205 	mov.w	r2, #5
   8363a:	601a      	str	r2, [r3, #0]
   8363c:	bd10      	pop	{r4, pc}
   8363e:	bf00      	nop

00083640 <hsmci_get_bus_width>:
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
   83640:	2800      	cmp	r0, #0
   83642:	bf0c      	ite	eq
   83644:	2004      	moveq	r0, #4
   83646:	2000      	movne	r0, #0
   83648:	4770      	bx	lr
   8364a:	bf00      	nop

0008364c <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
   8364c:	f04f 0001 	mov.w	r0, #1
   83650:	4770      	bx	lr
   83652:	bf00      	nop

00083654 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
   83654:	b133      	cbz	r3, 83664 <hsmci_select_device+0x10>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
   83656:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8365a:	6d58      	ldr	r0, [r3, #84]	; 0x54
   8365c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   83660:	6558      	str	r0, [r3, #84]	; 0x54
   83662:	e005      	b.n	83670 <hsmci_select_device+0x1c>
	} else {
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
   83664:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83668:	6d58      	ldr	r0, [r3, #84]	; 0x54
   8366a:	f420 7080 	bic.w	r0, r0, #256	; 0x100
   8366e:	6558      	str	r0, [r3, #84]	; 0x54
{
	uint32_t clkdiv;
	uint32_t rest;

	// Speed = MCK clock / (2 * (CLKDIV + 1))
	if (speed > 0) {
   83670:	b181      	cbz	r1, 83694 <hsmci_select_device+0x40>
		clkdiv = mck / (2 * speed);
   83672:	ea4f 0141 	mov.w	r1, r1, lsl #1
   83676:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
   8367a:	f2c0 5301 	movt	r3, #1281	; 0x501
   8367e:	fbb3 f0f1 	udiv	r0, r3, r1
		rest = mck % (2 * speed);
   83682:	fb01 3110 	mls	r1, r1, r0, r3
		if (rest > 0) {
   83686:	b109      	cbz	r1, 8368c <hsmci_select_device+0x38>
			// Ensure that the card speed not be higher than expected.
			clkdiv++;
   83688:	f100 0001 	add.w	r0, r0, #1
		}
		if (clkdiv > 0) {
   8368c:	b120      	cbz	r0, 83698 <hsmci_select_device+0x44>
			clkdiv -= 1;
   8368e:	f100 30ff 	add.w	r0, r0, #4294967295
   83692:	e001      	b.n	83698 <hsmci_select_device+0x44>
		}
	} else {
		clkdiv = 0;
   83694:	f04f 0000 	mov.w	r0, #0
	}
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
   83698:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8369c:	6859      	ldr	r1, [r3, #4]
   8369e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
   836a2:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
   836a4:	6859      	ldr	r1, [r3, #4]
   836a6:	b2c0      	uxtb	r0, r0
   836a8:	4308      	orrs	r0, r1
   836aa:	6058      	str	r0, [r3, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
   836ac:	2a04      	cmp	r2, #4
   836ae:	d004      	beq.n	836ba <hsmci_select_device+0x66>
}

void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
   836b0:	2a08      	cmp	r2, #8
   836b2:	bf0c      	ite	eq
   836b4:	22c0      	moveq	r2, #192	; 0xc0
   836b6:	2200      	movne	r2, #0
   836b8:	e001      	b.n	836be <hsmci_select_device+0x6a>
	case 1:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
		break;

	case 4:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
   836ba:	f04f 0280 	mov.w	r2, #128	; 0x80
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
   836be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   836c2:	60da      	str	r2, [r3, #12]
   836c4:	4770      	bx	lr
   836c6:	bf00      	nop

000836c8 <hsmci_deselect_device>:
}

void hsmci_deselect_device(uint8_t slot)
{
   836c8:	4770      	bx	lr
   836ca:	bf00      	nop

000836cc <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
   836cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   836d0:	685a      	ldr	r2, [r3, #4]
   836d2:	f422 5060 	bic.w	r0, r2, #14336	; 0x3800
   836d6:	6058      	str	r0, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
   836d8:	f04f 0100 	mov.w	r1, #0
   836dc:	6119      	str	r1, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
   836de:	f44f 6210 	mov.w	r2, #2304	; 0x900
   836e2:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
   836e4:	4618      	mov	r0, r3
   836e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   836e8:	f013 0f01 	tst.w	r3, #1
   836ec:	d0fb      	beq.n	836e6 <hsmci_send_clock+0x1a>
}
   836ee:	4770      	bx	lr

000836f0 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
   836f0:	b510      	push	{r4, lr}
   836f2:	4604      	mov	r4, r0
   836f4:	460a      	mov	r2, r1
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
   836f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   836fa:	6859      	ldr	r1, [r3, #4]
   836fc:	f421 5060 	bic.w	r0, r1, #14336	; 0x3800
   83700:	6058      	str	r0, [r3, #4]
#ifdef HSMCI_SR_DMADONE
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
   83702:	f04f 0000 	mov.w	r0, #0
   83706:	6518      	str	r0, [r3, #80]	; 0x50
#endif
#ifdef HSMCI_MR_PDCMODE
	// Disable PDC for HSMCI
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
	HSMCI->HSMCI_BLKR = 0;
   83708:	6198      	str	r0, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
   8370a:	4621      	mov	r1, r4
   8370c:	f243 533d 	movw	r3, #13629	; 0x353d
   83710:	f2c0 0308 	movt	r3, #8
   83714:	4798      	blx	r3
}
   83716:	bd10      	pop	{r4, pc}

00083718 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
   83718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8371c:	6a18      	ldr	r0, [r3, #32]
}
   8371e:	4770      	bx	lr

00083720 <hsmci_get_response_128>:
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   83720:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83724:	6a1a      	ldr	r2, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   83726:	ea4f 6112 	mov.w	r1, r2, lsr #24
   8372a:	7001      	strb	r1, [r0, #0]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   8372c:	ea4f 4112 	mov.w	r1, r2, lsr #16
   83730:	7041      	strb	r1, [r0, #1]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   83732:	ea4f 2112 	mov.w	r1, r2, lsr #8
   83736:	7081      	strb	r1, [r0, #2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   83738:	70c2      	strb	r2, [r0, #3]
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   8373a:	6a1a      	ldr	r2, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   8373c:	ea4f 6112 	mov.w	r1, r2, lsr #24
   83740:	7101      	strb	r1, [r0, #4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   83742:	ea4f 4112 	mov.w	r1, r2, lsr #16
   83746:	7141      	strb	r1, [r0, #5]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   83748:	ea4f 2112 	mov.w	r1, r2, lsr #8
   8374c:	7181      	strb	r1, [r0, #6]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   8374e:	71c2      	strb	r2, [r0, #7]
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   83750:	6a1a      	ldr	r2, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   83752:	ea4f 6112 	mov.w	r1, r2, lsr #24
   83756:	7201      	strb	r1, [r0, #8]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   83758:	ea4f 4112 	mov.w	r1, r2, lsr #16
   8375c:	7241      	strb	r1, [r0, #9]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   8375e:	ea4f 2112 	mov.w	r1, r2, lsr #8
   83762:	7281      	strb	r1, [r0, #10]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   83764:	72c2      	strb	r2, [r0, #11]
void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
   83766:	6a1b      	ldr	r3, [r3, #32]
		*response = (response_32 >> 24) & 0xFF;
   83768:	ea4f 6213 	mov.w	r2, r3, lsr #24
   8376c:	7302      	strb	r2, [r0, #12]
		response++;
		*response = (response_32 >> 16) & 0xFF;
   8376e:	ea4f 4113 	mov.w	r1, r3, lsr #16
   83772:	7341      	strb	r1, [r0, #13]
		response++;
		*response = (response_32 >>  8) & 0xFF;
   83774:	ea4f 2213 	mov.w	r2, r3, lsr #8
   83778:	7382      	strb	r2, [r0, #14]
		response++;
		*response = (response_32 >>  0) & 0xFF;
   8377a:	73c3      	strb	r3, [r0, #15]
   8377c:	4770      	bx	lr
   8377e:	bf00      	nop

00083780 <hsmci_adtc_start>:
		response++;
	}
}

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
   83780:	b570      	push	{r4, r5, r6, lr}
   83782:	4604      	mov	r4, r0
   83784:	460d      	mov	r5, r1
	uint32_t cmdr;

#ifdef HSMCI_SR_DMADONE
	if (access_block) {
   83786:	f89d 1010 	ldrb.w	r1, [sp, #16]
   8378a:	b129      	cbz	r1, 83798 <hsmci_adtc_start+0x18>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
   8378c:	f44f 7080 	mov.w	r0, #256	; 0x100
   83790:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   83794:	6508      	str	r0, [r1, #80]	; 0x50
   83796:	e004      	b.n	837a2 <hsmci_adtc_start+0x22>
	} else {
		// Disable DMA for HSMCI
		HSMCI->HSMCI_DMA = 0;
   83798:	f04f 0000 	mov.w	r0, #0
   8379c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   837a0:	6530      	str	r0, [r6, #80]	; 0x50
#endif

	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
   837a2:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   837a6:	6870      	ldr	r0, [r6, #4]
   837a8:	f440 51c0 	orr.w	r1, r0, #6144	; 0x1800
   837ac:	6071      	str	r1, [r6, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
   837ae:	f012 0f03 	tst.w	r2, #3
   837b2:	d004      	beq.n	837be <hsmci_adtc_start+0x3e>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
   837b4:	6870      	ldr	r0, [r6, #4]
   837b6:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   837ba:	6071      	str	r1, [r6, #4]
   837bc:	e005      	b.n	837ca <hsmci_adtc_start+0x4a>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
   837be:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   837c2:	6870      	ldr	r0, [r6, #4]
   837c4:	f420 5100 	bic.w	r1, r0, #8192	; 0x2000
   837c8:	6071      	str	r1, [r6, #4]
	}

	if (cmd & SDMMC_CMD_WRITE) {
   837ca:	f404 4600 	and.w	r6, r4, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
   837ce:	2e00      	cmp	r6, #0
   837d0:	bf0c      	ite	eq
   837d2:	f44f 20a0 	moveq.w	r0, #327680	; 0x50000
   837d6:	f44f 3080 	movne.w	r0, #65536	; 0x10000
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
   837da:	f414 3f80 	tst.w	r4, #65536	; 0x10000
   837de:	d009      	beq.n	837f4 <hsmci_adtc_start+0x74>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
   837e0:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
   837e4:	ea4f 56c2 	mov.w	r6, r2, lsl #23
   837e8:	ea4f 51d6 	mov.w	r1, r6, lsr #23
   837ec:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
   837f0:	61b1      	str	r1, [r6, #24]
   837f2:	e018      	b.n	83826 <hsmci_adtc_start+0xa6>
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
   837f4:	ea43 4602 	orr.w	r6, r3, r2, lsl #16
   837f8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   837fc:	618e      	str	r6, [r1, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
   837fe:	f414 3f00 	tst.w	r4, #131072	; 0x20000
   83802:	d002      	beq.n	8380a <hsmci_adtc_start+0x8a>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
   83804:	f440 1020 	orr.w	r0, r0, #2621440	; 0x280000
   83808:	e00d      	b.n	83826 <hsmci_adtc_start+0xa6>
		} else if (cmd & SDMMC_CMD_STREAM) {
   8380a:	f414 2f80 	tst.w	r4, #262144	; 0x40000
   8380e:	d002      	beq.n	83816 <hsmci_adtc_start+0x96>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
   83810:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
   83814:	e007      	b.n	83826 <hsmci_adtc_start+0xa6>
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
   83816:	f414 2f00 	tst.w	r4, #524288	; 0x80000
   8381a:	d104      	bne.n	83826 <hsmci_adtc_start+0xa6>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
   8381c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
   83820:	bf18      	it	ne
   83822:	f440 2000 	orrne.w	r0, r0, #524288	; 0x80000
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
   83826:	f640 4148 	movw	r1, #3144	; 0xc48
   8382a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8382e:	f04f 0600 	mov.w	r6, #0
   83832:	600e      	str	r6, [r1, #0]
	hsmci_block_size = block_size;
   83834:	f640 4144 	movw	r1, #3140	; 0xc44
   83838:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8383c:	800a      	strh	r2, [r1, #0]
	hsmci_nb_block = nb_block;
   8383e:	f640 4246 	movw	r2, #3142	; 0xc46
   83842:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83846:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
   83848:	4621      	mov	r1, r4
   8384a:	462a      	mov	r2, r5
   8384c:	f243 533d 	movw	r3, #13629	; 0x353d
   83850:	f2c0 0308 	movt	r3, #8
   83854:	4798      	blx	r3
}
   83856:	bd70      	pop	{r4, r5, r6, pc}

00083858 <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
   83858:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
   8385a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   8385e:	f04f 0200 	mov.w	r2, #0
   83862:	f2cc 0260 	movt	r2, #49248	; 0xc060

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
   83866:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   83868:	4213      	tst	r3, r2
   8386a:	d007      	beq.n	8387c <hsmci_read_word+0x24>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   8386c:	f243 500d 	movw	r0, #13581	; 0x350d
   83870:	f2c0 0008 	movt	r0, #8
   83874:	4780      	blx	r0
			return false;
   83876:	f04f 0000 	mov.w	r0, #0
   8387a:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_RXRDY));
   8387c:	f013 0f02 	tst.w	r3, #2
   83880:	d0f1      	beq.n	83866 <hsmci_read_word+0xe>

	// Read data
	*value = HSMCI->HSMCI_RDR;
   83882:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   83886:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   83888:	6002      	str	r2, [r0, #0]
	hsmci_transfert_pos += 4;
   8388a:	f640 4048 	movw	r0, #3144	; 0xc48
   8388e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   83892:	6803      	ldr	r3, [r0, #0]
   83894:	f103 0304 	add.w	r3, r3, #4
   83898:	6003      	str	r3, [r0, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   8389a:	f640 4146 	movw	r1, #3142	; 0xc46
   8389e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   838a2:	880a      	ldrh	r2, [r1, #0]
   838a4:	f640 4044 	movw	r0, #3140	; 0xc44
   838a8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   838ac:	8801      	ldrh	r1, [r0, #0]
   838ae:	fb01 f202 	mul.w	r2, r1, r2
   838b2:	4293      	cmp	r3, r2
   838b4:	d316      	bcc.n	838e4 <hsmci_read_word+0x8c>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   838b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   838ba:	f04f 0200 	mov.w	r2, #0
   838be:	f2cc 0260 	movt	r2, #49248	; 0xc060
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   838c2:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   838c4:	4213      	tst	r3, r2
   838c6:	d007      	beq.n	838d8 <hsmci_read_word+0x80>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   838c8:	f243 510d 	movw	r1, #13581	; 0x350d
   838cc:	f2c0 0108 	movt	r1, #8
   838d0:	4788      	blx	r1
			return false;
   838d2:	f04f 0000 	mov.w	r0, #0
   838d6:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
   838d8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   838dc:	d0f1      	beq.n	838c2 <hsmci_read_word+0x6a>
	return true;
   838de:	f04f 0001 	mov.w	r0, #1
   838e2:	bd08      	pop	{r3, pc}

	// Read data
	*value = HSMCI->HSMCI_RDR;
	hsmci_transfert_pos += 4;
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
		return true;
   838e4:	f04f 0001 	mov.w	r0, #1
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
   838e8:	bd08      	pop	{r3, pc}
   838ea:	bf00      	nop

000838ec <hsmci_start_read_blocks>:
	return true;
}

#ifdef HSMCI_SR_DMADONE
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
   838ec:	b570      	push	{r4, r5, r6, lr}
   838ee:	b086      	sub	sp, #24
   838f0:	4604      	mov	r4, r0
	uint32_t cfg, nb_data;
	dma_transfer_descriptor_t desc;
	bool transfert_byte;

	nb_data = nb_block * hsmci_block_size;
   838f2:	f640 4344 	movw	r3, #3140	; 0xc44
   838f6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   838fa:	881e      	ldrh	r6, [r3, #0]
   838fc:	fb06 f601 	mul.w	r6, r6, r1
	transfert_byte = ((HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) || (((uint32_t)dest & 0x3) > 0)) ? 1 : 0;
   83900:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   83904:	6841      	ldr	r1, [r0, #4]
   83906:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   8390a:	d12f      	bne.n	8396c <hsmci_start_read_blocks+0x80>
	 * - Hardware Selection for the Source
	 * - Source with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   8390c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   83910:	f2c4 050c 	movt	r5, #16396	; 0x400c
   83914:	4628      	mov	r0, r5
   83916:	f643 72b5 	movw	r2, #16309	; 0x3fb5
   8391a:	f2c0 0208 	movt	r2, #8
   8391e:	4790      	blx	r2
	dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   83920:	4628      	mov	r0, r5
   83922:	f04f 0100 	mov.w	r1, #0
   83926:	f643 73c9 	movw	r3, #16329	; 0x3fc9
   8392a:	f2c0 0308 	movt	r3, #8
   8392e:	4798      	blx	r3
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_SRC_H2SEL |
			DMAC_CFG_SRC_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   83930:	4628      	mov	r0, r5
   83932:	f04f 0100 	mov.w	r1, #0
   83936:	f44f 7200 	mov.w	r2, #512	; 0x200
   8393a:	f2c0 1201 	movt	r2, #257	; 0x101
   8393e:	f244 0511 	movw	r5, #16401	; 0x4011
   83942:	f2c0 0508 	movt	r5, #8
   83946:	47a8      	blx	r5

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)&(HSMCI->HSMCI_RDR);
   83948:	f04f 0030 	mov.w	r0, #48	; 0x30
   8394c:	f2c4 0000 	movt	r0, #16384	; 0x4000
   83950:	9001      	str	r0, [sp, #4]
	desc.ul_destination_addr = (uint32_t)dest;
   83952:	9402      	str	r4, [sp, #8]
	if (transfert_byte) {
   83954:	f014 0f03 	tst.w	r4, #3
   83958:	d002      	beq.n	83960 <hsmci_start_read_blocks+0x74>
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
   8395a:	b2b4      	uxth	r4, r6

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)&(HSMCI->HSMCI_RDR);
	desc.ul_destination_addr = (uint32_t)dest;
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
   8395c:	9403      	str	r4, [sp, #12]
   8395e:	e02a      	b.n	839b6 <hsmci_start_read_blocks+0xca>
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   83960:	f3c6 048f 	ubfx	r4, r6, #2, #16
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
   83964:	f044 5108 	orr.w	r1, r4, #570425344	; 0x22000000
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   83968:	9103      	str	r1, [sp, #12]
   8396a:	e024      	b.n	839b6 <hsmci_start_read_blocks+0xca>
	 * - Hardware Selection for the Source
	 * - Source with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   8396c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   83970:	f2c4 050c 	movt	r5, #16396	; 0x400c
   83974:	4628      	mov	r0, r5
   83976:	f643 72b5 	movw	r2, #16309	; 0x3fb5
   8397a:	f2c0 0208 	movt	r2, #8
   8397e:	4790      	blx	r2
	dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   83980:	4628      	mov	r0, r5
   83982:	f04f 0100 	mov.w	r1, #0
   83986:	f643 73c9 	movw	r3, #16329	; 0x3fc9
   8398a:	f2c0 0308 	movt	r3, #8
   8398e:	4798      	blx	r3
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_SRC_H2SEL |
			DMAC_CFG_SRC_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   83990:	4628      	mov	r0, r5
   83992:	f04f 0100 	mov.w	r1, #0
   83996:	f44f 7200 	mov.w	r2, #512	; 0x200
   8399a:	f2c0 1201 	movt	r2, #257	; 0x101
   8399e:	f244 0511 	movw	r5, #16401	; 0x4011
   839a2:	f2c0 0508 	movt	r5, #8
   839a6:	47a8      	blx	r5

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)&(HSMCI->HSMCI_RDR);
   839a8:	f04f 0030 	mov.w	r0, #48	; 0x30
   839ac:	f2c4 0000 	movt	r0, #16384	; 0x4000
   839b0:	9001      	str	r0, [sp, #4]
	desc.ul_destination_addr = (uint32_t)dest;
   839b2:	9402      	str	r4, [sp, #8]
   839b4:	e7d1      	b.n	8395a <hsmci_start_read_blocks+0x6e>
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
	}
	desc.ul_ctrlB = DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE
   839b6:	f04f 0100 	mov.w	r1, #0
   839ba:	f2c4 2151 	movt	r1, #16977	; 0x4251
   839be:	9104      	str	r1, [sp, #16]
			| DMAC_CTRLB_DST_DSCR_FETCH_DISABLE
			| DMAC_CTRLB_FC_PER2MEM_DMA_FC
			| DMAC_CTRLB_SRC_INCR_FIXED
			| DMAC_CTRLB_DST_INCR_INCREMENTING
			| DMAC_CTRLB_IEN;
	desc.ul_descriptor_addr = (uint32_t)NULL;
   839c0:	f04f 0400 	mov.w	r4, #0
   839c4:	9405      	str	r4, [sp, #20]
	dmac_channel_single_buf_transfer_init(DMAC, CONF_HSMCI_DMA_CHANNEL,
   839c6:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   839ca:	f2c4 050c 	movt	r5, #16396	; 0x400c
   839ce:	4628      	mov	r0, r5
   839d0:	4621      	mov	r1, r4
   839d2:	aa01      	add	r2, sp, #4
   839d4:	f244 031d 	movw	r3, #16413	; 0x401d
   839d8:	f2c0 0308 	movt	r3, #8
   839dc:	4798      	blx	r3
			&desc);

	// Start DMA transfer
	dmac_channel_enable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   839de:	4628      	mov	r0, r5
   839e0:	4621      	mov	r1, r4
   839e2:	f643 72bd 	movw	r2, #16317	; 0x3fbd
   839e6:	f2c0 0208 	movt	r2, #8
   839ea:	4790      	blx	r2
	hsmci_transfert_pos += nb_data;
   839ec:	f640 4048 	movw	r0, #3144	; 0xc48
   839f0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   839f4:	6801      	ldr	r1, [r0, #0]
   839f6:	1876      	adds	r6, r6, r1
   839f8:	6006      	str	r6, [r0, #0]
	return true;
}
   839fa:	f04f 0001 	mov.w	r0, #1
   839fe:	b006      	add	sp, #24
   83a00:	bd70      	pop	{r4, r5, r6, pc}
   83a02:	bf00      	nop

00083a04 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
   83a04:	b510      	push	{r4, lr}
			hsmci_reset();
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   83a06:	f640 4346 	movw	r3, #3142	; 0xc46
   83a0a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83a0e:	8818      	ldrh	r0, [r3, #0]
   83a10:	f640 4244 	movw	r2, #3140	; 0xc44
   83a14:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83a18:	8814      	ldrh	r4, [r2, #0]
   83a1a:	fb04 f400 	mul.w	r4, r4, r0
   83a1e:	f640 4148 	movw	r1, #3144	; 0xc48
   83a22:	f2c2 0107 	movt	r1, #8199	; 0x2007
   83a26:	6808      	ldr	r0, [r1, #0]
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   83a28:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   83a2c:	f04f 0200 	mov.w	r2, #0
   83a30:	f2cc 0260 	movt	r2, #49248	; 0xc060
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
   83a34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   83a36:	4213      	tst	r3, r2
   83a38:	d012      	beq.n	83a60 <hsmci_wait_end_of_read_blocks+0x5c>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   83a3a:	f243 500d 	movw	r0, #13581	; 0x350d
   83a3e:	f2c0 0008 	movt	r0, #8
   83a42:	4780      	blx	r0
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   83a44:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   83a48:	f2c4 000c 	movt	r0, #16396	; 0x400c
   83a4c:	f04f 0100 	mov.w	r1, #0
   83a50:	f643 72c9 	movw	r2, #16329	; 0x3fc9
   83a54:	f2c0 0208 	movt	r2, #8
   83a58:	4790      	blx	r2
			return false;
   83a5a:	f04f 0000 	mov.w	r0, #0
   83a5e:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   83a60:	4284      	cmp	r4, r0
   83a62:	d902      	bls.n	83a6a <hsmci_wait_end_of_read_blocks+0x66>
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
   83a64:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   83a68:	d105      	bne.n	83a76 <hsmci_wait_end_of_read_blocks+0x72>
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
   83a6a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   83a6e:	d0e1      	beq.n	83a34 <hsmci_wait_end_of_read_blocks+0x30>
	return true;
   83a70:	f04f 0001 	mov.w	r0, #1
   83a74:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
				return true;
   83a76:	f04f 0001 	mov.w	r0, #1
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
   83a7a:	bd10      	pop	{r4, pc}

00083a7c <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
   83a7c:	b570      	push	{r4, r5, r6, lr}
   83a7e:	b086      	sub	sp, #24
   83a80:	4604      	mov	r4, r0
	bool transfert_byte;
	uint32_t cfg, nb_data;
	dma_transfer_descriptor_t desc;

	nb_data = nb_block * hsmci_block_size;
   83a82:	f640 4344 	movw	r3, #3140	; 0xc44
   83a86:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83a8a:	881e      	ldrh	r6, [r3, #0]
   83a8c:	fb06 f601 	mul.w	r6, r6, r1
	transfert_byte = ((HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) || (((uint32_t)src & 0x3) > 0)) ? 1 : 0;
   83a90:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   83a94:	6841      	ldr	r1, [r0, #4]
   83a96:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   83a9a:	d127      	bne.n	83aec <hsmci_start_write_blocks+0x70>
	 * - Hardware Selection for the Destination
	 * - Destination with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   83a9c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   83aa0:	f2c4 050c 	movt	r5, #16396	; 0x400c
   83aa4:	4628      	mov	r0, r5
   83aa6:	f643 72b5 	movw	r2, #16309	; 0x3fb5
   83aaa:	f2c0 0208 	movt	r2, #8
   83aae:	4790      	blx	r2
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_DST_H2SEL |
			DMAC_CFG_DST_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   83ab0:	4628      	mov	r0, r5
   83ab2:	f04f 0100 	mov.w	r1, #0
   83ab6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   83aba:	f2c0 1201 	movt	r2, #257	; 0x101
   83abe:	f244 0311 	movw	r3, #16401	; 0x4011
   83ac2:	f2c0 0308 	movt	r3, #8
   83ac6:	4798      	blx	r3

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)src;
   83ac8:	9401      	str	r4, [sp, #4]
	desc.ul_destination_addr = (uint32_t)&(HSMCI->HSMCI_TDR);
   83aca:	f04f 0034 	mov.w	r0, #52	; 0x34
   83ace:	f2c4 0000 	movt	r0, #16384	; 0x4000
   83ad2:	9002      	str	r0, [sp, #8]
	if (transfert_byte) {
   83ad4:	f014 0f03 	tst.w	r4, #3
   83ad8:	d002      	beq.n	83ae0 <hsmci_start_write_blocks+0x64>
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
   83ada:	b2b4      	uxth	r4, r6

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)src;
	desc.ul_destination_addr = (uint32_t)&(HSMCI->HSMCI_TDR);
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
   83adc:	9403      	str	r4, [sp, #12]
   83ade:	e022      	b.n	83b26 <hsmci_start_write_blocks+0xaa>
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   83ae0:	f3c6 048f 	ubfx	r4, r6, #2, #16
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
   83ae4:	f044 5108 	orr.w	r1, r4, #570425344	; 0x22000000
	if (transfert_byte) {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data)
				| DMAC_CTRLA_SRC_WIDTH_BYTE
				| DMAC_CTRLA_DST_WIDTH_BYTE;
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
   83ae8:	9103      	str	r1, [sp, #12]
   83aea:	e01c      	b.n	83b26 <hsmci_start_write_blocks+0xaa>
	 * - Hardware Selection for the Destination
	 * - Destination with Peripheral identifier
	 * - Set AHB Protection
	 * - FIFO Configuration
	 */
	dmac_enable(DMAC);
   83aec:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   83af0:	f2c4 050c 	movt	r5, #16396	; 0x400c
   83af4:	4628      	mov	r0, r5
   83af6:	f643 72b5 	movw	r2, #16309	; 0x3fb5
   83afa:	f2c0 0208 	movt	r2, #8
   83afe:	4790      	blx	r2
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	cfg = DMAC_CFG_SOD_ENABLE | DMAC_CFG_DST_H2SEL |
			DMAC_CFG_DST_PER(DMA_HW_ID_HSMCI) |
			DMAC_CFG_AHB_PROT(1) | DMAC_CFG_FIFOCFG_ALAP_CFG;
	dmac_channel_set_configuration(DMAC, CONF_HSMCI_DMA_CHANNEL, cfg);
   83b00:	4628      	mov	r0, r5
   83b02:	f04f 0100 	mov.w	r1, #0
   83b06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   83b0a:	f2c0 1201 	movt	r2, #257	; 0x101
   83b0e:	f244 0311 	movw	r3, #16401	; 0x4011
   83b12:	f2c0 0308 	movt	r3, #8
   83b16:	4798      	blx	r3

	// Prepare DMA transfer
	desc.ul_source_addr = (uint32_t)src;
   83b18:	9401      	str	r4, [sp, #4]
	desc.ul_destination_addr = (uint32_t)&(HSMCI->HSMCI_TDR);
   83b1a:	f04f 0034 	mov.w	r0, #52	; 0x34
   83b1e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   83b22:	9002      	str	r0, [sp, #8]
   83b24:	e7d9      	b.n	83ada <hsmci_start_write_blocks+0x5e>
	} else {
		desc.ul_ctrlA = DMAC_CTRLA_BTSIZE(nb_data / 4)
				| DMAC_CTRLA_SRC_WIDTH_WORD
				| DMAC_CTRLA_DST_WIDTH_WORD;
	}
	desc.ul_ctrlB = DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE
   83b26:	f04f 0100 	mov.w	r1, #0
   83b2a:	f2c6 0131 	movt	r1, #24625	; 0x6031
   83b2e:	9104      	str	r1, [sp, #16]
			| DMAC_CTRLB_DST_DSCR_FETCH_DISABLE
			| DMAC_CTRLB_FC_MEM2PER_DMA_FC
			| DMAC_CTRLB_SRC_INCR_INCREMENTING
			| DMAC_CTRLB_DST_INCR_FIXED
			| DMAC_CTRLB_IEN;
	desc.ul_descriptor_addr = (uint32_t)NULL;
   83b30:	f04f 0400 	mov.w	r4, #0
   83b34:	9405      	str	r4, [sp, #20]
	dmac_channel_single_buf_transfer_init(DMAC, CONF_HSMCI_DMA_CHANNEL,
   83b36:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   83b3a:	f2c4 050c 	movt	r5, #16396	; 0x400c
   83b3e:	4628      	mov	r0, r5
   83b40:	4621      	mov	r1, r4
   83b42:	aa01      	add	r2, sp, #4
   83b44:	f244 031d 	movw	r3, #16413	; 0x401d
   83b48:	f2c0 0308 	movt	r3, #8
   83b4c:	4798      	blx	r3
			&desc);

	// Start DMA transfer
	dmac_channel_enable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   83b4e:	4628      	mov	r0, r5
   83b50:	4621      	mov	r1, r4
   83b52:	f643 72bd 	movw	r2, #16317	; 0x3fbd
   83b56:	f2c0 0208 	movt	r2, #8
   83b5a:	4790      	blx	r2
	hsmci_transfert_pos += nb_data;
   83b5c:	f640 4048 	movw	r0, #3144	; 0xc48
   83b60:	f2c2 0007 	movt	r0, #8199	; 0x2007
   83b64:	6801      	ldr	r1, [r0, #0]
   83b66:	1876      	adds	r6, r6, r1
   83b68:	6006      	str	r6, [r0, #0]
	return true;
}
   83b6a:	f04f 0001 	mov.w	r0, #1
   83b6e:	b006      	add	sp, #24
   83b70:	bd70      	pop	{r4, r5, r6, pc}
   83b72:	bf00      	nop

00083b74 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
   83b74:	b510      	push	{r4, lr}
			hsmci_reset();
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   83b76:	f640 4346 	movw	r3, #3142	; 0xc46
   83b7a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83b7e:	8818      	ldrh	r0, [r3, #0]
   83b80:	f640 4244 	movw	r2, #3140	; 0xc44
   83b84:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83b88:	8814      	ldrh	r4, [r2, #0]
   83b8a:	fb04 f400 	mul.w	r4, r4, r0
   83b8e:	f640 4148 	movw	r1, #3144	; 0xc48
   83b92:	f2c2 0107 	movt	r1, #8199	; 0x2007
   83b96:	6808      	ldr	r0, [r1, #0]
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
   83b98:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   83b9c:	f04f 0200 	mov.w	r2, #0
   83ba0:	f2cc 0260 	movt	r2, #49248	; 0xc060
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
   83ba4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
   83ba6:	4213      	tst	r3, r2
   83ba8:	d012      	beq.n	83bd0 <hsmci_wait_end_of_write_blocks+0x5c>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
   83baa:	f243 500d 	movw	r0, #13581	; 0x350d
   83bae:	f2c0 0008 	movt	r0, #8
   83bb2:	4780      	blx	r0
			// Disable DMA
			dmac_channel_disable(DMAC, CONF_HSMCI_DMA_CHANNEL);
   83bb4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   83bb8:	f2c4 000c 	movt	r0, #16396	; 0x400c
   83bbc:	f04f 0100 	mov.w	r1, #0
   83bc0:	f643 72c9 	movw	r2, #16329	; 0x3fc9
   83bc4:	f2c0 0208 	movt	r2, #8
   83bc8:	4790      	blx	r2
			return false;
   83bca:	f04f 0000 	mov.w	r0, #0
   83bce:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
   83bd0:	4284      	cmp	r4, r0
   83bd2:	d902      	bls.n	83bda <hsmci_wait_end_of_write_blocks+0x66>
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
   83bd4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   83bd8:	d105      	bne.n	83be6 <hsmci_wait_end_of_write_blocks+0x72>
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_NOTBUSY));
   83bda:	f013 0f20 	tst.w	r3, #32
   83bde:	d0e1      	beq.n	83ba4 <hsmci_wait_end_of_write_blocks+0x30>
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	return true;
   83be0:	f04f 0001 	mov.w	r0, #1
   83be4:	bd10      	pop	{r4, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
			// It is not the end of all transfers
			// then just wait end of DMA
			if (sr & HSMCI_SR_DMADONE) {
				return true;
   83be6:	f04f 0001 	mov.w	r0, #1
	} while (!(sr & HSMCI_SR_NOTBUSY));
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	Assert(!dmac_channel_is_enable(DMAC, CONF_HSMCI_DMA_CHANNEL));
	return true;

}
   83bea:	bd10      	pop	{r4, pc}

00083bec <cdc_send_line>:
volatile Bool is_new_received_cdc_char = false;
volatile Bool is_terminal_open = false;


iram_size_t cdc_send_line(char* line_to_send)
{
   83bec:	b510      	push	{r4, lr}
   83bee:	4604      	mov	r4, r0
	if(is_terminal_open)
   83bf0:	f640 434c 	movw	r3, #3148	; 0xc4c
   83bf4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83bf8:	7818      	ldrb	r0, [r3, #0]
   83bfa:	b168      	cbz	r0, 83c18 <cdc_send_line+0x2c>
		return udi_cdc_write_buf((const void*) line_to_send, strlen(line_to_send));
   83bfc:	4620      	mov	r0, r4
   83bfe:	f249 4231 	movw	r2, #37937	; 0x9431
   83c02:	f2c0 0208 	movt	r2, #8
   83c06:	4790      	blx	r2
   83c08:	4601      	mov	r1, r0
   83c0a:	4620      	mov	r0, r4
   83c0c:	f644 3375 	movw	r3, #19317	; 0x4b75
   83c10:	f2c0 0308 	movt	r3, #8
   83c14:	4798      	blx	r3
   83c16:	bd10      	pop	{r4, pc}
	else
		return strlen(line_to_send);
   83c18:	4620      	mov	r0, r4
   83c1a:	f249 4131 	movw	r1, #37937	; 0x9431
   83c1e:	f2c0 0108 	movt	r1, #8
   83c22:	4788      	blx	r1
}
   83c24:	bd10      	pop	{r4, pc}
   83c26:	bf00      	nop

00083c28 <main_cdc_set_dtr>:

void main_cdc_set_dtr(uint8_t port, bool b_enable)
{
	if (b_enable) 
   83c28:	b139      	cbz	r1, 83c3a <main_cdc_set_dtr+0x12>
		is_terminal_open = true;
   83c2a:	f640 404c 	movw	r0, #3148	; 0xc4c
   83c2e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   83c32:	f04f 0101 	mov.w	r1, #1
   83c36:	7001      	strb	r1, [r0, #0]
   83c38:	4770      	bx	lr
	else
		is_terminal_open = false;
   83c3a:	f640 434c 	movw	r3, #3148	; 0xc4c
   83c3e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83c42:	f04f 0200 	mov.w	r2, #0
   83c46:	701a      	strb	r2, [r3, #0]
   83c48:	4770      	bx	lr
   83c4a:	bf00      	nop

00083c4c <uart_rx_notify>:
}

void uart_rx_notify(uint8_t port)
{
	UNUSED(port);
	is_new_received_cdc_char = true;
   83c4c:	f640 434d 	movw	r3, #3149	; 0xc4d
   83c50:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83c54:	f04f 0201 	mov.w	r2, #1
   83c58:	701a      	strb	r2, [r3, #0]
   83c5a:	4770      	bx	lr

00083c5c <main_suspend_action>:
	cpu_irq_restore(flags);	
	
	return true;
}

void main_suspend_action(void){}
   83c5c:	4770      	bx	lr
   83c5e:	bf00      	nop

00083c60 <main_resume_action>:
void main_resume_action(void){}
   83c60:	4770      	bx	lr
   83c62:	bf00      	nop

00083c64 <main_sof_action>:
void main_sof_action(void){}
   83c64:	4770      	bx	lr
   83c66:	bf00      	nop

00083c68 <SCPI_Write>:
uint16_t current_input_line_pointer = 0;
char current_input_line[LINE_BUFFER_SIZE];


size_t SCPI_Write(scpi_t * context, const char * data, size_t len) 
{
   83c68:	b530      	push	{r4, r5, lr}
   83c6a:	b083      	sub	sp, #12
   83c6c:	4613      	mov	r3, r2
	(void) context;
	printf("%.*s", len, data);
   83c6e:	f641 24dc 	movw	r4, #6876	; 0x1adc
   83c72:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83c76:	9100      	str	r1, [sp, #0]
   83c78:	4620      	mov	r0, r4
   83c7a:	f04f 0164 	mov.w	r1, #100	; 0x64
   83c7e:	f64b 62e8 	movw	r2, #48872	; 0xbee8
   83c82:	f2c0 0208 	movt	r2, #8
   83c86:	f249 35cb 	movw	r5, #37835	; 0x93cb
   83c8a:	f2c0 0508 	movt	r5, #8
   83c8e:	47a8      	blx	r5
   83c90:	4620      	mov	r0, r4
   83c92:	f643 33ed 	movw	r3, #15341	; 0x3bed
   83c96:	f2c0 0308 	movt	r3, #8
   83c9a:	4798      	blx	r3
	return SCPI_RES_OK;    
}
   83c9c:	f04f 0001 	mov.w	r0, #1
   83ca0:	b003      	add	sp, #12
   83ca2:	bd30      	pop	{r4, r5, pc}

00083ca4 <SCPI_Flush>:

scpi_result_t SCPI_Flush(scpi_t * context) 
{
	return SCPI_RES_OK;
}
   83ca4:	f04f 0001 	mov.w	r0, #1
   83ca8:	4770      	bx	lr
   83caa:	bf00      	nop

00083cac <SCPI_Error>:

int SCPI_Error(scpi_t * context, int_fast16_t err) 
{
   83cac:	b530      	push	{r4, r5, lr}
   83cae:	b083      	sub	sp, #12
   83cb0:	460d      	mov	r5, r1
	(void) context;
	printf("**ERROR: %d, \"%s\"\r\n", (int32_t) err, SCPI_ErrorTranslate(err));
   83cb2:	b208      	sxth	r0, r1
   83cb4:	f641 535d 	movw	r3, #7517	; 0x1d5d
   83cb8:	f2c0 0308 	movt	r3, #8
   83cbc:	4798      	blx	r3
   83cbe:	f641 24dc 	movw	r4, #6876	; 0x1adc
   83cc2:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83cc6:	9000      	str	r0, [sp, #0]
   83cc8:	4620      	mov	r0, r4
   83cca:	f04f 0164 	mov.w	r1, #100	; 0x64
   83cce:	f64b 62f0 	movw	r2, #48880	; 0xbef0
   83cd2:	f2c0 0208 	movt	r2, #8
   83cd6:	462b      	mov	r3, r5
   83cd8:	f249 35cb 	movw	r5, #37835	; 0x93cb
   83cdc:	f2c0 0508 	movt	r5, #8
   83ce0:	47a8      	blx	r5
   83ce2:	4620      	mov	r0, r4
   83ce4:	f643 31ed 	movw	r1, #15341	; 0x3bed
   83ce8:	f2c0 0108 	movt	r1, #8
   83cec:	4788      	blx	r1
	return 0;
}
   83cee:	f04f 0000 	mov.w	r0, #0
   83cf2:	b003      	add	sp, #12
   83cf4:	bd30      	pop	{r4, r5, pc}
   83cf6:	bf00      	nop

00083cf8 <SCPI_Control>:

scpi_result_t SCPI_Control(scpi_t * context, scpi_ctrl_name_t ctrl, scpi_reg_val_t val) 
{
   83cf8:	b530      	push	{r4, r5, lr}
   83cfa:	b083      	sub	sp, #12
   83cfc:	460b      	mov	r3, r1
   83cfe:	4614      	mov	r4, r2
	if (SCPI_CTRL_SRQ == ctrl) 
   83d00:	2901      	cmp	r1, #1
   83d02:	d118      	bne.n	83d36 <SCPI_Control+0x3e>
	{
		printf("**SRQ: 0x%X (%d)\r\n", val, val);
   83d04:	f641 25dc 	movw	r5, #6876	; 0x1adc
   83d08:	f2c2 0507 	movt	r5, #8199	; 0x2007
   83d0c:	9200      	str	r2, [sp, #0]
   83d0e:	4628      	mov	r0, r5
   83d10:	f04f 0164 	mov.w	r1, #100	; 0x64
   83d14:	f64b 7204 	movw	r2, #48900	; 0xbf04
   83d18:	f2c0 0208 	movt	r2, #8
   83d1c:	4623      	mov	r3, r4
   83d1e:	f249 34cb 	movw	r4, #37835	; 0x93cb
   83d22:	f2c0 0408 	movt	r4, #8
   83d26:	47a0      	blx	r4
   83d28:	4628      	mov	r0, r5
   83d2a:	f643 31ed 	movw	r1, #15341	; 0x3bed
   83d2e:	f2c0 0108 	movt	r1, #8
   83d32:	4788      	blx	r1
   83d34:	e017      	b.n	83d66 <SCPI_Control+0x6e>
	}
	else 
	{
		printf("**CTRL %02x: 0x%X (%d)\r\n", ctrl, val, val);
   83d36:	f641 25dc 	movw	r5, #6876	; 0x1adc
   83d3a:	f2c2 0507 	movt	r5, #8199	; 0x2007
   83d3e:	9200      	str	r2, [sp, #0]
   83d40:	9201      	str	r2, [sp, #4]
   83d42:	4628      	mov	r0, r5
   83d44:	f04f 0164 	mov.w	r1, #100	; 0x64
   83d48:	f64b 7218 	movw	r2, #48920	; 0xbf18
   83d4c:	f2c0 0208 	movt	r2, #8
   83d50:	f249 34cb 	movw	r4, #37835	; 0x93cb
   83d54:	f2c0 0408 	movt	r4, #8
   83d58:	47a0      	blx	r4
   83d5a:	4628      	mov	r0, r5
   83d5c:	f643 33ed 	movw	r3, #15341	; 0x3bed
   83d60:	f2c0 0308 	movt	r3, #8
   83d64:	4798      	blx	r3
	}
	return SCPI_RES_OK;
}
   83d66:	f04f 0001 	mov.w	r0, #1
   83d6a:	b003      	add	sp, #12
   83d6c:	bd30      	pop	{r4, r5, pc}
   83d6e:	bf00      	nop

00083d70 <SCPI_Test>:

scpi_result_t SCPI_Test(scpi_t * context) 
{
   83d70:	b508      	push	{r3, lr}
	printf("**Test\r\n");
   83d72:	f641 22dc 	movw	r2, #6876	; 0x1adc
   83d76:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83d7a:	f64b 7334 	movw	r3, #48948	; 0xbf34
   83d7e:	f2c0 0308 	movt	r3, #8
   83d82:	cb03      	ldmia	r3!, {r0, r1}
   83d84:	6010      	str	r0, [r2, #0]
   83d86:	6051      	str	r1, [r2, #4]
   83d88:	7818      	ldrb	r0, [r3, #0]
   83d8a:	7210      	strb	r0, [r2, #8]
   83d8c:	4610      	mov	r0, r2
   83d8e:	f643 31ed 	movw	r1, #15341	; 0x3bed
   83d92:	f2c0 0108 	movt	r1, #8
   83d96:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83d98:	f04f 0001 	mov.w	r0, #1
   83d9c:	bd08      	pop	{r3, pc}
   83d9e:	bf00      	nop

00083da0 <SCPI_Reset>:

scpi_result_t SCPI_Reset(scpi_t * context) 
{
   83da0:	b508      	push	{r3, lr}
	printf("**Reset\r\n");
   83da2:	f641 22dc 	movw	r2, #6876	; 0x1adc
   83da6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83daa:	f64b 7340 	movw	r3, #48960	; 0xbf40
   83dae:	f2c0 0308 	movt	r3, #8
   83db2:	cb03      	ldmia	r3!, {r0, r1}
   83db4:	6010      	str	r0, [r2, #0]
   83db6:	6051      	str	r1, [r2, #4]
   83db8:	8818      	ldrh	r0, [r3, #0]
   83dba:	8110      	strh	r0, [r2, #8]
   83dbc:	4610      	mov	r0, r2
   83dbe:	f643 31ed 	movw	r1, #15341	; 0x3bed
   83dc2:	f2c0 0108 	movt	r1, #8
   83dc6:	4788      	blx	r1
	return SCPI_RES_OK;
}
   83dc8:	f04f 0001 	mov.w	r0, #1
   83dcc:	bd08      	pop	{r3, pc}
   83dce:	bf00      	nop

00083dd0 <console_init>:

void console_init(void)
{
   83dd0:	b508      	push	{r3, lr}
	SCPI_Init(&scpi_context);
   83dd2:	f240 0030 	movw	r0, #48	; 0x30
   83dd6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   83dda:	f242 63b1 	movw	r3, #9905	; 0x26b1
   83dde:	f2c0 0308 	movt	r3, #8
   83de2:	4798      	blx	r3
   83de4:	bd08      	pop	{r3, pc}
   83de6:	bf00      	nop

00083de8 <console_process>:
}

void console_process(void)
{
   83de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	iram_size_t data_remaining = 0;
	uint8_t temp_buffer[10];
	
	if(udi_cdc_get_nb_received_data() == 0)
   83dec:	f244 6321 	movw	r3, #17953	; 0x4621
   83df0:	f2c0 0308 	movt	r3, #8
   83df4:	4798      	blx	r3
   83df6:	2800      	cmp	r0, #0
   83df8:	d047      	beq.n	83e8a <console_process+0xa2>
		return;
	
	do 
	{
		data_remaining = udi_cdc_read_buf(current_input_line+current_input_line_pointer, 1);
   83dfa:	f640 444e 	movw	r4, #3150	; 0xc4e
   83dfe:	f2c2 0407 	movt	r4, #8199	; 0x2007
   83e02:	f641 3540 	movw	r5, #6976	; 0x1b40
   83e06:	f2c2 0507 	movt	r5, #8199	; 0x2007
   83e0a:	f644 1a35 	movw	sl, #18741	; 0x4935
   83e0e:	f2c0 0a08 	movt	sl, #8
		udi_cdc_putc(current_input_line[current_input_line_pointer]);
   83e12:	f644 29a1 	movw	r9, #19105	; 0x4aa1
   83e16:	f2c0 0908 	movt	r9, #8
		SCPI_Input(&scpi_context, current_input_line+current_input_line_pointer, 1);
   83e1a:	f240 0830 	movw	r8, #48	; 0x30
   83e1e:	f2c2 0807 	movt	r8, #8199	; 0x2007
   83e22:	f242 67c5 	movw	r7, #9925	; 0x26c5
   83e26:	f2c0 0708 	movt	r7, #8
	if(udi_cdc_get_nb_received_data() == 0)
		return;
	
	do 
	{
		data_remaining = udi_cdc_read_buf(current_input_line+current_input_line_pointer, 1);
   83e2a:	8820      	ldrh	r0, [r4, #0]
   83e2c:	1940      	adds	r0, r0, r5
   83e2e:	f04f 0101 	mov.w	r1, #1
   83e32:	47d0      	blx	sl
   83e34:	4606      	mov	r6, r0
		udi_cdc_putc(current_input_line[current_input_line_pointer]);
   83e36:	8821      	ldrh	r1, [r4, #0]
   83e38:	5c68      	ldrb	r0, [r5, r1]
   83e3a:	47c8      	blx	r9
		SCPI_Input(&scpi_context, current_input_line+current_input_line_pointer, 1);
   83e3c:	8822      	ldrh	r2, [r4, #0]
   83e3e:	4640      	mov	r0, r8
   83e40:	1951      	adds	r1, r2, r5
   83e42:	f04f 0201 	mov.w	r2, #1
   83e46:	47b8      	blx	r7
		current_input_line_pointer++;
   83e48:	8823      	ldrh	r3, [r4, #0]
   83e4a:	f103 0301 	add.w	r3, r3, #1
   83e4e:	b298      	uxth	r0, r3
   83e50:	8020      	strh	r0, [r4, #0]
		
		if((current_input_line[current_input_line_pointer-1] == 0x0D) || (current_input_line[current_input_line_pointer-1] == 0x0A))
   83e52:	1829      	adds	r1, r5, r0
   83e54:	f811 2c01 	ldrb.w	r2, [r1, #-1]
   83e58:	2a0d      	cmp	r2, #13
   83e5a:	d001      	beq.n	83e60 <console_process+0x78>
   83e5c:	2a0a      	cmp	r2, #10
   83e5e:	d102      	bne.n	83e66 <console_process+0x7e>
		{
			current_input_line_pointer = 0;
   83e60:	f04f 0300 	mov.w	r3, #0
   83e64:	8023      	strh	r3, [r4, #0]
			// should we do another parsing rather than scpi?
		}
	} 
	while((data_remaining > 0) && (current_input_line_pointer < LINE_BUFFER_SIZE));
   83e66:	b116      	cbz	r6, 83e6e <console_process+0x86>
   83e68:	8820      	ldrh	r0, [r4, #0]
   83e6a:	28c7      	cmp	r0, #199	; 0xc7
   83e6c:	d9dd      	bls.n	83e2a <console_process+0x42>
	
	if(current_input_line_pointer == LINE_BUFFER_SIZE)
   83e6e:	f640 414e 	movw	r1, #3150	; 0xc4e
   83e72:	f2c2 0107 	movt	r1, #8199	; 0x2007
   83e76:	880a      	ldrh	r2, [r1, #0]
   83e78:	2ac8      	cmp	r2, #200	; 0xc8
   83e7a:	d106      	bne.n	83e8a <console_process+0xa2>
	{
		// We should return a message or smth...
		current_input_line_pointer = 0;
   83e7c:	f640 434e 	movw	r3, #3150	; 0xc4e
   83e80:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83e84:	f04f 0000 	mov.w	r0, #0
   83e88:	8018      	strh	r0, [r3, #0]
   83e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e8e:	bf00      	nop

00083e90 <main_extra_string>:
	uint8_t i;
	uint8_t *str;
	uint8_t str_lgt=0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   83e90:	f641 4310 	movw	r3, #7184	; 0x1c10
   83e94:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83e98:	7898      	ldrb	r0, [r3, #2]
   83e9a:	2804      	cmp	r0, #4
   83e9c:	d002      	beq.n	83ea4 <main_extra_string+0x14>
   83e9e:	2805      	cmp	r0, #5
   83ea0:	d13b      	bne.n	83f1a <main_extra_string+0x8a>
   83ea2:	e004      	b.n	83eae <main_extra_string+0x1e>
	case UDI_CDC_IAD_STRING_ID:
		str_lgt = sizeof(udi_cdc_name)-1;
		str = udi_cdc_name;
   83ea4:	f240 02b4 	movw	r2, #180	; 0xb4
   83ea8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83eac:	e003      	b.n	83eb6 <main_extra_string+0x26>
		break;
	case UDI_MSC_STRING_ID:
		str_lgt = sizeof(udi_msc_name)-1;
		str = udi_msc_name;
   83eae:	f240 02a4 	movw	r2, #164	; 0xa4
   83eb2:	f2c2 0207 	movt	r2, #8199	; 0x2007
		return false;
	}

	if (str_lgt!=0) {
		for( i=0; i<str_lgt; i++) {
			extra_strings_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   83eb6:	f240 0388 	movw	r3, #136	; 0x88
   83eba:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83ebe:	7811      	ldrb	r1, [r2, #0]
   83ec0:	8059      	strh	r1, [r3, #2]
   83ec2:	7850      	ldrb	r0, [r2, #1]
   83ec4:	8098      	strh	r0, [r3, #4]
   83ec6:	7891      	ldrb	r1, [r2, #2]
   83ec8:	80d9      	strh	r1, [r3, #6]
   83eca:	78d0      	ldrb	r0, [r2, #3]
   83ecc:	8118      	strh	r0, [r3, #8]
   83ece:	7911      	ldrb	r1, [r2, #4]
   83ed0:	8159      	strh	r1, [r3, #10]
   83ed2:	7950      	ldrb	r0, [r2, #5]
   83ed4:	8198      	strh	r0, [r3, #12]
   83ed6:	7991      	ldrb	r1, [r2, #6]
   83ed8:	81d9      	strh	r1, [r3, #14]
   83eda:	79d0      	ldrb	r0, [r2, #7]
   83edc:	8218      	strh	r0, [r3, #16]
   83ede:	7a11      	ldrb	r1, [r2, #8]
   83ee0:	8259      	strh	r1, [r3, #18]
   83ee2:	7a50      	ldrb	r0, [r2, #9]
   83ee4:	8298      	strh	r0, [r3, #20]
   83ee6:	7a91      	ldrb	r1, [r2, #10]
   83ee8:	82d9      	strh	r1, [r3, #22]
   83eea:	7ad0      	ldrb	r0, [r2, #11]
   83eec:	8318      	strh	r0, [r3, #24]
   83eee:	7b12      	ldrb	r2, [r2, #12]
   83ef0:	835a      	strh	r2, [r3, #26]
		}
		extra_strings_desc.header.bLength = 2+ (str_lgt)*2;
   83ef2:	f04f 011c 	mov.w	r1, #28
   83ef6:	7019      	strb	r1, [r3, #0]
		udd_g_ctrlreq.payload_size = extra_strings_desc.header.bLength;
   83ef8:	f641 4010 	movw	r0, #7184	; 0x1c10
   83efc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   83f00:	8181      	strh	r1, [r0, #12]
		udd_g_ctrlreq.payload = (uint8_t *) &extra_strings_desc;
   83f02:	6083      	str	r3, [r0, #8]
	}

	// if the string is larger than request length, then cut it
	if (udd_g_ctrlreq.payload_size > udd_g_ctrlreq.req.wLength) {
   83f04:	88c3      	ldrh	r3, [r0, #6]
   83f06:	2b1b      	cmp	r3, #27
   83f08:	d80a      	bhi.n	83f20 <main_extra_string+0x90>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   83f0a:	f641 4210 	movw	r2, #7184	; 0x1c10
   83f0e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   83f12:	8193      	strh	r3, [r2, #12]
	}
	return true;
   83f14:	f04f 0001 	mov.w	r0, #1
   83f18:	4770      	bx	lr
	case UDI_MSC_STRING_ID:
		str_lgt = sizeof(udi_msc_name)-1;
		str = udi_msc_name;
		break;
	default:
		return false;
   83f1a:	f04f 0000 	mov.w	r0, #0
   83f1e:	4770      	bx	lr

	// if the string is larger than request length, then cut it
	if (udd_g_ctrlreq.payload_size > udd_g_ctrlreq.req.wLength) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
   83f20:	f04f 0001 	mov.w	r0, #1
   83f24:	4770      	bx	lr
   83f26:	bf00      	nop

00083f28 <HardFault_Handler>:
         * Get the appropriate stack pointer, depending on our mode,
         * and use it as the parameter to the C handler. This function
         * will never return
         */

        __asm(  ".syntax unified\n"
   83f28:	2004      	movs	r0, #4
   83f2a:	4671      	mov	r1, lr
   83f2c:	4208      	tst	r0, r1
   83f2e:	f000 8004 	beq.w	83f3a <_MSP>
   83f32:	f3ef 8009 	mrs	r0, PSP
   83f36:	f000 b805 	b.w	83f44 <HardFault_HandlerC>

00083f3a <_MSP>:
   83f3a:	f3ef 8008 	mrs	r0, MSP
   83f3e:	f000 b801 	b.w	83f44 <HardFault_HandlerC>
   83f42:	bf00      	nop

00083f44 <HardFault_HandlerC>:
 * into local variables for ease of reading.
 * We then read the various Fault Status and Address Registers to help decode
 * cause of the fault.
 * The function ends with a BKPT instruction to force control back into the debugger
 */
void HardFault_HandlerC(unsigned long *hardfault_args){
   83f44:	b08e      	sub	sp, #56	; 0x38
        volatile unsigned long _DFSR ;
        volatile unsigned long _AFSR ;
        volatile unsigned long _BFAR ;
        volatile unsigned long _MMAR ;

        stacked_r0 = ((unsigned long)hardfault_args[0]) ;
   83f46:	6803      	ldr	r3, [r0, #0]
   83f48:	930d      	str	r3, [sp, #52]	; 0x34
        stacked_r1 = ((unsigned long)hardfault_args[1]) ;
   83f4a:	6841      	ldr	r1, [r0, #4]
   83f4c:	910c      	str	r1, [sp, #48]	; 0x30
        stacked_r2 = ((unsigned long)hardfault_args[2]) ;
   83f4e:	6882      	ldr	r2, [r0, #8]
   83f50:	920b      	str	r2, [sp, #44]	; 0x2c
        stacked_r3 = ((unsigned long)hardfault_args[3]) ;
   83f52:	68c3      	ldr	r3, [r0, #12]
   83f54:	930a      	str	r3, [sp, #40]	; 0x28
        stacked_r12 = ((unsigned long)hardfault_args[4]) ;
   83f56:	6901      	ldr	r1, [r0, #16]
   83f58:	9109      	str	r1, [sp, #36]	; 0x24
        stacked_lr = ((unsigned long)hardfault_args[5]) ;
   83f5a:	6942      	ldr	r2, [r0, #20]
   83f5c:	9208      	str	r2, [sp, #32]
        stacked_pc = ((unsigned long)hardfault_args[6]) ;
   83f5e:	6983      	ldr	r3, [r0, #24]
   83f60:	9307      	str	r3, [sp, #28]
        stacked_psr = ((unsigned long)hardfault_args[7]) ;
   83f62:	69c0      	ldr	r0, [r0, #28]
   83f64:	9006      	str	r0, [sp, #24]

        // Configurable Fault Status Register
        // Consists of MMSR, BFSR and UFSR
        _CFSR = (*((volatile unsigned long *)(0xE000ED28))) ;   
   83f66:	f64e 5128 	movw	r1, #60712	; 0xed28
   83f6a:	f2ce 0100 	movt	r1, #57344	; 0xe000
   83f6e:	680a      	ldr	r2, [r1, #0]
   83f70:	9205      	str	r2, [sp, #20]
                                                                                        
        // Hard Fault Status Register
        _HFSR = (*((volatile unsigned long *)(0xE000ED2C))) ;
   83f72:	f64e 532c 	movw	r3, #60716	; 0xed2c
   83f76:	f2ce 0300 	movt	r3, #57344	; 0xe000
   83f7a:	6818      	ldr	r0, [r3, #0]
   83f7c:	9004      	str	r0, [sp, #16]

        // Debug Fault Status Register
        _DFSR = (*((volatile unsigned long *)(0xE000ED30))) ;
   83f7e:	f64e 5130 	movw	r1, #60720	; 0xed30
   83f82:	f2ce 0100 	movt	r1, #57344	; 0xe000
   83f86:	680a      	ldr	r2, [r1, #0]
   83f88:	9203      	str	r2, [sp, #12]

        // Auxiliary Fault Status Register
        _AFSR = (*((volatile unsigned long *)(0xE000ED3C))) ;
   83f8a:	f64e 533c 	movw	r3, #60732	; 0xed3c
   83f8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
   83f92:	6818      	ldr	r0, [r3, #0]
   83f94:	9002      	str	r0, [sp, #8]

        // Read the Fault Address Registers. These may not contain valid values.
        // Check BFARVALID/MMARVALID to see if they are valid values
        // MemManage Fault Address Register
        _MMAR = (*((volatile unsigned long *)(0xE000ED34))) ;
   83f96:	f64e 5134 	movw	r1, #60724	; 0xed34
   83f9a:	f2ce 0100 	movt	r1, #57344	; 0xe000
   83f9e:	680a      	ldr	r2, [r1, #0]
   83fa0:	9200      	str	r2, [sp, #0]
        // Bus Fault Address Register
        _BFAR = (*((volatile unsigned long *)(0xE000ED38))) ;
   83fa2:	f64e 5338 	movw	r3, #60728	; 0xed38
   83fa6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   83faa:	6818      	ldr	r0, [r3, #0]
   83fac:	9001      	str	r0, [sp, #4]

        __asm("BKPT #0\n") ; // Break into the debugger
   83fae:	be00      	bkpt	0x0000
   83fb0:	e7fe      	b.n	83fb0 <HardFault_HandlerC+0x6c>
   83fb2:	bf00      	nop

00083fb4 <dmac_enable>:
 *
 * \param p_dmac  Pointer to a DMAC peripheral instance.
 */
void dmac_enable(Dmac *p_dmac)
{
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   83fb4:	f04f 0301 	mov.w	r3, #1
   83fb8:	6043      	str	r3, [r0, #4]
   83fba:	4770      	bx	lr

00083fbc <dmac_channel_enable>:
 * \param p_dmac Pointer to a DMAC peripheral instance.
 * \param ul_num Channel number.
 */
void dmac_channel_enable(Dmac *p_dmac, uint32_t ul_num)
{
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   83fbc:	f04f 0301 	mov.w	r3, #1
   83fc0:	fa03 f101 	lsl.w	r1, r3, r1
   83fc4:	6281      	str	r1, [r0, #40]	; 0x28
   83fc6:	4770      	bx	lr

00083fc8 <dmac_channel_disable>:
 * \param p_dmac Pointer to a DMAC peripheral instance.
 * \param ul_num Channel number.
 */
void dmac_channel_disable(Dmac *p_dmac, uint32_t ul_num)
{
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   83fc8:	f04f 0301 	mov.w	r3, #1
   83fcc:	fa03 f101 	lsl.w	r1, r3, r1
   83fd0:	62c1      	str	r1, [r0, #44]	; 0x2c
   83fd2:	4770      	bx	lr

00083fd4 <dmac_channel_set_source_addr>:
 * \note This register must be aligned with the source transfer width.
 */
void dmac_channel_set_source_addr(Dmac *p_dmac,
		uint32_t ul_num, uint32_t ul_addr)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   83fd4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   83fd8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   83fdc:	63c2      	str	r2, [r0, #60]	; 0x3c
   83fde:	4770      	bx	lr

00083fe0 <dmac_channel_set_destination_addr>:
 * \note This register must be aligned with the source transfer width.
 */
void dmac_channel_set_destination_addr(Dmac *p_dmac, uint32_t ul_num,
		uint32_t ul_addr)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   83fe0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   83fe4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   83fe8:	6402      	str	r2, [r0, #64]	; 0x40
   83fea:	4770      	bx	lr

00083fec <dmac_channel_set_descriptor_addr>:
 * \param ul_desc     Descriptor address.
 */
void dmac_channel_set_descriptor_addr(Dmac *p_dmac,
		uint32_t ul_num, uint32_t ul_desc)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   83fec:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   83ff0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   83ff4:	6442      	str	r2, [r0, #68]	; 0x44
   83ff6:	4770      	bx	lr

00083ff8 <dmac_channel_set_ctrlA>:
 * \param ul_num      Channel number.
 * \param ul_ctrlA    Configuration of control A register.
 */
void dmac_channel_set_ctrlA(Dmac *p_dmac, uint32_t ul_num, uint32_t ul_ctrlA)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   83ff8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   83ffc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84000:	6482      	str	r2, [r0, #72]	; 0x48
   84002:	4770      	bx	lr

00084004 <dmac_channel_set_ctrlB>:
 * \param ul_num      Channel number.
 * \param ul_ctrlB    Configuration of control B register.
 */
void dmac_channel_set_ctrlB(Dmac *p_dmac, uint32_t ul_num, uint32_t ul_ctrlB)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   84004:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84008:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   8400c:	64c2      	str	r2, [r0, #76]	; 0x4c
   8400e:	4770      	bx	lr

00084010 <dmac_channel_set_configuration>:
 * \param ul_cfg      Configuration of CFG register.
 */
void dmac_channel_set_configuration(Dmac *p_dmac, uint32_t ul_num,
		uint32_t ul_cfg)
{
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   84010:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84014:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   84018:	6502      	str	r2, [r0, #80]	; 0x50
   8401a:	4770      	bx	lr

0008401c <dmac_channel_single_buf_transfer_init>:
 * \param ul_num      Channel number.
 * \param p_desc      Pointer to a transfer descriptor.
 */
void dmac_channel_single_buf_transfer_init(Dmac *p_dmac,
		uint32_t ul_num, dma_transfer_descriptor_t *p_desc)
{
   8401c:	b570      	push	{r4, r5, r6, lr}
   8401e:	4604      	mov	r4, r0
   84020:	460e      	mov	r6, r1
   84022:	4615      	mov	r5, r2
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   84024:	6a43      	ldr	r3, [r0, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   84026:	6812      	ldr	r2, [r2, #0]
   84028:	f643 73d5 	movw	r3, #16341	; 0x3fd5
   8402c:	f2c0 0308 	movt	r3, #8
   84030:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   84032:	4620      	mov	r0, r4
   84034:	4631      	mov	r1, r6
   84036:	686a      	ldr	r2, [r5, #4]
   84038:	f643 73e1 	movw	r3, #16353	; 0x3fe1
   8403c:	f2c0 0308 	movt	r3, #8
   84040:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   84042:	4620      	mov	r0, r4
   84044:	4631      	mov	r1, r6
   84046:	f04f 0200 	mov.w	r2, #0
   8404a:	f643 73ed 	movw	r3, #16365	; 0x3fed
   8404e:	f2c0 0308 	movt	r3, #8
   84052:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   84054:	4620      	mov	r0, r4
   84056:	4631      	mov	r1, r6
   84058:	68aa      	ldr	r2, [r5, #8]
   8405a:	f643 73f9 	movw	r3, #16377	; 0x3ff9
   8405e:	f2c0 0308 	movt	r3, #8
   84062:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   84064:	4620      	mov	r0, r4
   84066:	4631      	mov	r1, r6
   84068:	68ea      	ldr	r2, [r5, #12]
   8406a:	f244 0305 	movw	r3, #16389	; 0x4005
   8406e:	f2c0 0308 	movt	r3, #8
   84072:	4798      	blx	r3
   84074:	bd70      	pop	{r4, r5, r6, pc}
   84076:	bf00      	nop

00084078 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   84078:	b508      	push	{r3, lr}
	}
#endif

	if (CONFIG_USBCLK_SOURCE == USBCLK_SRC_UPLL) {

		pmc_enable_upll_clock();
   8407a:	f646 0305 	movw	r3, #26629	; 0x6805
   8407e:	f2c0 0308 	movt	r3, #8
   84082:	4798      	blx	r3
		pmc_switch_udpck_to_upllck(CONFIG_USBCLK_DIV - 1);
   84084:	f04f 0000 	mov.w	r0, #0
   84088:	f646 01a9 	movw	r1, #26793	; 0x68a9
   8408c:	f2c0 0108 	movt	r1, #8
   84090:	4788      	blx	r1
		pmc_enable_udpck();
   84092:	f646 00c1 	movw	r0, #26817	; 0x68c1
   84096:	f2c0 0008 	movt	r0, #8
   8409a:	4780      	blx	r0
   8409c:	bd08      	pop	{r3, pc}
   8409e:	bf00      	nop

000840a0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   840a0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   840a2:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
   840a6:	f2c0 5001 	movt	r0, #1281	; 0x501
   840aa:	f648 33a9 	movw	r3, #35753	; 0x8ba9
   840ae:	f2c0 0308 	movt	r3, #8
   840b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   840b4:	f04f 0000 	mov.w	r0, #0
   840b8:	f04f 013e 	mov.w	r1, #62	; 0x3e
   840bc:	f246 7265 	movw	r2, #26469	; 0x6765
   840c0:	f2c0 0208 	movt	r2, #8
   840c4:	4790      	blx	r2
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   840c6:	f246 74d5 	movw	r4, #26581	; 0x67d5
   840ca:	f2c0 0408 	movt	r4, #8
   840ce:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   840d0:	2800      	cmp	r0, #0
   840d2:	d0fc      	beq.n	840ce <sysclk_init+0x2e>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   840d4:	f246 70e5 	movw	r0, #26597	; 0x67e5
   840d8:	f2c0 0008 	movt	r0, #8
   840dc:	4780      	blx	r0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   840de:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   840e2:	f2c4 010e 	movt	r1, #16398	; 0x400e
   840e6:	f643 7301 	movw	r3, #16129	; 0x3f01
   840ea:	f2c2 030d 	movt	r3, #8205	; 0x200d
   840ee:	628b      	str	r3, [r1, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   840f0:	f246 74f5 	movw	r4, #26613	; 0x67f5
   840f4:	f2c0 0408 	movt	r4, #8
   840f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   840fa:	2800      	cmp	r0, #0
   840fc:	d0fc      	beq.n	840f8 <sysclk_init+0x58>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   840fe:	f04f 0010 	mov.w	r0, #16
   84102:	f246 62c5 	movw	r2, #26309	; 0x66c5
   84106:	f2c0 0208 	movt	r2, #8
   8410a:	4790      	blx	r2
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8410c:	f648 10e1 	movw	r0, #35297	; 0x89e1
   84110:	f2c0 0008 	movt	r0, #8
   84114:	4780      	blx	r0
   84116:	bd10      	pop	{r4, pc}

00084118 <get_nb_lun>:

  return nb_lun;
#else
  return MAX_LUN;
#endif
}
   84118:	f04f 0001 	mov.w	r0, #1
   8411c:	4770      	bx	lr
   8411e:	bf00      	nop

00084120 <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
   84120:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
   84122:	b928      	cbnz	r0, 84130 <mem_test_unit_ready+0x10>
   84124:	f243 23e1 	movw	r3, #13025	; 0x32e1
   84128:	f2c0 0308 	movt	r3, #8
   8412c:	4798      	blx	r3
   8412e:	bd08      	pop	{r3, pc}
   84130:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return status;
}
   84134:	bd08      	pop	{r3, pc}
   84136:	bf00      	nop

00084138 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
   84138:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
   8413a:	b930      	cbnz	r0, 8414a <mem_read_capacity+0x12>
   8413c:	4608      	mov	r0, r1
   8413e:	f243 331d 	movw	r3, #13085	; 0x331d
   84142:	f2c0 0308 	movt	r3, #8
   84146:	4798      	blx	r3
   84148:	bd08      	pop	{r3, pc}
   8414a:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return status;
}
   8414e:	bd08      	pop	{r3, pc}

00084150 <mem_unload>:

  unloaded =
#if MAX_LUN
          (lun < MAX_LUN) ?
              (lun_desc[lun].unload ?
                  lun_desc[lun].unload(unload) : !unload) :
   84150:	b910      	cbnz	r0, 84158 <mem_unload+0x8>
              Lun_usb_unload(lun - LUN_ID_USB, unload);
# else
              !unload; /* Can not unload: load success, unload fail */
# endif
#else
              false; /* No mem, unload/load fail */
   84152:	f081 0001 	eor.w	r0, r1, #1
   84156:	4770      	bx	lr

  unloaded =
#if MAX_LUN
          (lun < MAX_LUN) ?
              (lun_desc[lun].unload ?
                  lun_desc[lun].unload(unload) : !unload) :
   84158:	f04f 0000 	mov.w	r0, #0
#endif

  Ctrl_access_unlock();

  return unloaded;
}
   8415c:	4770      	bx	lr
   8415e:	bf00      	nop

00084160 <mem_wr_protect>:

bool mem_wr_protect(U8 lun)
{
   84160:	b508      	push	{r3, lr}

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
   84162:	b928      	cbnz	r0, 84170 <mem_wr_protect+0x10>
   84164:	f243 3341 	movw	r3, #13121	; 0x3341
   84168:	f2c0 0308 	movt	r3, #8
   8416c:	4798      	blx	r3
   8416e:	bd08      	pop	{r3, pc}
   84170:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return wr_protect;
}
   84174:	bd08      	pop	{r3, pc}
   84176:	bf00      	nop

00084178 <mem_removal>:


bool mem_removal(U8 lun)
{
   84178:	b508      	push	{r3, lr}

  if (!Ctrl_access_lock()) return true;

  removal =
#if MAX_LUN
          (lun < MAX_LUN) ? lun_desc[lun].removal() :
   8417a:	b928      	cbnz	r0, 84188 <mem_removal+0x10>
   8417c:	f243 335d 	movw	r3, #13149	; 0x335d
   84180:	f2c0 0308 	movt	r3, #8
   84184:	4798      	blx	r3
   84186:	bd08      	pop	{r3, pc}
   84188:	f04f 0001 	mov.w	r0, #1
#endif

  Ctrl_access_unlock();

  return removal;
}
   8418c:	bd08      	pop	{r3, pc}
   8418e:	bf00      	nop

00084190 <mem_name>:
#if MAX_LUN==0
  UNUSED(lun);
#endif
  return
#if MAX_LUN
       (lun < MAX_LUN) ? lun_desc[lun].name :
   84190:	b920      	cbnz	r0, 8419c <mem_name+0xc>
   84192:	f64b 704c 	movw	r0, #48972	; 0xbf4c
   84196:	f2c0 0008 	movt	r0, #8
   8419a:	4770      	bx	lr
   8419c:	f04f 0000 	mov.w	r0, #0
#if LUN_USB == ENABLE
                           LUN_USB_NAME;
#else
                           NULL;
#endif
}
   841a0:	4770      	bx	lr
   841a2:	bf00      	nop

000841a4 <memory_2_usb>:
 */
//! @{


Ctrl_status memory_2_usb(U8 lun, U32 addr, U16 nb_sector)
{
   841a4:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(nb_sector);
  status =
   841a6:	b938      	cbnz	r0, 841b8 <memory_2_usb+0x14>
   841a8:	4608      	mov	r0, r1
   841aa:	4611      	mov	r1, r2
   841ac:	f243 4329 	movw	r3, #13353	; 0x3429
   841b0:	f2c0 0308 	movt	r3, #8
   841b4:	4798      	blx	r3
   841b6:	bd08      	pop	{r3, pc}
   841b8:	f04f 0001 	mov.w	r0, #1
  memory_stop_read_action();

  Ctrl_access_unlock();

  return status;
}
   841bc:	bd08      	pop	{r3, pc}
   841be:	bf00      	nop

000841c0 <usb_2_memory>:


Ctrl_status usb_2_memory(U8 lun, U32 addr, U16 nb_sector)
{
   841c0:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(nb_sector);
  status =
   841c2:	b938      	cbnz	r0, 841d4 <usb_2_memory+0x14>
   841c4:	4608      	mov	r0, r1
   841c6:	4611      	mov	r1, r2
   841c8:	f243 43f5 	movw	r3, #13557	; 0x34f5
   841cc:	f2c0 0308 	movt	r3, #8
   841d0:	4798      	blx	r3
   841d2:	bd08      	pop	{r3, pc}
   841d4:	f04f 0001 	mov.w	r0, #1
  memory_stop_write_action();

  Ctrl_access_unlock();

  return status;
}
   841d8:	bd08      	pop	{r3, pc}
   841da:	bf00      	nop

000841dc <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
   841dc:	f241 0368 	movw	r3, #4200	; 0x1068
   841e0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   841e4:	781a      	ldrb	r2, [r3, #0]
   841e6:	f102 30ff 	add.w	r0, r2, #4294967295
   841ea:	b2c1      	uxtb	r1, r0
   841ec:	7019      	strb	r1, [r3, #0]
   841ee:	4770      	bx	lr

000841f0 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
   841f0:	f04f 0000 	mov.w	r0, #0
   841f4:	4770      	bx	lr
   841f6:	bf00      	nop

000841f8 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
   841f8:	f04f 0000 	mov.w	r0, #0
   841fc:	4770      	bx	lr
   841fe:	bf00      	nop

00084200 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
   84200:	4770      	bx	lr
   84202:	bf00      	nop

00084204 <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
   84204:	b530      	push	{r4, r5, lr}
   84206:	b083      	sub	sp, #12

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
   84208:	f241 037c 	movw	r3, #4220	; 0x107c
   8420c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84210:	7818      	ldrb	r0, [r3, #0]
   84212:	2800      	cmp	r0, #0
   84214:	f040 80df 	bne.w	843d6 <udi_cdc_tx_send+0x1d2>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
   84218:	f647 5141 	movw	r1, #32065	; 0x7d41
   8421c:	f2c0 0108 	movt	r1, #8
   84220:	4788      	blx	r1
   84222:	b160      	cbz	r0, 8423e <udi_cdc_tx_send+0x3a>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
   84224:	f241 0470 	movw	r4, #4208	; 0x1070
   84228:	f2c2 0407 	movt	r4, #8199	; 0x2007
   8422c:	8824      	ldrh	r4, [r4, #0]
   8422e:	f647 50a5 	movw	r0, #32165	; 0x7da5
   84232:	f2c0 0008 	movt	r0, #8
   84236:	4780      	blx	r0
   84238:	4284      	cmp	r4, r0
   8423a:	d10d      	bne.n	84258 <udi_cdc_tx_send+0x54>
   8423c:	e0cb      	b.n	843d6 <udi_cdc_tx_send+0x1d2>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
   8423e:	f241 0270 	movw	r2, #4208	; 0x1070
   84242:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84246:	8814      	ldrh	r4, [r2, #0]
   84248:	f647 5395 	movw	r3, #32149	; 0x7d95
   8424c:	f2c0 0308 	movt	r3, #8
   84250:	4798      	blx	r3
   84252:	4284      	cmp	r4, r0
   84254:	f000 80bf 	beq.w	843d6 <udi_cdc_tx_send+0x1d2>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84258:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   8425c:	f1d5 0501 	rsbs	r5, r5, #1
   84260:	bf38      	it	cc
   84262:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   84264:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   84266:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8426a:	f240 2190 	movw	r1, #656	; 0x290
   8426e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84272:	f04f 0200 	mov.w	r2, #0
   84276:	700a      	strb	r2, [r1, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
   84278:	f640 435c 	movw	r3, #3164	; 0xc5c
   8427c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84280:	781c      	ldrb	r4, [r3, #0]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
   84282:	f640 4060 	movw	r0, #3168	; 0xc60
   84286:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8428a:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
   8428e:	bb79      	cbnz	r1, 842f0 <udi_cdc_tx_send+0xec>
		sof_zlp_counter++;
   84290:	f241 4398 	movw	r3, #5272	; 0x1498
   84294:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84298:	881a      	ldrh	r2, [r3, #0]
   8429a:	f102 0201 	add.w	r2, r2, #1
   8429e:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
   842a0:	f647 5041 	movw	r0, #32065	; 0x7d41
   842a4:	f2c0 0008 	movt	r0, #8
   842a8:	4780      	blx	r0
   842aa:	b930      	cbnz	r0, 842ba <udi_cdc_tx_send+0xb6>
   842ac:	f241 4198 	movw	r1, #5272	; 0x1498
   842b0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   842b4:	880b      	ldrh	r3, [r1, #0]
   842b6:	2b63      	cmp	r3, #99	; 0x63
   842b8:	d90d      	bls.n	842d6 <udi_cdc_tx_send+0xd2>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
   842ba:	f647 5241 	movw	r2, #32065	; 0x7d41
   842be:	f2c0 0208 	movt	r2, #8
   842c2:	4790      	blx	r2
   842c4:	b1a0      	cbz	r0, 842f0 <udi_cdc_tx_send+0xec>
   842c6:	f241 4098 	movw	r0, #5272	; 0x1498
   842ca:	f2c2 0007 	movt	r0, #8199	; 0x2007
   842ce:	8801      	ldrh	r1, [r0, #0]
   842d0:	f5b1 7f48 	cmp.w	r1, #800	; 0x320
   842d4:	d20c      	bcs.n	842f0 <udi_cdc_tx_send+0xec>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   842d6:	2d00      	cmp	r5, #0
   842d8:	d07d      	beq.n	843d6 <udi_cdc_tx_send+0x1d2>
		cpu_irq_enable();
   842da:	f240 2390 	movw	r3, #656	; 0x290
   842de:	f2c2 0307 	movt	r3, #8199	; 0x2007
   842e2:	f04f 0201 	mov.w	r2, #1
   842e6:	701a      	strb	r2, [r3, #0]
   842e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   842ec:	b662      	cpsie	i
   842ee:	e072      	b.n	843d6 <udi_cdc_tx_send+0x1d2>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
   842f0:	f241 4398 	movw	r3, #5272	; 0x1498
   842f4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   842f8:	f04f 0200 	mov.w	r2, #0
   842fc:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
   842fe:	f241 4090 	movw	r0, #5264	; 0x1490
   84302:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84306:	7801      	ldrb	r1, [r0, #0]
   84308:	b949      	cbnz	r1, 8431e <udi_cdc_tx_send+0x11a>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   8430a:	4294      	cmp	r4, r2
   8430c:	bf14      	ite	ne
   8430e:	2200      	movne	r2, #0
   84310:	2201      	moveq	r2, #1
   84312:	f640 435c 	movw	r3, #3164	; 0xc5c
   84316:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8431a:	701a      	strb	r2, [r3, #0]
   8431c:	e003      	b.n	84326 <udi_cdc_tx_send+0x122>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
   8431e:	f1d4 0401 	rsbs	r4, r4, #1
   84322:	bf38      	it	cc
   84324:	2400      	movcc	r4, #0
	}
	udi_cdc_tx_trans_ongoing[port] = true;
   84326:	f241 007c 	movw	r0, #4220	; 0x107c
   8432a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8432e:	f04f 0201 	mov.w	r2, #1
   84332:	7002      	strb	r2, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   84334:	b13d      	cbz	r5, 84346 <udi_cdc_tx_send+0x142>
		cpu_irq_enable();
   84336:	f240 2590 	movw	r5, #656	; 0x290
   8433a:	f2c2 0507 	movt	r5, #8199	; 0x2007
   8433e:	702a      	strb	r2, [r5, #0]
   84340:	f3bf 8f5f 	dmb	sy
   84344:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
   84346:	4625      	mov	r5, r4
   84348:	f640 4160 	movw	r1, #3168	; 0xc60
   8434c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84350:	f831 4014 	ldrh.w	r4, [r1, r4, lsl #1]
   84354:	f5b4 7400 	subs.w	r4, r4, #512	; 0x200
   84358:	bf18      	it	ne
   8435a:	2401      	movne	r4, #1
	if (b_short_packet) {
   8435c:	b1dc      	cbz	r4, 84396 <udi_cdc_tx_send+0x192>
		if (udd_is_high_speed()) {
   8435e:	f647 5241 	movw	r2, #32065	; 0x7d41
   84362:	f2c0 0208 	movt	r2, #8
   84366:	4790      	blx	r2
   84368:	b150      	cbz	r0, 84380 <udi_cdc_tx_send+0x17c>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
   8436a:	f647 50a5 	movw	r0, #32165	; 0x7da5
   8436e:	f2c0 0008 	movt	r0, #8
   84372:	4780      	blx	r0
   84374:	f241 0270 	movw	r2, #4208	; 0x1070
   84378:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8437c:	8010      	strh	r0, [r2, #0]
   8437e:	e011      	b.n	843a4 <udi_cdc_tx_send+0x1a0>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
   84380:	f647 5195 	movw	r1, #32149	; 0x7d95
   84384:	f2c0 0108 	movt	r1, #8
   84388:	4788      	blx	r1
   8438a:	f241 0370 	movw	r3, #4208	; 0x1070
   8438e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84392:	8018      	strh	r0, [r3, #0]
   84394:	e006      	b.n	843a4 <udi_cdc_tx_send+0x1a0>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
   84396:	f241 0370 	movw	r3, #4208	; 0x1070
   8439a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8439e:	f04f 0000 	mov.w	r0, #0
   843a2:	8018      	strh	r0, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
   843a4:	f640 4160 	movw	r1, #3168	; 0xc60
   843a8:	f2c2 0107 	movt	r1, #8199	; 0x2007
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
   843ac:	f831 3015 	ldrh.w	r3, [r1, r5, lsl #1]
   843b0:	f244 30f1 	movw	r0, #17393	; 0x43f1
   843b4:	f2c0 0008 	movt	r0, #8
   843b8:	9000      	str	r0, [sp, #0]
   843ba:	f04f 0084 	mov.w	r0, #132	; 0x84
   843be:	4621      	mov	r1, r4
   843c0:	f640 4464 	movw	r4, #3172	; 0xc64
   843c4:	f2c2 0407 	movt	r4, #8199	; 0x2007
   843c8:	eb04 2245 	add.w	r2, r4, r5, lsl #9
   843cc:	f248 0461 	movw	r4, #32865	; 0x8061
   843d0:	f2c0 0408 	movt	r4, #8
   843d4:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
   843d6:	b003      	add	sp, #12
   843d8:	bd30      	pop	{r4, r5, pc}
   843da:	bf00      	nop

000843dc <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
   843dc:	b508      	push	{r3, lr}
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
   843de:	f04f 0000 	mov.w	r0, #0
   843e2:	f244 2305 	movw	r3, #16901	; 0x4205
   843e6:	f2c0 0308 	movt	r3, #8
   843ea:	4798      	blx	r3
   843ec:	bd08      	pop	{r3, pc}
   843ee:	bf00      	nop

000843f0 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
   843f0:	b508      	push	{r3, lr}
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
   843f2:	b9e8      	cbnz	r0, 84430 <udi_cdc_data_sent+0x40>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
   843f4:	f640 435c 	movw	r3, #3164	; 0xc5c
   843f8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   843fc:	7819      	ldrb	r1, [r3, #0]
   843fe:	f1d1 0101 	rsbs	r1, r1, #1
   84402:	bf38      	it	cc
   84404:	2100      	movcc	r1, #0
   84406:	f640 4360 	movw	r3, #3168	; 0xc60
   8440a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8440e:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
   84412:	f241 4190 	movw	r1, #5264	; 0x1490
   84416:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8441a:	7008      	strb	r0, [r1, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   8441c:	f241 027c 	movw	r2, #4220	; 0x107c
   84420:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84424:	7010      	strb	r0, [r2, #0]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
   84426:	f244 2305 	movw	r3, #16901	; 0x4205
   8442a:	f2c0 0308 	movt	r3, #8
   8442e:	4798      	blx	r3
   84430:	bd08      	pop	{r3, pc}
   84432:	bf00      	nop

00084434 <udi_cdc_comm_setup>:
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
}

bool udi_cdc_comm_setup(void)
{
   84434:	b508      	push	{r3, lr}
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
   84436:	f641 4310 	movw	r3, #7184	; 0x1c10
   8443a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8443e:	7818      	ldrb	r0, [r3, #0]
   84440:	f010 0f80 	tst.w	r0, #128	; 0x80
   84444:	d020      	beq.n	84488 <udi_cdc_comm_setup+0x54>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   84446:	f000 0160 	and.w	r1, r0, #96	; 0x60
   8444a:	2920      	cmp	r1, #32
   8444c:	d156      	bne.n	844fc <udi_cdc_comm_setup+0xc8>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
   8444e:	f641 4210 	movw	r2, #7184	; 0x1c10
   84452:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84456:	7853      	ldrb	r3, [r2, #1]
   84458:	2b21      	cmp	r3, #33	; 0x21
   8445a:	d152      	bne.n	84502 <udi_cdc_comm_setup+0xce>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
   8445c:	f641 4010 	movw	r0, #7184	; 0x1c10
   84460:	f2c2 0007 	movt	r0, #8199	; 0x2007
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
   84464:	88c1      	ldrh	r1, [r0, #6]
   84466:	2907      	cmp	r1, #7
   84468:	d14e      	bne.n	84508 <udi_cdc_comm_setup+0xd4>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
   8446a:	f641 4310 	movw	r3, #7184	; 0x1c10
   8446e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84472:	f640 4250 	movw	r2, #3152	; 0xc50
   84476:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8447a:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
   8447c:	f04f 0007 	mov.w	r0, #7
   84480:	8198      	strh	r0, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
   84482:	f04f 0001 	mov.w	r0, #1
   84486:	bd08      	pop	{r3, pc}
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   84488:	f000 0160 	and.w	r1, r0, #96	; 0x60
   8448c:	2920      	cmp	r1, #32
   8448e:	d13e      	bne.n	8450e <udi_cdc_comm_setup+0xda>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
   84490:	f641 4210 	movw	r2, #7184	; 0x1c10
   84494:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84498:	7853      	ldrb	r3, [r2, #1]
   8449a:	2b20      	cmp	r3, #32
   8449c:	d002      	beq.n	844a4 <udi_cdc_comm_setup+0x70>
   8449e:	2b22      	cmp	r3, #34	; 0x22
   844a0:	d138      	bne.n	84514 <udi_cdc_comm_setup+0xe0>
   844a2:	e01a      	b.n	844da <udi_cdc_comm_setup+0xa6>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
   844a4:	f641 4310 	movw	r3, #7184	; 0x1c10
   844a8:	f2c2 0307 	movt	r3, #8199	; 0x2007
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
   844ac:	88d8      	ldrh	r0, [r3, #6]
   844ae:	2807      	cmp	r0, #7
   844b0:	d133      	bne.n	8451a <udi_cdc_comm_setup+0xe6>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
   844b2:	f641 4110 	movw	r1, #7184	; 0x1c10
   844b6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   844ba:	f244 2201 	movw	r2, #16897	; 0x4201
   844be:	f2c0 0208 	movt	r2, #8
   844c2:	610a      	str	r2, [r1, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
   844c4:	f640 4350 	movw	r3, #3152	; 0xc50
   844c8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   844cc:	608b      	str	r3, [r1, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
   844ce:	f04f 0007 	mov.w	r0, #7
   844d2:	8188      	strh	r0, [r1, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
   844d4:	f04f 0001 	mov.w	r0, #1
   844d8:	bd08      	pop	{r3, pc}
			case USB_REQ_CDC_SET_CONTROL_LINE_STATE:
				// According cdc spec 1.1 chapter 6.2.14
				UDI_CDC_SET_DTR_EXT(port, (0 !=
   844da:	f641 4010 	movw	r0, #7184	; 0x1c10
   844de:	f2c2 0007 	movt	r0, #8199	; 0x2007
   844e2:	7881      	ldrb	r1, [r0, #2]
   844e4:	f04f 0000 	mov.w	r0, #0
   844e8:	f001 0101 	and.w	r1, r1, #1
   844ec:	f643 4229 	movw	r2, #15401	; 0x3c29
   844f0:	f2c0 0208 	movt	r2, #8
   844f4:	4790      	blx	r2
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
   844f6:	f04f 0001 	mov.w	r0, #1
   844fa:	bd08      	pop	{r3, pc}
			}
		}
	}
	return false;  // request Not supported
   844fc:	f04f 0000 	mov.w	r0, #0
   84500:	bd08      	pop	{r3, pc}
   84502:	f04f 0000 	mov.w	r0, #0
   84506:	bd08      	pop	{r3, pc}
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
   84508:	f04f 0000 	mov.w	r0, #0
   8450c:	bd08      	pop	{r3, pc}
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
   8450e:	f04f 0000 	mov.w	r0, #0
   84512:	bd08      	pop	{r3, pc}
   84514:	f04f 0000 	mov.w	r0, #0
   84518:	bd08      	pop	{r3, pc}
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
   8451a:	f04f 0000 	mov.w	r0, #0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
   8451e:	bd08      	pop	{r3, pc}

00084520 <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
   84520:	b508      	push	{r3, lr}
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
   84522:	f640 4358 	movw	r3, #3160	; 0xc58
   84526:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8452a:	781a      	ldrb	r2, [r3, #0]
   8452c:	f102 30ff 	add.w	r0, r2, #4294967295
   84530:	b2c1      	uxtb	r1, r0
   84532:	7019      	strb	r1, [r3, #0]
	port = udi_cdc_nb_data_enabled;
   84534:	7818      	ldrb	r0, [r3, #0]
	UDI_CDC_DISABLE_EXT(port);
   84536:	f648 43cd 	movw	r3, #36045	; 0x8ccd
   8453a:	f2c0 0308 	movt	r3, #8
   8453e:	4798      	blx	r3
	udi_cdc_data_running = false;
   84540:	f241 0074 	movw	r0, #4212	; 0x1074
   84544:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84548:	f04f 0200 	mov.w	r2, #0
   8454c:	7002      	strb	r2, [r0, #0]
   8454e:	bd08      	pop	{r3, pc}

00084550 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
   84550:	b508      	push	{r3, lr}
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
   84552:	f04f 0000 	mov.w	r0, #0
   84556:	f241 0368 	movw	r3, #4200	; 0x1068
   8455a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8455e:	7018      	strb	r0, [r3, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
   84560:	f241 4194 	movw	r1, #5268	; 0x1494
   84564:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84568:	8008      	strh	r0, [r1, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
   8456a:	f241 0380 	movw	r3, #4224	; 0x1080
   8456e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84572:	f04f 01a1 	mov.w	r1, #161	; 0xa1
   84576:	7019      	strb	r1, [r3, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
   84578:	f04f 0120 	mov.w	r1, #32
   8457c:	7059      	strb	r1, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
   8457e:	8058      	strh	r0, [r3, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
   84580:	8098      	strh	r0, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
   84582:	f04f 0102 	mov.w	r1, #2
   84586:	80d9      	strh	r1, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
   84588:	8118      	strh	r0, [r3, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
   8458a:	f640 4350 	movw	r3, #3152	; 0xc50
   8458e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84592:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
   84596:	6019      	str	r1, [r3, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
   84598:	7118      	strb	r0, [r3, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
   8459a:	7158      	strb	r0, [r3, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
   8459c:	f04f 0208 	mov.w	r2, #8
   845a0:	719a      	strb	r2, [r3, #6]
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
   845a2:	f648 43bd 	movw	r3, #36029	; 0x8cbd
   845a6:	f2c0 0308 	movt	r3, #8
   845aa:	4798      	blx	r3
   845ac:	b158      	cbz	r0, 845c6 <udi_cdc_comm_enable+0x76>
		return false;
	}
	udi_cdc_nb_comm_enabled++;
   845ae:	f241 0068 	movw	r0, #4200	; 0x1068
   845b2:	f2c2 0007 	movt	r0, #8199	; 0x2007
   845b6:	7801      	ldrb	r1, [r0, #0]
   845b8:	f101 0101 	add.w	r1, r1, #1
   845bc:	b2ca      	uxtb	r2, r1
   845be:	7002      	strb	r2, [r0, #0]
	return true;
   845c0:	f04f 0001 	mov.w	r0, #1
   845c4:	bd08      	pop	{r3, pc}
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
   845c6:	f04f 0000 	mov.w	r0, #0
	}
	udi_cdc_nb_comm_enabled++;
	return true;
}
   845ca:	bd08      	pop	{r3, pc}

000845cc <udi_cdc_multi_get_nb_received_data>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   845cc:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   845d0:	b672      	cpsid	i
   845d2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   845d6:	f240 2290 	movw	r2, #656	; 0x290
   845da:	f2c2 0207 	movt	r2, #8199	; 0x2007
   845de:	f04f 0100 	mov.w	r1, #0
   845e2:	7011      	strb	r1, [r2, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   845e4:	f241 006c 	movw	r0, #4204	; 0x106c
   845e8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   845ec:	8802      	ldrh	r2, [r0, #0]
   845ee:	b290      	uxth	r0, r2
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
   845f0:	f241 0178 	movw	r1, #4216	; 0x1078
   845f4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   845f8:	7809      	ldrb	r1, [r1, #0]
   845fa:	f241 0264 	movw	r2, #4196	; 0x1064
   845fe:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84602:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
   84606:	1a08      	subs	r0, r1, r0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   84608:	b94b      	cbnz	r3, 8461e <udi_cdc_multi_get_nb_received_data+0x52>
		cpu_irq_enable();
   8460a:	f240 2390 	movw	r3, #656	; 0x290
   8460e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84612:	f04f 0201 	mov.w	r2, #1
   84616:	701a      	strb	r2, [r3, #0]
   84618:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8461c:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
   8461e:	4770      	bx	lr

00084620 <udi_cdc_get_nb_received_data>:

iram_size_t udi_cdc_get_nb_received_data(void)
{
   84620:	b508      	push	{r3, lr}
	return udi_cdc_multi_get_nb_received_data(0);
   84622:	f04f 0000 	mov.w	r0, #0
   84626:	f244 53cd 	movw	r3, #17869	; 0x45cd
   8462a:	f2c0 0308 	movt	r3, #8
   8462e:	4798      	blx	r3
}
   84630:	bd08      	pop	{r3, pc}
   84632:	bf00      	nop

00084634 <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
   84634:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
   84636:	f244 53cd 	movw	r3, #17869	; 0x45cd
   8463a:	f2c0 0308 	movt	r3, #8
   8463e:	4798      	blx	r3
}
   84640:	3000      	adds	r0, #0
   84642:	bf18      	it	ne
   84644:	2001      	movne	r0, #1
   84646:	bd08      	pop	{r3, pc}

00084648 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
   84648:	b510      	push	{r4, lr}
   8464a:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8464c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   84650:	f1d3 0001 	rsbs	r0, r3, #1
   84654:	bf38      	it	cc
   84656:	2000      	movcc	r0, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   84658:	b672      	cpsid	i
   8465a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8465e:	f240 2290 	movw	r2, #656	; 0x290
   84662:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84666:	f04f 0100 	mov.w	r1, #0
   8466a:	7011      	strb	r1, [r2, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
   8466c:	f241 0478 	movw	r4, #4216	; 0x1078
   84670:	f2c2 0407 	movt	r4, #8199	; 0x2007
   84674:	7824      	ldrb	r4, [r4, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
   84676:	f241 438c 	movw	r3, #5260	; 0x148c
   8467a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8467e:	781a      	ldrb	r2, [r3, #0]
   84680:	b96a      	cbnz	r2, 8469e <udi_cdc_rx_start+0x56>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
   84682:	f241 016c 	movw	r1, #4204	; 0x106c
   84686:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8468a:	880b      	ldrh	r3, [r1, #0]
   8468c:	b29a      	uxth	r2, r3
   8468e:	f241 0164 	movw	r1, #4196	; 0x1064
   84692:	f2c2 0107 	movt	r1, #8199	; 0x2007
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
   84696:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
   8469a:	4293      	cmp	r3, r2
   8469c:	d90e      	bls.n	846bc <udi_cdc_rx_start+0x74>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8469e:	2800      	cmp	r0, #0
   846a0:	d052      	beq.n	84748 <udi_cdc_rx_start+0x100>
		cpu_irq_enable();
   846a2:	f240 2190 	movw	r1, #656	; 0x290
   846a6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   846aa:	f04f 0201 	mov.w	r2, #1
   846ae:	700a      	strb	r2, [r1, #0]
   846b0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   846b4:	b662      	cpsie	i
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
   846b6:	f04f 0000 	mov.w	r0, #0
   846ba:	e047      	b.n	8474c <udi_cdc_rx_start+0x104>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
   846bc:	f241 026c 	movw	r2, #4204	; 0x106c
   846c0:	f2c2 0207 	movt	r2, #8199	; 0x2007
   846c4:	f04f 0100 	mov.w	r1, #0
   846c8:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   846ca:	428c      	cmp	r4, r1
   846cc:	bf14      	ite	ne
   846ce:	2100      	movne	r1, #0
   846d0:	2101      	moveq	r1, #1
   846d2:	f241 0378 	movw	r3, #4216	; 0x1078
   846d6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   846da:	7019      	strb	r1, [r3, #0]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
   846dc:	f241 428c 	movw	r2, #5260	; 0x148c
   846e0:	f2c2 0207 	movt	r2, #8199	; 0x2007
   846e4:	f04f 0101 	mov.w	r1, #1
   846e8:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   846ea:	b138      	cbz	r0, 846fc <udi_cdc_rx_start+0xb4>
		cpu_irq_enable();
   846ec:	f240 2090 	movw	r0, #656	; 0x290
   846f0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   846f4:	7001      	strb	r1, [r0, #0]
   846f6:	f3bf 8f5f 	dmb	sy
   846fa:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
   846fc:	f04f 0000 	mov.w	r0, #0
   84700:	f244 6235 	movw	r2, #17973	; 0x4635
   84704:	f2c0 0208 	movt	r2, #8
   84708:	4790      	blx	r2
   8470a:	b130      	cbz	r0, 8471a <udi_cdc_rx_start+0xd2>
		UDI_CDC_RX_NOTIFY(port);
   8470c:	f04f 0000 	mov.w	r0, #0
   84710:	f643 414d 	movw	r1, #15437	; 0x3c4d
   84714:	f2c0 0108 	movt	r1, #8
   84718:	4788      	blx	r1
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
   8471a:	f244 7051 	movw	r0, #18257	; 0x4751
   8471e:	f2c0 0008 	movt	r0, #8
   84722:	9000      	str	r0, [sp, #0]
   84724:	f04f 0005 	mov.w	r0, #5
   84728:	f04f 0101 	mov.w	r1, #1
   8472c:	f241 038c 	movw	r3, #4236	; 0x108c
   84730:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84734:	eb03 2244 	add.w	r2, r3, r4, lsl #9
   84738:	f44f 7300 	mov.w	r3, #512	; 0x200
   8473c:	f248 0461 	movw	r4, #32865	; 0x8061
   84740:	f2c0 0408 	movt	r4, #8
   84744:	47a0      	blx	r4
   84746:	e001      	b.n	8474c <udi_cdc_rx_start+0x104>
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
   84748:	f04f 0000 	mov.w	r0, #0
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
   8474c:	b002      	add	sp, #8
   8474e:	bd10      	pop	{r4, pc}

00084750 <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
   84750:	b510      	push	{r4, lr}
   84752:	b082      	sub	sp, #8
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
   84754:	bb88      	cbnz	r0, 847ba <udi_cdc_data_received+0x6a>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
   84756:	f241 0378 	movw	r3, #4216	; 0x1078
   8475a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8475e:	7818      	ldrb	r0, [r3, #0]
   84760:	f1d0 0301 	rsbs	r3, r0, #1
   84764:	bf38      	it	cc
   84766:	2300      	movcc	r3, #0
	if (!n) {
   84768:	b9a9      	cbnz	r1, 84796 <udi_cdc_data_received+0x46>
		udd_ep_run( ep,
   8476a:	f244 7451 	movw	r4, #18257	; 0x4751
   8476e:	f2c0 0408 	movt	r4, #8
   84772:	9400      	str	r4, [sp, #0]
   84774:	4610      	mov	r0, r2
   84776:	f04f 0101 	mov.w	r1, #1
   8477a:	f241 028c 	movw	r2, #4236	; 0x108c
   8477e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84782:	eb02 2243 	add.w	r2, r2, r3, lsl #9
   84786:	f44f 7300 	mov.w	r3, #512	; 0x200
   8478a:	f248 0461 	movw	r4, #32865	; 0x8061
   8478e:	f2c0 0408 	movt	r4, #8
   84792:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
   84794:	e011      	b.n	847ba <udi_cdc_data_received+0x6a>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
   84796:	f241 0264 	movw	r2, #4196	; 0x1064
   8479a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8479e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
   847a2:	f04f 0000 	mov.w	r0, #0
   847a6:	f241 418c 	movw	r1, #5260	; 0x148c
   847aa:	f2c2 0107 	movt	r1, #8199	; 0x2007
   847ae:	7008      	strb	r0, [r1, #0]
	udi_cdc_rx_start(port);
   847b0:	f244 6349 	movw	r3, #17993	; 0x4649
   847b4:	f2c0 0308 	movt	r3, #8
   847b8:	4798      	blx	r3
}
   847ba:	b002      	add	sp, #8
   847bc:	bd10      	pop	{r4, pc}
   847be:	bf00      	nop

000847c0 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
   847c0:	b538      	push	{r3, r4, r5, lr}
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
   847c2:	f04f 0400 	mov.w	r4, #0
   847c6:	f640 4358 	movw	r3, #3160	; 0xc58
   847ca:	f2c2 0307 	movt	r3, #8199	; 0x2007
   847ce:	701c      	strb	r4, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
   847d0:	f241 007c 	movw	r0, #4220	; 0x107c
   847d4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   847d8:	7004      	strb	r4, [r0, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
   847da:	f241 4190 	movw	r1, #5264	; 0x1490
   847de:	f2c2 0107 	movt	r1, #8199	; 0x2007
   847e2:	700c      	strb	r4, [r1, #0]
	udi_cdc_tx_buf_sel[port] = 0;
   847e4:	f640 425c 	movw	r2, #3164	; 0xc5c
   847e8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   847ec:	7014      	strb	r4, [r2, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
   847ee:	f640 4360 	movw	r3, #3168	; 0xc60
   847f2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   847f6:	4625      	mov	r5, r4
   847f8:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
   847fa:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
   847fc:	f241 0070 	movw	r0, #4208	; 0x1070
   84800:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84804:	8004      	strh	r4, [r0, #0]
	udi_cdc_tx_send(port);
   84806:	4620      	mov	r0, r4
   84808:	f244 2105 	movw	r1, #16901	; 0x4205
   8480c:	f2c0 0108 	movt	r1, #8
   84810:	4788      	blx	r1

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
   84812:	f241 428c 	movw	r2, #5260	; 0x148c
   84816:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8481a:	7014      	strb	r4, [r2, #0]
	udi_cdc_rx_buf_sel[port] = 0;
   8481c:	f241 0378 	movw	r3, #4216	; 0x1078
   84820:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84824:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
   84826:	f241 0064 	movw	r0, #4196	; 0x1064
   8482a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8482e:	8004      	strh	r4, [r0, #0]
	udi_cdc_rx_pos[port] = 0;
   84830:	f241 016c 	movw	r1, #4204	; 0x106c
   84834:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84838:	800c      	strh	r4, [r1, #0]
	if (!udi_cdc_rx_start(port)) {
   8483a:	4620      	mov	r0, r4
   8483c:	f244 6249 	movw	r2, #17993	; 0x4649
   84840:	f2c0 0208 	movt	r2, #8
   84844:	4790      	blx	r2
   84846:	b198      	cbz	r0, 84870 <udi_cdc_data_enable+0xb0>
		return false;
	}
	udi_cdc_nb_data_enabled++;
   84848:	f640 4358 	movw	r3, #3160	; 0xc58
   8484c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84850:	7818      	ldrb	r0, [r3, #0]
   84852:	f100 0001 	add.w	r0, r0, #1
   84856:	b2c1      	uxtb	r1, r0
   84858:	7019      	strb	r1, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
   8485a:	781a      	ldrb	r2, [r3, #0]
   8485c:	2a01      	cmp	r2, #1
   8485e:	d10a      	bne.n	84876 <udi_cdc_data_enable+0xb6>
		udi_cdc_data_running = true;
   84860:	f04f 0001 	mov.w	r0, #1
   84864:	f241 0374 	movw	r3, #4212	; 0x1074
   84868:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8486c:	7018      	strb	r0, [r3, #0]
   8486e:	bd38      	pop	{r3, r4, r5, pc}
	udi_cdc_rx_trans_ongoing[port] = false;
	udi_cdc_rx_buf_sel[port] = 0;
	udi_cdc_rx_buf_nb[port][0] = 0;
	udi_cdc_rx_pos[port] = 0;
	if (!udi_cdc_rx_start(port)) {
		return false;
   84870:	f04f 0000 	mov.w	r0, #0
   84874:	bd38      	pop	{r3, r4, r5, pc}
	}
	udi_cdc_nb_data_enabled++;
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
		udi_cdc_data_running = true;
	}
	return true;
   84876:	f04f 0001 	mov.w	r0, #1
}
   8487a:	bd38      	pop	{r3, r4, r5, pc}

0008487c <udi_cdc_multi_read_buf>:
{
	return udi_cdc_multi_getc(0);
}

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
   8487c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84880:	b083      	sub	sp, #12
   84882:	4615      	mov	r5, r2
	irqflags_t flags;
	uint8_t *ptr_buf = (uint8_t *)buf;
   84884:	4688      	mov	r8, r1
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   84886:	f240 2790 	movw	r7, #656	; 0x290
   8488a:	f2c2 0707 	movt	r7, #8199	; 0x2007
   8488e:	f04f 0b00 	mov.w	fp, #0
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   84892:	f241 066c 	movw	r6, #4204	; 0x106c
   84896:	f2c2 0607 	movt	r6, #8199	; 0x2007
	buf_sel = udi_cdc_rx_buf_sel[port];
   8489a:	f241 0a78 	movw	sl, #4216	; 0x1078
   8489e:	f2c2 0a07 	movt	sl, #8199	; 0x2007
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
   848a2:	f241 0964 	movw	r9, #4196	; 0x1064
   848a6:	f2c2 0907 	movt	r9, #8199	; 0x2007
	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
   848aa:	f241 038c 	movw	r3, #4236	; 0x108c
   848ae:	f2c2 0307 	movt	r3, #8199	; 0x2007
   848b2:	9301      	str	r3, [sp, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   848b4:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   848b8:	b672      	cpsid	i
   848ba:	f3bf 8f5f 	dmb	sy
   848be:	f887 b000 	strb.w	fp, [r7]
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   848c2:	8830      	ldrh	r0, [r6, #0]
   848c4:	b283      	uxth	r3, r0
	buf_sel = udi_cdc_rx_buf_sel[port];
   848c6:	f89a 1000 	ldrb.w	r1, [sl]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   848ca:	b92a      	cbnz	r2, 848d8 <udi_cdc_multi_read_buf+0x5c>
		cpu_irq_enable();
   848cc:	f04f 0401 	mov.w	r4, #1
   848d0:	703c      	strb	r4, [r7, #0]
   848d2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   848d6:	b662      	cpsie	i
	cpu_irq_restore(flags);
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
   848d8:	f839 4011 	ldrh.w	r4, [r9, r1, lsl #1]
   848dc:	42a3      	cmp	r3, r4
   848de:	d307      	bcc.n	848f0 <udi_cdc_multi_read_buf+0x74>
		if (!udi_cdc_data_running) {
   848e0:	f241 0074 	movw	r0, #4212	; 0x1074
   848e4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   848e8:	7801      	ldrb	r1, [r0, #0]
   848ea:	2900      	cmp	r1, #0
   848ec:	d1e2      	bne.n	848b4 <udi_cdc_multi_read_buf+0x38>
   848ee:	e01d      	b.n	8492c <udi_cdc_multi_read_buf+0xb0>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
   848f0:	1ae4      	subs	r4, r4, r3
   848f2:	42a5      	cmp	r5, r4
   848f4:	bf38      	it	cc
   848f6:	462c      	movcc	r4, r5
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
   848f8:	eb03 2241 	add.w	r2, r3, r1, lsl #9
   848fc:	4640      	mov	r0, r8
   848fe:	9b01      	ldr	r3, [sp, #4]
   84900:	1899      	adds	r1, r3, r2
   84902:	4622      	mov	r2, r4
   84904:	f249 3325 	movw	r3, #37669	; 0x9325
   84908:	f2c0 0308 	movt	r3, #8
   8490c:	4798      	blx	r3
	udi_cdc_rx_pos[port] += copy_nb;
   8490e:	8830      	ldrh	r0, [r6, #0]
   84910:	1821      	adds	r1, r4, r0
   84912:	b28a      	uxth	r2, r1
   84914:	8032      	strh	r2, [r6, #0]
	ptr_buf += copy_nb;
   84916:	44a0      	add	r8, r4
	size -= copy_nb;
   84918:	1b2d      	subs	r5, r5, r4
	udi_cdc_rx_start(port);
   8491a:	f04f 0000 	mov.w	r0, #0
   8491e:	f244 6349 	movw	r3, #17993	; 0x4649
   84922:	f2c0 0308 	movt	r3, #8
   84926:	4798      	blx	r3

	if (size) {
   84928:	2d00      	cmp	r5, #0
   8492a:	d1c3      	bne.n	848b4 <udi_cdc_multi_read_buf+0x38>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
}
   8492c:	4628      	mov	r0, r5
   8492e:	b003      	add	sp, #12
   84930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00084934 <udi_cdc_read_buf>:

iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
   84934:	b508      	push	{r3, lr}
   84936:	4603      	mov	r3, r0
   84938:	460a      	mov	r2, r1
	return udi_cdc_multi_read_buf(0, buf, size);
   8493a:	f04f 0000 	mov.w	r0, #0
   8493e:	4619      	mov	r1, r3
   84940:	f644 037d 	movw	r3, #18557	; 0x487d
   84944:	f2c0 0308 	movt	r3, #8
   84948:	4798      	blx	r3
}
   8494a:	bd08      	pop	{r3, pc}

0008494c <udi_cdc_multi_get_free_tx_buffer>:

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
   8494c:	b410      	push	{r4}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8494e:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   84952:	b672      	cpsid	i
   84954:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   84958:	f240 2390 	movw	r3, #656	; 0x290
   8495c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84960:	f04f 0200 	mov.w	r2, #0
   84964:	701a      	strb	r2, [r3, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   84966:	f640 405c 	movw	r0, #3164	; 0xc5c
   8496a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8496e:	7801      	ldrb	r1, [r0, #0]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   84970:	f640 4260 	movw	r2, #3168	; 0xc60
   84974:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84978:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
   8497c:	f1d1 0101 	rsbs	r1, r1, #1
   84980:	bf38      	it	cc
   84982:	2100      	movcc	r1, #0
   84984:	b2c8      	uxtb	r0, r1
   84986:	f832 0010 	ldrh.w	r0, [r2, r0, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
   8498a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8498e:	d11b      	bne.n	849c8 <udi_cdc_multi_get_free_tx_buffer+0x7c>
		if ((!udi_cdc_tx_trans_ongoing[port])
   84990:	f241 027c 	movw	r2, #4220	; 0x107c
   84994:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84998:	7812      	ldrb	r2, [r2, #0]
   8499a:	b9aa      	cbnz	r2, 849c8 <udi_cdc_multi_get_free_tx_buffer+0x7c>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
   8499c:	f241 4290 	movw	r2, #5264	; 0x1490
   849a0:	f2c2 0207 	movt	r2, #8199	; 0x2007
   849a4:	7812      	ldrb	r2, [r2, #0]
   849a6:	b97a      	cbnz	r2, 849c8 <udi_cdc_multi_get_free_tx_buffer+0x7c>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
   849a8:	f241 4390 	movw	r3, #5264	; 0x1490
   849ac:	f2c2 0307 	movt	r3, #8199	; 0x2007
   849b0:	f04f 0001 	mov.w	r0, #1
   849b4:	7018      	strb	r0, [r3, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
   849b6:	f640 425c 	movw	r2, #3164	; 0xc5c
   849ba:	f2c2 0207 	movt	r2, #8199	; 0x2007
   849be:	7011      	strb	r1, [r2, #0]
			buf_sel_nb = 0;
			buf_nosel_nb = UDI_CDC_TX_BUFFERS;
   849c0:	f44f 7000 	mov.w	r0, #512	; 0x200
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
   849c4:	f04f 0300 	mov.w	r3, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   849c8:	b94c      	cbnz	r4, 849de <udi_cdc_multi_get_free_tx_buffer+0x92>
		cpu_irq_enable();
   849ca:	f240 2290 	movw	r2, #656	; 0x290
   849ce:	f2c2 0207 	movt	r2, #8199	; 0x2007
   849d2:	f04f 0101 	mov.w	r1, #1
   849d6:	7011      	strb	r1, [r2, #0]
   849d8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   849dc:	b662      	cpsie	i
iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
   849de:	18c0      	adds	r0, r0, r3
		}
	}
	cpu_irq_restore(flags);

	return (UDI_CDC_TX_BUFFERS - buf_sel_nb) + (UDI_CDC_TX_BUFFERS - buf_nosel_nb);
}
   849e0:	f5c0 6080 	rsb	r0, r0, #1024	; 0x400
   849e4:	bc10      	pop	{r4}
   849e6:	4770      	bx	lr

000849e8 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
   849e8:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
   849ea:	f644 134d 	movw	r3, #18765	; 0x494d
   849ee:	f2c0 0308 	movt	r3, #8
   849f2:	4798      	blx	r3
}
   849f4:	3000      	adds	r0, #0
   849f6:	bf18      	it	ne
   849f8:	2001      	movne	r0, #1
   849fa:	bd08      	pop	{r3, pc}

000849fc <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
   849fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84a00:	460d      	mov	r5, r1

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   84a02:	f640 4350 	movw	r3, #3152	; 0xc50
   84a06:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84a0a:	799f      	ldrb	r7, [r3, #6]
   84a0c:	2f09      	cmp	r7, #9
   84a0e:	bf14      	ite	ne
   84a10:	2700      	movne	r7, #0
   84a12:	2701      	moveq	r7, #1

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   84a14:	f04f 0400 	mov.w	r4, #0
   84a18:	f644 16e9 	movw	r6, #18921	; 0x49e9
   84a1c:	f2c0 0608 	movt	r6, #8
		if (!udi_cdc_data_running) {
   84a20:	f241 0974 	movw	r9, #4212	; 0x1074
   84a24:	f2c2 0907 	movt	r9, #8199	; 0x2007
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   84a28:	f240 2890 	movw	r8, #656	; 0x290
   84a2c:	f2c2 0807 	movt	r8, #8199	; 0x2007

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   84a30:	4620      	mov	r0, r4
   84a32:	47b0      	blx	r6
   84a34:	b928      	cbnz	r0, 84a42 <udi_cdc_multi_putc+0x46>
		if (!udi_cdc_data_running) {
   84a36:	f899 3000 	ldrb.w	r3, [r9]
   84a3a:	2b00      	cmp	r3, #0
   84a3c:	d1f8      	bne.n	84a30 <udi_cdc_multi_putc+0x34>
   84a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84a42:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   84a46:	b672      	cpsid	i
   84a48:	f3bf 8f5f 	dmb	sy
   84a4c:	f888 4000 	strb.w	r4, [r8]
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   84a50:	f640 415c 	movw	r1, #3164	; 0xc5c
   84a54:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84a58:	780b      	ldrb	r3, [r1, #0]
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   84a5a:	f640 4260 	movw	r2, #3168	; 0xc60
   84a5e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84a62:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
   84a66:	eb01 2c43 	add.w	ip, r1, r3, lsl #9
   84a6a:	f640 4a64 	movw	sl, #3172	; 0xc64
   84a6e:	f2c2 0a07 	movt	sl, #8199	; 0x2007
   84a72:	f80a 500c 	strb.w	r5, [sl, ip]
   84a76:	f101 0101 	add.w	r1, r1, #1
   84a7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   84a7e:	b930      	cbnz	r0, 84a8e <udi_cdc_multi_putc+0x92>
		cpu_irq_enable();
   84a80:	f04f 0001 	mov.w	r0, #1
   84a84:	f888 0000 	strb.w	r0, [r8]
   84a88:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   84a8c:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
   84a8e:	b11f      	cbz	r7, 84a98 <udi_cdc_multi_putc+0x9c>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
   84a90:	ea4f 2525 	mov.w	r5, r5, asr #8
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
   84a94:	4627      	mov	r7, r4
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
   84a96:	e7cb      	b.n	84a30 <udi_cdc_multi_putc+0x34>
	}
	return true;
   84a98:	f04f 0001 	mov.w	r0, #1
}
   84a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084aa0 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   84aa0:	b508      	push	{r3, lr}
   84aa2:	4601      	mov	r1, r0
	return udi_cdc_multi_putc(0, value);
   84aa4:	f04f 0000 	mov.w	r0, #0
   84aa8:	f644 13fd 	movw	r3, #18941	; 0x49fd
   84aac:	f2c0 0308 	movt	r3, #8
   84ab0:	4798      	blx	r3
}
   84ab2:	bd08      	pop	{r3, pc}

00084ab4 <udi_cdc_multi_write_buf>:

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
   84ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84ab8:	b083      	sub	sp, #12
   84aba:	4615      	mov	r5, r2

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
   84abc:	f640 4350 	movw	r3, #3152	; 0xc50
   84ac0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84ac4:	7998      	ldrb	r0, [r3, #6]
   84ac6:	2809      	cmp	r0, #9
		size *=2;
   84ac8:	bf08      	it	eq
   84aca:	0055      	lsleq	r5, r2, #1
{
	return udi_cdc_multi_putc(0, value);
}

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
   84acc:	4689      	mov	r9, r1
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   84ace:	f04f 0800 	mov.w	r8, #0
		if (!udi_cdc_data_running) {
   84ad2:	f241 0174 	movw	r1, #4212	; 0x1074
   84ad6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84ada:	9101      	str	r1, [sp, #4]
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   84adc:	f240 2290 	movw	r2, #656	; 0x290
   84ae0:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84ae4:	9200      	str	r2, [sp, #0]
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   84ae6:	4640      	mov	r0, r8
   84ae8:	f644 13e9 	movw	r3, #18921	; 0x49e9
   84aec:	f2c0 0308 	movt	r3, #8
   84af0:	4798      	blx	r3
   84af2:	b920      	cbnz	r0, 84afe <udi_cdc_multi_write_buf+0x4a>
		if (!udi_cdc_data_running) {
   84af4:	9801      	ldr	r0, [sp, #4]
   84af6:	7803      	ldrb	r3, [r0, #0]
   84af8:	2b00      	cmp	r3, #0
   84afa:	d1f4      	bne.n	84ae6 <udi_cdc_multi_write_buf+0x32>
   84afc:	e035      	b.n	84b6a <udi_cdc_multi_write_buf+0xb6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84afe:	f3ef 8b10 	mrs	fp, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   84b02:	b672      	cpsid	i
   84b04:	f3bf 8f5f 	dmb	sy
   84b08:	9c00      	ldr	r4, [sp, #0]
   84b0a:	f884 8000 	strb.w	r8, [r4]
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   84b0e:	f640 465c 	movw	r6, #3164	; 0xc5c
   84b12:	f2c2 0607 	movt	r6, #8199	; 0x2007
   84b16:	7836      	ldrb	r6, [r6, #0]
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   84b18:	f640 4a60 	movw	sl, #3168	; 0xc60
   84b1c:	f2c2 0a07 	movt	sl, #8199	; 0x2007
   84b20:	f83a 7016 	ldrh.w	r7, [sl, r6, lsl #1]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
   84b24:	f5c7 7400 	rsb	r4, r7, #512	; 0x200
   84b28:	42a5      	cmp	r5, r4
   84b2a:	bf38      	it	cc
   84b2c:	462c      	movcc	r4, r5
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
   84b2e:	eb07 2146 	add.w	r1, r7, r6, lsl #9
   84b32:	f640 4064 	movw	r0, #3172	; 0xc64
   84b36:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84b3a:	1840      	adds	r0, r0, r1
   84b3c:	4649      	mov	r1, r9
   84b3e:	4622      	mov	r2, r4
   84b40:	f249 3325 	movw	r3, #37669	; 0x9325
   84b44:	f2c0 0308 	movt	r3, #8
   84b48:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
   84b4a:	193f      	adds	r7, r7, r4
   84b4c:	f82a 7016 	strh.w	r7, [sl, r6, lsl #1]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   84b50:	f1bb 0f00 	cmp.w	fp, #0
   84b54:	d106      	bne.n	84b64 <udi_cdc_multi_write_buf+0xb0>
		cpu_irq_enable();
   84b56:	f04f 0101 	mov.w	r1, #1
   84b5a:	9a00      	ldr	r2, [sp, #0]
   84b5c:	7011      	strb	r1, [r2, #0]
   84b5e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   84b62:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
   84b64:	44a1      	add	r9, r4
	size -= copy_nb;

	if (size) {
   84b66:	1b2d      	subs	r5, r5, r4
   84b68:	d1bd      	bne.n	84ae6 <udi_cdc_multi_write_buf+0x32>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
}
   84b6a:	4628      	mov	r0, r5
   84b6c:	b003      	add	sp, #12
   84b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84b72:	bf00      	nop

00084b74 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
   84b74:	b508      	push	{r3, lr}
   84b76:	4603      	mov	r3, r0
   84b78:	460a      	mov	r2, r1
	return udi_cdc_multi_write_buf(0, buf, size);
   84b7a:	f04f 0000 	mov.w	r0, #0
   84b7e:	4619      	mov	r1, r3
   84b80:	f644 23b5 	movw	r3, #19125	; 0x4ab5
   84b84:	f2c0 0308 	movt	r3, #8
   84b88:	4798      	blx	r3
}
   84b8a:	bd08      	pop	{r3, pc}

00084b8c <udi_msc_getsetting>:
}

uint8_t udi_msc_getsetting(void)
{
	return 0;	// MSC don't have multiple alternate setting
}
   84b8c:	f04f 0000 	mov.w	r0, #0
   84b90:	4770      	bx	lr
   84b92:	bf00      	nop

00084b94 <udi_msc_trans_ack>:
		udd_ep_id_t ep)
{
	UNUSED(ep);
	UNUSED(n);
	// Update variable to signal the end of transfer
	udi_msc_b_abort_trans = (UDD_EP_TRANSFER_OK != status) ? true : false;
   84b94:	3000      	adds	r0, #0
   84b96:	bf18      	it	ne
   84b98:	2001      	movne	r0, #1
   84b9a:	f641 430d 	movw	r3, #7181	; 0x1c0d
   84b9e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84ba2:	7018      	strb	r0, [r3, #0]
	udi_msc_b_ack_trans = true;
   84ba4:	f240 2104 	movw	r1, #516	; 0x204
   84ba8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84bac:	f04f 0201 	mov.w	r2, #1
   84bb0:	700a      	strb	r2, [r1, #0]
   84bb2:	4770      	bx	lr

00084bb4 <udi_msc_clear_sense>:
//---------------------------------------------
//------- Routines manage sense data

static void udi_msc_clear_sense(void)
{
	memset((uint8_t*)&udi_msc_sense, 0, sizeof(struct scsi_request_sense_data));
   84bb4:	f241 42e0 	movw	r2, #5344	; 0x14e0
   84bb8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84bbc:	f04f 0300 	mov.w	r3, #0
   84bc0:	4611      	mov	r1, r2
   84bc2:	f841 3b04 	str.w	r3, [r1], #4
   84bc6:	6053      	str	r3, [r2, #4]
   84bc8:	f101 0104 	add.w	r1, r1, #4
   84bcc:	f841 3b04 	str.w	r3, [r1], #4
   84bd0:	f841 3b04 	str.w	r3, [r1], #4
   84bd4:	800b      	strh	r3, [r1, #0]
	udi_msc_sense.valid_reponse_code = SCSI_SENSE_VALID | SCSI_SENSE_CURRENT;
   84bd6:	f04f 00f0 	mov.w	r0, #240	; 0xf0
   84bda:	7010      	strb	r0, [r2, #0]
	udi_msc_sense.AddSenseLen = SCSI_SENSE_ADDL_LEN(sizeof(udi_msc_sense));
   84bdc:	f04f 030a 	mov.w	r3, #10
   84be0:	71d3      	strb	r3, [r2, #7]
   84be2:	4770      	bx	lr

00084be4 <udi_msc_sense_pass>:
	udi_msc_sense.AddSenseCode = add_sense >> 8;
	udi_msc_sense.AddSnsCodeQlfr = add_sense;
}

static void udi_msc_sense_pass(void)
{
   84be4:	b508      	push	{r3, lr}
	udi_msc_clear_sense();
   84be6:	f644 33b5 	movw	r3, #19381	; 0x4bb5
   84bea:	f2c0 0308 	movt	r3, #8
   84bee:	4798      	blx	r3
	udi_msc_csw.bCSWStatus = USB_CSW_STATUS_PASS;
   84bf0:	f240 2040 	movw	r0, #576	; 0x240
   84bf4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84bf8:	f04f 0200 	mov.w	r2, #0
   84bfc:	7302      	strb	r2, [r0, #12]
   84bfe:	bd08      	pop	{r3, pc}

00084c00 <udi_msc_sense_fail>:
	udi_msc_sense.AddSenseLen = SCSI_SENSE_ADDL_LEN(sizeof(udi_msc_sense));
}

static void udi_msc_sense_fail(uint8_t sense_key, uint16_t add_sense,
		uint32_t lba)
{
   84c00:	b570      	push	{r4, r5, r6, lr}
   84c02:	4606      	mov	r6, r0
   84c04:	460d      	mov	r5, r1
   84c06:	4614      	mov	r4, r2
	udi_msc_clear_sense();
   84c08:	f644 33b5 	movw	r3, #19381	; 0x4bb5
   84c0c:	f2c0 0308 	movt	r3, #8
   84c10:	4798      	blx	r3
	udi_msc_csw.bCSWStatus = USB_CSW_STATUS_FAIL;
   84c12:	f240 2040 	movw	r0, #576	; 0x240
   84c16:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84c1a:	f04f 0201 	mov.w	r2, #1
   84c1e:	7302      	strb	r2, [r0, #12]
	udi_msc_sense.sense_flag_key = sense_key;
   84c20:	f241 41e0 	movw	r1, #5344	; 0x14e0
   84c24:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84c28:	708e      	strb	r6, [r1, #2]
	udi_msc_sense.information[0] = lba >> 24;
   84c2a:	ea4f 6314 	mov.w	r3, r4, lsr #24
   84c2e:	70cb      	strb	r3, [r1, #3]
	udi_msc_sense.information[1] = lba >> 16;
   84c30:	ea4f 4014 	mov.w	r0, r4, lsr #16
   84c34:	7108      	strb	r0, [r1, #4]
	udi_msc_sense.information[2] = lba >> 8;
   84c36:	ea4f 2214 	mov.w	r2, r4, lsr #8
   84c3a:	714a      	strb	r2, [r1, #5]
	udi_msc_sense.information[3] = lba;
   84c3c:	718c      	strb	r4, [r1, #6]
	udi_msc_sense.AddSenseCode = add_sense >> 8;
   84c3e:	ea4f 2315 	mov.w	r3, r5, lsr #8
   84c42:	730b      	strb	r3, [r1, #12]
	udi_msc_sense.AddSnsCodeQlfr = add_sense;
   84c44:	734d      	strb	r5, [r1, #13]
   84c46:	bd70      	pop	{r4, r5, r6, pc}

00084c48 <udi_msc_sense_fail_busy_or_change>:
{
	udi_msc_sense_fail(SCSI_SK_NOT_READY, SCSI_ASC_MEDIUM_NOT_PRESENT, 0);
}

static void udi_msc_sense_fail_busy_or_change(void)
{
   84c48:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_UNIT_ATTENTION,
   84c4a:	f04f 0006 	mov.w	r0, #6
   84c4e:	f44f 5120 	mov.w	r1, #10240	; 0x2800
   84c52:	f04f 0200 	mov.w	r2, #0
   84c56:	f644 4301 	movw	r3, #19457	; 0x4c01
   84c5a:	f2c0 0308 	movt	r3, #8
   84c5e:	4798      	blx	r3
   84c60:	bd08      	pop	{r3, pc}
   84c62:	bf00      	nop

00084c64 <udi_msc_sense_fail_not_present>:
	udi_msc_csw.bCSWStatus = USB_CSW_STATUS_PASS;
}


static void udi_msc_sense_fail_not_present(void)
{
   84c64:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_NOT_READY, SCSI_ASC_MEDIUM_NOT_PRESENT, 0);
   84c66:	f04f 0002 	mov.w	r0, #2
   84c6a:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
   84c6e:	f04f 0200 	mov.w	r2, #0
   84c72:	f644 4301 	movw	r3, #19457	; 0x4c01
   84c76:	f2c0 0308 	movt	r3, #8
   84c7a:	4798      	blx	r3
   84c7c:	bd08      	pop	{r3, pc}
   84c7e:	bf00      	nop

00084c80 <udi_msc_sense_fail_hardware>:
	udi_msc_sense_fail(SCSI_SK_UNIT_ATTENTION,
			SCSI_ASC_NOT_READY_TO_READY_CHANGE, 0);
}

static void udi_msc_sense_fail_hardware(void)
{
   84c80:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_HARDWARE_ERROR,
   84c82:	f04f 0004 	mov.w	r0, #4
   84c86:	f04f 0100 	mov.w	r1, #0
   84c8a:	460a      	mov	r2, r1
   84c8c:	f644 4301 	movw	r3, #19457	; 0x4c01
   84c90:	f2c0 0308 	movt	r3, #8
   84c94:	4798      	blx	r3
   84c96:	bd08      	pop	{r3, pc}

00084c98 <udi_msc_sense_fail_cdb_invalid>:
{
	udi_msc_sense_fail(SCSI_SK_DATA_PROTECT, SCSI_ASC_WRITE_PROTECTED, 0);
}

static void udi_msc_sense_fail_cdb_invalid(void)
{
   84c98:	b508      	push	{r3, lr}
	udi_msc_sense_fail(SCSI_SK_ILLEGAL_REQUEST,
   84c9a:	f04f 0005 	mov.w	r0, #5
   84c9e:	f44f 5110 	mov.w	r1, #9216	; 0x2400
   84ca2:	f04f 0200 	mov.w	r2, #0
   84ca6:	f644 4301 	movw	r3, #19457	; 0x4c01
   84caa:	f2c0 0308 	movt	r3, #8
   84cae:	4798      	blx	r3
   84cb0:	bd08      	pop	{r3, pc}
   84cb2:	bf00      	nop

00084cb4 <udi_msc_csw_send>:
	udi_msc_csw_send();
}


void udi_msc_csw_send(void)
{
   84cb4:	b510      	push	{r4, lr}
   84cb6:	b082      	sub	sp, #8
	// Sends CSW on IN endpoint
	if (!udd_ep_run(UDI_MSC_EP_IN, false,
   84cb8:	f644 6341 	movw	r3, #20033	; 0x4e41
   84cbc:	f2c0 0308 	movt	r3, #8
   84cc0:	9300      	str	r3, [sp, #0]
   84cc2:	f04f 0081 	mov.w	r0, #129	; 0x81
   84cc6:	f04f 0100 	mov.w	r1, #0
   84cca:	f240 2240 	movw	r2, #576	; 0x240
   84cce:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84cd2:	f04f 030d 	mov.w	r3, #13
   84cd6:	f248 0461 	movw	r4, #32865	; 0x8061
   84cda:	f2c0 0408 	movt	r4, #8
   84cde:	47a0      	blx	r4
   84ce0:	b950      	cbnz	r0, 84cf8 <udi_msc_csw_send+0x44>
					(uint8_t *) & udi_msc_csw,
					sizeof(udi_msc_csw),
					udi_msc_csw_sent)) {
		// Endpoint not available
		// then restart CSW sent when endpoint IN STALL will be cleared
		udd_ep_wait_stall_clear(UDI_MSC_EP_IN, udi_msc_csw_send);
   84ce2:	f04f 0081 	mov.w	r0, #129	; 0x81
   84ce6:	f644 41b5 	movw	r1, #19637	; 0x4cb5
   84cea:	f2c0 0108 	movt	r1, #8
   84cee:	f248 62ed 	movw	r2, #34541	; 0x86ed
   84cf2:	f2c0 0208 	movt	r2, #8
   84cf6:	4790      	blx	r2
	}
}
   84cf8:	b002      	add	sp, #8
   84cfa:	bd10      	pop	{r4, pc}

00084cfc <udi_msc_csw_process>:

//---------------------------------------------
//------- Routines to process CSW packet

static void udi_msc_csw_process(void)
{
   84cfc:	b508      	push	{r3, lr}
	if (0 != udi_msc_csw.dCSWDataResidue) {
   84cfe:	f240 2340 	movw	r3, #576	; 0x240
   84d02:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84d06:	6899      	ldr	r1, [r3, #8]
   84d08:	b171      	cbz	r1, 84d28 <udi_msc_csw_process+0x2c>
		// Residue not NULL
		// then STALL next request from USB host on corresponding endpoint
		if (udi_msc_cbw.bmCBWFlags & USB_CBW_DIRECTION_IN)
   84d0a:	f241 42b0 	movw	r2, #5296	; 0x14b0
   84d0e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84d12:	f992 300c 	ldrsb.w	r3, [r2, #12]
   84d16:	2b00      	cmp	r3, #0
			udd_ep_set_halt(UDI_MSC_EP_IN);
   84d18:	bfb4      	ite	lt
   84d1a:	2081      	movlt	r0, #129	; 0x81
		else
			udd_ep_set_halt(UDI_MSC_EP_OUT);
   84d1c:	2002      	movge	r0, #2
   84d1e:	f647 6145 	movw	r1, #32325	; 0x7e45
   84d22:	f2c0 0108 	movt	r1, #8
   84d26:	4788      	blx	r1
	}
	// Prepare and send CSW
	udi_msc_csw.dCSWTag = udi_msc_cbw.dCBWTag;
   84d28:	f241 40b0 	movw	r0, #5296	; 0x14b0
   84d2c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84d30:	6842      	ldr	r2, [r0, #4]
   84d32:	f240 2340 	movw	r3, #576	; 0x240
   84d36:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84d3a:	605a      	str	r2, [r3, #4]
	udi_msc_csw.dCSWDataResidue = cpu_to_le32(udi_msc_csw.dCSWDataResidue);
	udi_msc_csw_send();
   84d3c:	f644 41b5 	movw	r1, #19637	; 0x4cb5
   84d40:	f2c0 0108 	movt	r1, #8
   84d44:	4788      	blx	r1
   84d46:	bd08      	pop	{r3, pc}

00084d48 <udi_msc_cbw_validate>:
	}
}


static bool udi_msc_cbw_validate(uint32_t alloc_len, uint8_t dir_flag)
{
   84d48:	b508      	push	{r3, lr}
	 *  - Case  7: Hi < Di
	 *  - Case  8: Hi <> Do
	 *  - Case 10: Ho <> Di
	 *  - Case 13: Ho < Do
	 */
	if (((udi_msc_cbw.bmCBWFlags ^ dir_flag) & USB_CBW_DIRECTION_IN)
   84d4a:	f241 43b0 	movw	r3, #5296	; 0x14b0
   84d4e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84d52:	7b1a      	ldrb	r2, [r3, #12]
   84d54:	4051      	eors	r1, r2
   84d56:	f011 0f80 	tst.w	r1, #128	; 0x80
   84d5a:	d106      	bne.n	84d6a <udi_msc_cbw_validate+0x22>
			|| (udi_msc_csw.dCSWDataResidue < alloc_len)) {
   84d5c:	f240 2140 	movw	r1, #576	; 0x240
   84d60:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84d64:	688b      	ldr	r3, [r1, #8]
   84d66:	4283      	cmp	r3, r0
   84d68:	d20c      	bcs.n	84d84 <udi_msc_cbw_validate+0x3c>
		udi_msc_sense_fail_cdb_invalid();
   84d6a:	f644 4099 	movw	r0, #19609	; 0x4c99
   84d6e:	f2c0 0008 	movt	r0, #8
   84d72:	4780      	blx	r0
		udi_msc_csw_process();
   84d74:	f644 42fd 	movw	r2, #19709	; 0x4cfd
   84d78:	f2c0 0208 	movt	r2, #8
   84d7c:	4790      	blx	r2
		return false;
   84d7e:	f04f 0000 	mov.w	r0, #0
   84d82:	bd08      	pop	{r3, pc}
	 *  - Case  4: Hi > Dn
	 *  - Case  5: Hi > Di
	 *  - Case  9: Ho > Dn
	 *  - Case 11: Ho > Do
	 */
	return true;
   84d84:	f04f 0001 	mov.w	r0, #1
}
   84d88:	bd08      	pop	{r3, pc}
   84d8a:	bf00      	nop

00084d8c <udi_msc_data_send>:

//---------------------------------------------
//------- Routines to process small data packet

static void udi_msc_data_send(uint8_t * buffer, uint8_t buf_size)
{
   84d8c:	b510      	push	{r4, lr}
   84d8e:	b082      	sub	sp, #8
   84d90:	4602      	mov	r2, r0
   84d92:	460b      	mov	r3, r1
	// Sends data on IN endpoint
	if (!udd_ep_run(UDI_MSC_EP_IN, true,
   84d94:	f644 51cd 	movw	r1, #19917	; 0x4dcd
   84d98:	f2c0 0108 	movt	r1, #8
   84d9c:	9100      	str	r1, [sp, #0]
   84d9e:	f04f 0081 	mov.w	r0, #129	; 0x81
   84da2:	f04f 0101 	mov.w	r1, #1
   84da6:	f248 0461 	movw	r4, #32865	; 0x8061
   84daa:	f2c0 0408 	movt	r4, #8
   84dae:	47a0      	blx	r4
   84db0:	b948      	cbnz	r0, 84dc6 <udi_msc_data_send+0x3a>
					buffer, buf_size, udi_msc_data_sent)) {
		// If endpoint not available, then exit process command
		udi_msc_sense_fail_hardware();
   84db2:	f644 4381 	movw	r3, #19585	; 0x4c81
   84db6:	f2c0 0308 	movt	r3, #8
   84dba:	4798      	blx	r3
		udi_msc_csw_process();
   84dbc:	f644 40fd 	movw	r0, #19709	; 0x4cfd
   84dc0:	f2c0 0008 	movt	r0, #8
   84dc4:	4780      	blx	r0
	}
}
   84dc6:	b002      	add	sp, #8
   84dc8:	bd10      	pop	{r4, pc}
   84dca:	bf00      	nop

00084dcc <udi_msc_data_sent>:


static void udi_msc_data_sent(udd_ep_status_t status, iram_size_t nb_sent,
		udd_ep_id_t ep)
{
   84dcc:	b510      	push	{r4, lr}
   84dce:	460c      	mov	r4, r1
	UNUSED(ep);
	if (UDD_EP_TRANSFER_OK != status) {
   84dd0:	b980      	cbnz	r0, 84df4 <udi_msc_data_sent+0x28>
		// Error protocol
		// Now wait MSC setup reset to relaunch CBW reception
		return;
	}
	// Update sense data
	udi_msc_sense_pass();
   84dd2:	f644 33e5 	movw	r3, #19429	; 0x4be5
   84dd6:	f2c0 0308 	movt	r3, #8
   84dda:	4798      	blx	r3
	// Update CSW
	udi_msc_csw.dCSWDataResidue -= nb_sent;
   84ddc:	f240 2040 	movw	r0, #576	; 0x240
   84de0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84de4:	6882      	ldr	r2, [r0, #8]
   84de6:	1b14      	subs	r4, r2, r4
   84de8:	6084      	str	r4, [r0, #8]
	udi_msc_csw_process();
   84dea:	f644 41fd 	movw	r1, #19709	; 0x4cfd
   84dee:	f2c0 0108 	movt	r1, #8
   84df2:	4788      	blx	r1
   84df4:	bd10      	pop	{r4, pc}
   84df6:	bf00      	nop

00084df8 <udi_msc_cbw_wait>:
	// If stall cleared then re-stall it. Only Setup MSC Reset can clear it
	udd_ep_wait_stall_clear(UDI_MSC_EP_IN, udi_msc_csw_invalid);
}

static void udi_msc_cbw_wait(void)
{
   84df8:	b510      	push	{r4, lr}
   84dfa:	b082      	sub	sp, #8
	// Register buffer and callback on OUT endpoint
	if (!udd_ep_run(UDI_MSC_EP_OUT, true,
   84dfc:	f245 0355 	movw	r3, #20565	; 0x5055
   84e00:	f2c0 0308 	movt	r3, #8
   84e04:	9300      	str	r3, [sp, #0]
   84e06:	f04f 0002 	mov.w	r0, #2
   84e0a:	f04f 0101 	mov.w	r1, #1
   84e0e:	f241 42b0 	movw	r2, #5296	; 0x14b0
   84e12:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84e16:	f04f 031f 	mov.w	r3, #31
   84e1a:	f248 0461 	movw	r4, #32865	; 0x8061
   84e1e:	f2c0 0408 	movt	r4, #8
   84e22:	47a0      	blx	r4
   84e24:	b950      	cbnz	r0, 84e3c <udi_msc_cbw_wait+0x44>
					(uint8_t *) & udi_msc_cbw,
					sizeof(udi_msc_cbw),
					udi_msc_cbw_received)) {
		// OUT endpoint not available (halted), then wait a clear of halt.
		udd_ep_wait_stall_clear(UDI_MSC_EP_OUT, udi_msc_cbw_wait);
   84e26:	f04f 0002 	mov.w	r0, #2
   84e2a:	f644 51f9 	movw	r1, #19961	; 0x4df9
   84e2e:	f2c0 0108 	movt	r1, #8
   84e32:	f248 62ed 	movw	r2, #34541	; 0x86ed
   84e36:	f2c0 0208 	movt	r2, #8
   84e3a:	4790      	blx	r2
	}
}
   84e3c:	b002      	add	sp, #8
   84e3e:	bd10      	pop	{r4, pc}

00084e40 <udi_msc_csw_sent>:
}


static void udi_msc_csw_sent(udd_ep_status_t status, iram_size_t nb_sent,
		udd_ep_id_t ep)
{
   84e40:	b508      	push	{r3, lr}
	UNUSED(ep);
	UNUSED(status);
	UNUSED(nb_sent);
	// CSW is sent or not
	// In all case, restart process and wait CBW
	udi_msc_cbw_wait();
   84e42:	f644 53f9 	movw	r3, #19961	; 0x4df9
   84e46:	f2c0 0308 	movt	r3, #8
   84e4a:	4798      	blx	r3
   84e4c:	bd08      	pop	{r3, pc}
   84e4e:	bf00      	nop

00084e50 <udi_msc_cbw_invalid>:

//---------------------------------------------
//------- Routines to process CBW packet

static void udi_msc_cbw_invalid(void)
{
   84e50:	b508      	push	{r3, lr}
	if (!udi_msc_b_cbw_invalid)
   84e52:	f241 43d0 	movw	r3, #5328	; 0x14d0
   84e56:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84e5a:	7818      	ldrb	r0, [r3, #0]
   84e5c:	b188      	cbz	r0, 84e82 <udi_msc_cbw_invalid+0x32>
		return;	// Don't re-stall endpoint if error reseted by setup
	udd_ep_set_halt(UDI_MSC_EP_OUT);
   84e5e:	f04f 0002 	mov.w	r0, #2
   84e62:	f647 6145 	movw	r1, #32325	; 0x7e45
   84e66:	f2c0 0108 	movt	r1, #8
   84e6a:	4788      	blx	r1
	// If stall cleared then re-stall it. Only Setup MSC Reset can clear it
	udd_ep_wait_stall_clear(UDI_MSC_EP_OUT, udi_msc_cbw_invalid);
   84e6c:	f04f 0002 	mov.w	r0, #2
   84e70:	f644 6151 	movw	r1, #20049	; 0x4e51
   84e74:	f2c0 0108 	movt	r1, #8
   84e78:	f248 62ed 	movw	r2, #34541	; 0x86ed
   84e7c:	f2c0 0208 	movt	r2, #8
   84e80:	4790      	blx	r2
   84e82:	bd08      	pop	{r3, pc}

00084e84 <udi_msc_csw_invalid>:
}

static void udi_msc_csw_invalid(void)
{
   84e84:	b508      	push	{r3, lr}
	if (!udi_msc_b_cbw_invalid)
   84e86:	f241 43d0 	movw	r3, #5328	; 0x14d0
   84e8a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84e8e:	7818      	ldrb	r0, [r3, #0]
   84e90:	b188      	cbz	r0, 84eb6 <udi_msc_csw_invalid+0x32>
		return;	// Don't re-stall endpoint if error reseted by setup
	udd_ep_set_halt(UDI_MSC_EP_IN);
   84e92:	f04f 0081 	mov.w	r0, #129	; 0x81
   84e96:	f647 6145 	movw	r1, #32325	; 0x7e45
   84e9a:	f2c0 0108 	movt	r1, #8
   84e9e:	4788      	blx	r1
	// If stall cleared then re-stall it. Only Setup MSC Reset can clear it
	udd_ep_wait_stall_clear(UDI_MSC_EP_IN, udi_msc_csw_invalid);
   84ea0:	f04f 0081 	mov.w	r0, #129	; 0x81
   84ea4:	f644 6185 	movw	r1, #20101	; 0x4e85
   84ea8:	f2c0 0108 	movt	r1, #8
   84eac:	f248 62ed 	movw	r2, #34541	; 0x86ed
   84eb0:	f2c0 0208 	movt	r2, #8
   84eb4:	4790      	blx	r2
   84eb6:	bd08      	pop	{r3, pc}

00084eb8 <udi_msc_spc_mode_sense>:
	udi_msc_csw_process();
}


static void udi_msc_spc_mode_sense(bool b_sense10)
{
   84eb8:	b570      	push	{r4, r5, r6, lr}
	uint8_t wp;
	struct spc_control_page_info_execpt *ptr_mode;
	UDC_BSS(4)  static union sense_6_10 sense;

	// Clear all fields
	memset(&sense, 0, sizeof(sense));
   84eba:	f241 419c 	movw	r1, #5276	; 0x149c
   84ebe:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84ec2:	f04f 0300 	mov.w	r3, #0
   84ec6:	460a      	mov	r2, r1
   84ec8:	f842 3b04 	str.w	r3, [r2], #4
   84ecc:	604b      	str	r3, [r1, #4]
   84ece:	f102 0204 	add.w	r2, r2, #4
   84ed2:	f842 3b04 	str.w	r3, [r2], #4
   84ed6:	f842 3b04 	str.w	r3, [r2], #4
   84eda:	6013      	str	r3, [r2, #0]

	// Initialize process
	if (b_sense10) {
   84edc:	4606      	mov	r6, r0
   84ede:	b148      	cbz	r0, 84ef4 <udi_msc_spc_mode_sense+0x3c>
		request_lgt = udi_msc_cbw.CDB[8];
   84ee0:	f241 44b0 	movw	r4, #5296	; 0x14b0
   84ee4:	f2c2 0407 	movt	r4, #8199	; 0x2007
   84ee8:	7de5      	ldrb	r5, [r4, #23]
		ptr_mode = &sense.s10.sense_data;
   84eea:	f101 0108 	add.w	r1, r1, #8
		data_sense_lgt = sizeof(struct scsi_mode_param_header10);
   84eee:	f04f 0408 	mov.w	r4, #8
   84ef2:	e007      	b.n	84f04 <udi_msc_spc_mode_sense+0x4c>
	} else {
		request_lgt = udi_msc_cbw.CDB[4];
   84ef4:	f241 40b0 	movw	r0, #5296	; 0x14b0
   84ef8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84efc:	7cc5      	ldrb	r5, [r0, #19]
		ptr_mode = &sense.s6.sense_data;
   84efe:	492b      	ldr	r1, [pc, #172]	; (84fac <udi_msc_spc_mode_sense+0xf4>)
		data_sense_lgt = sizeof(struct scsi_mode_param_header6);
   84f00:	f04f 0404 	mov.w	r4, #4
	}

	// No Block descriptor

	// Fill page(s)
	mode = udi_msc_cbw.CDB[2] & SCSI_MS_MODE_ALL;
   84f04:	f241 43b0 	movw	r3, #5296	; 0x14b0
   84f08:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84f0c:	7c5a      	ldrb	r2, [r3, #17]
   84f0e:	f002 003f 	and.w	r0, r2, #63	; 0x3f
	if ((SCSI_MS_MODE_INFEXP == mode)
   84f12:	281c      	cmp	r0, #28
   84f14:	d001      	beq.n	84f1a <udi_msc_spc_mode_sense+0x62>
			|| (SCSI_MS_MODE_ALL == mode)) {
   84f16:	283f      	cmp	r0, #63	; 0x3f
   84f18:	d10b      	bne.n	84f32 <udi_msc_spc_mode_sense+0x7a>
		// Informational exceptions control page (from SPC)
		ptr_mode->page_code =
   84f1a:	f04f 031c 	mov.w	r3, #28
   84f1e:	700b      	strb	r3, [r1, #0]
				SCSI_MS_MODE_INFEXP;
		ptr_mode->page_length =
   84f20:	f04f 020a 	mov.w	r2, #10
   84f24:	704a      	strb	r2, [r1, #1]
				SPC_MP_INFEXP_PAGE_LENGTH;
		ptr_mode->mrie =
   84f26:	f04f 0005 	mov.w	r0, #5
   84f2a:	70c8      	strb	r0, [r1, #3]
				SPC_MP_INFEXP_MRIE_NO_SENSE;
		data_sense_lgt += sizeof(struct spc_control_page_info_execpt);
   84f2c:	f104 040c 	add.w	r4, r4, #12
   84f30:	b2e4      	uxtb	r4, r4
   84f32:	42ac      	cmp	r4, r5
   84f34:	bf38      	it	cc
   84f36:	4625      	movcc	r5, r4
	}
	// Can't send more than mode sense data length
	if (request_lgt > data_sense_lgt)
		request_lgt = data_sense_lgt;
	if (!udi_msc_cbw_validate(request_lgt, USB_CBW_DIRECTION_IN))
   84f38:	4628      	mov	r0, r5
   84f3a:	f04f 0180 	mov.w	r1, #128	; 0x80
   84f3e:	f644 5349 	movw	r3, #19785	; 0x4d49
   84f42:	f2c0 0308 	movt	r3, #8
   84f46:	4798      	blx	r3
   84f48:	b370      	cbz	r0, 84fa8 <udi_msc_spc_mode_sense+0xf0>
		return;

	// Fill mode parameter header length
	wp = (mem_wr_protect(udi_msc_cbw.bCBWLUN)) ? SCSI_MS_SBC_WP : 0;
   84f4a:	f241 41b0 	movw	r1, #5296	; 0x14b0
   84f4e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   84f52:	7b48      	ldrb	r0, [r1, #13]
   84f54:	f244 1261 	movw	r2, #16737	; 0x4161
   84f58:	f2c0 0208 	movt	r2, #8
   84f5c:	4790      	blx	r2
   84f5e:	2800      	cmp	r0, #0
   84f60:	bf14      	ite	ne
   84f62:	2080      	movne	r0, #128	; 0x80
   84f64:	2000      	moveq	r0, #0

	if (b_sense10) {
   84f66:	b16e      	cbz	r6, 84f84 <udi_msc_spc_mode_sense+0xcc>
		sense.s10.header.mode_data_length =
				cpu_to_be16((data_sense_lgt - 2));
   84f68:	f1a4 0402 	sub.w	r4, r4, #2
   84f6c:	b2a4      	uxth	r4, r4

	// Fill mode parameter header length
	wp = (mem_wr_protect(udi_msc_cbw.bCBWLUN)) ? SCSI_MS_SBC_WP : 0;

	if (b_sense10) {
		sense.s10.header.mode_data_length =
   84f6e:	f241 419c 	movw	r1, #5276	; 0x149c
   84f72:	f2c2 0107 	movt	r1, #8199	; 0x2007
				cpu_to_be16((data_sense_lgt - 2));
   84f76:	ea4f 2214 	mov.w	r2, r4, lsr #8
   84f7a:	ea42 2404 	orr.w	r4, r2, r4, lsl #8

	// Fill mode parameter header length
	wp = (mem_wr_protect(udi_msc_cbw.bCBWLUN)) ? SCSI_MS_SBC_WP : 0;

	if (b_sense10) {
		sense.s10.header.mode_data_length =
   84f7e:	800c      	strh	r4, [r1, #0]
				cpu_to_be16((data_sense_lgt - 2));
		//sense.s10.header.medium_type                 = 0;
		sense.s10.header.device_specific_parameter = wp;
   84f80:	70c8      	strb	r0, [r1, #3]
   84f82:	e007      	b.n	84f94 <udi_msc_spc_mode_sense+0xdc>
		//sense.s10.header.block_descriptor_length     = 0;
	} else {
		sense.s6.header.mode_data_length = data_sense_lgt - 1;
   84f84:	f241 439c 	movw	r3, #5276	; 0x149c
   84f88:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84f8c:	f104 34ff 	add.w	r4, r4, #4294967295
   84f90:	701c      	strb	r4, [r3, #0]
		//sense.s6.header.medium_type                  = 0;
		sense.s6.header.device_specific_parameter = wp;
   84f92:	7098      	strb	r0, [r3, #2]
		//sense.s6.header.block_descriptor_length      = 0;
	}

	// Send mode sense data
	udi_msc_data_send((uint8_t *) & sense, request_lgt);
   84f94:	f241 409c 	movw	r0, #5276	; 0x149c
   84f98:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84f9c:	4629      	mov	r1, r5
   84f9e:	f644 538d 	movw	r3, #19853	; 0x4d8d
   84fa2:	f2c0 0308 	movt	r3, #8
   84fa6:	4798      	blx	r3
   84fa8:	bd70      	pop	{r4, r5, r6, pc}
   84faa:	bf00      	nop
   84fac:	200714a0 	.word	0x200714a0

00084fb0 <udi_msc_sbc_trans>:
			sizeof(udi_msc_capacity));
}


static void udi_msc_sbc_trans(bool b_read)
{
   84fb0:	b510      	push	{r4, lr}
	uint32_t trans_size;

	if (!b_read) {
   84fb2:	4604      	mov	r4, r0
   84fb4:	b9d8      	cbnz	r0, 84fee <udi_msc_sbc_trans+0x3e>
		// Write operation then check Write Protect
		if (mem_wr_protect(udi_msc_cbw.bCBWLUN)) {
   84fb6:	f241 43b0 	movw	r3, #5296	; 0x14b0
   84fba:	f2c2 0307 	movt	r3, #8199	; 0x2007
   84fbe:	7b58      	ldrb	r0, [r3, #13]
   84fc0:	f244 1161 	movw	r1, #16737	; 0x4161
   84fc4:	f2c0 0108 	movt	r1, #8
   84fc8:	4788      	blx	r1
   84fca:	b180      	cbz	r0, 84fee <udi_msc_sbc_trans+0x3e>
			SCSI_ASC_NO_ADDITIONAL_SENSE_INFO, 0);
}

static void udi_msc_sense_fail_protected(void)
{
	udi_msc_sense_fail(SCSI_SK_DATA_PROTECT, SCSI_ASC_WRITE_PROTECTED, 0);
   84fcc:	f04f 0007 	mov.w	r0, #7
   84fd0:	f44f 511c 	mov.w	r1, #9984	; 0x2700
   84fd4:	f04f 0200 	mov.w	r2, #0
   84fd8:	f644 4301 	movw	r3, #19457	; 0x4c01
   84fdc:	f2c0 0308 	movt	r3, #8
   84fe0:	4798      	blx	r3
	if (!b_read) {
		// Write operation then check Write Protect
		if (mem_wr_protect(udi_msc_cbw.bCBWLUN)) {
			// Write not authorized
			udi_msc_sense_fail_protected();
			udi_msc_csw_process();
   84fe2:	f644 42fd 	movw	r2, #19709	; 0x4cfd
   84fe6:	f2c0 0208 	movt	r2, #8
   84fea:	4790      	blx	r2
			return;
   84fec:	bd10      	pop	{r4, pc}
		}
	}
	// Read/Write command fields (address and number of block)
	MSB0(udi_msc_addr) = udi_msc_cbw.CDB[2];
   84fee:	f241 42dc 	movw	r2, #5340	; 0x14dc
   84ff2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   84ff6:	f241 40b0 	movw	r0, #5296	; 0x14b0
   84ffa:	f2c2 0007 	movt	r0, #8199	; 0x2007
   84ffe:	7c43      	ldrb	r3, [r0, #17]
   85000:	70d3      	strb	r3, [r2, #3]
	MSB1(udi_msc_addr) = udi_msc_cbw.CDB[3];
   85002:	7c81      	ldrb	r1, [r0, #18]
   85004:	7091      	strb	r1, [r2, #2]
	MSB2(udi_msc_addr) = udi_msc_cbw.CDB[4];
   85006:	7cc3      	ldrb	r3, [r0, #19]
   85008:	7053      	strb	r3, [r2, #1]
	MSB3(udi_msc_addr) = udi_msc_cbw.CDB[5];
   8500a:	7d01      	ldrb	r1, [r0, #20]
   8500c:	7011      	strb	r1, [r2, #0]
	MSB(udi_msc_nb_block) = udi_msc_cbw.CDB[7];
   8500e:	f241 42d8 	movw	r2, #5336	; 0x14d8
   85012:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85016:	7d83      	ldrb	r3, [r0, #22]
   85018:	7053      	strb	r3, [r2, #1]
	LSB(udi_msc_nb_block) = udi_msc_cbw.CDB[8];
   8501a:	7dc0      	ldrb	r0, [r0, #23]
   8501c:	7010      	strb	r0, [r2, #0]

	// Compute number of byte to transfer and valid it
	trans_size = (uint32_t) udi_msc_nb_block *UDI_MSC_BLOCK_SIZE;
   8501e:	8811      	ldrh	r1, [r2, #0]
	if (!udi_msc_cbw_validate(trans_size,
   85020:	ea4f 2041 	mov.w	r0, r1, lsl #9
   85024:	2c00      	cmp	r4, #0
   85026:	bf14      	ite	ne
   85028:	2180      	movne	r1, #128	; 0x80
   8502a:	2100      	moveq	r1, #0
   8502c:	f644 5249 	movw	r2, #19785	; 0x4d49
   85030:	f2c0 0208 	movt	r2, #8
   85034:	4790      	blx	r2
   85036:	b158      	cbz	r0, 85050 <udi_msc_sbc_trans+0xa0>
					(b_read) ? USB_CBW_DIRECTION_IN :
					USB_CBW_DIRECTION_OUT))
		return;

	// Record transfer request to do it in a task and not under interrupt
	udi_msc_b_read = b_read;
   85038:	f241 43f4 	movw	r3, #5364	; 0x14f4
   8503c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85040:	701c      	strb	r4, [r3, #0]
	udi_msc_b_trans_req = true;
   85042:	f241 409a 	movw	r0, #5274	; 0x149a
   85046:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8504a:	f04f 0101 	mov.w	r1, #1
   8504e:	7001      	strb	r1, [r0, #0]
   85050:	bd10      	pop	{r4, pc}
   85052:	bf00      	nop

00085054 <udi_msc_cbw_received>:
}


static void udi_msc_cbw_received(udd_ep_status_t status,
		iram_size_t nb_received, udd_ep_id_t ep)
{
   85054:	b570      	push	{r4, r5, r6, lr}
	UNUSED(ep);
	// Check status of transfer
	if (UDD_EP_TRANSFER_OK != status) {
   85056:	2800      	cmp	r0, #0
   85058:	f040 82b8 	bne.w	855cc <udi_msc_cbw_received+0x578>
		// Now wait MSC setup reset to relaunch CBW reception
		return;
	}
	// Check CBW integrity:
	// transfer status/CBW length/CBW signature
	if ((sizeof(udi_msc_cbw) != nb_received)
   8505c:	291f      	cmp	r1, #31
   8505e:	d10a      	bne.n	85076 <udi_msc_cbw_received+0x22>
			|| (udi_msc_cbw.dCBWSignature !=
   85060:	f245 3355 	movw	r3, #21333	; 0x5355
   85064:	f2c4 3342 	movt	r3, #17218	; 0x4342
   85068:	f241 42b0 	movw	r2, #5296	; 0x14b0
   8506c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85070:	6810      	ldr	r0, [r2, #0]
   85072:	4298      	cmp	r0, r3
   85074:	d011      	beq.n	8509a <udi_msc_cbw_received+0x46>
					CPU_TO_BE32(USB_CBW_SIGNATURE))) {
		// (5.2.1) Devices receiving a CBW with an invalid signature should stall
		// further traffic on the Bulk In pipe, and either stall further traffic
		// or accept and discard further traffic on the Bulk Out pipe, until
		// reset recovery.
		udi_msc_b_cbw_invalid = true;
   85076:	f241 43d0 	movw	r3, #5328	; 0x14d0
   8507a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8507e:	f04f 0201 	mov.w	r2, #1
   85082:	701a      	strb	r2, [r3, #0]
		udi_msc_cbw_invalid();
   85084:	f644 6151 	movw	r1, #20049	; 0x4e51
   85088:	f2c0 0108 	movt	r1, #8
   8508c:	4788      	blx	r1
		udi_msc_csw_invalid();
   8508e:	f644 6085 	movw	r0, #20101	; 0x4e85
   85092:	f2c0 0008 	movt	r0, #8
   85096:	4780      	blx	r0
		return;
   85098:	bd70      	pop	{r4, r5, r6, pc}
	}
	// Check LUN asked
	udi_msc_cbw.bCBWLUN &= USB_CBW_LUN_MASK;
   8509a:	f241 41b0 	movw	r1, #5296	; 0x14b0
   8509e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   850a2:	7b4b      	ldrb	r3, [r1, #13]
   850a4:	f003 000f 	and.w	r0, r3, #15
   850a8:	7348      	strb	r0, [r1, #13]
	if (udi_msc_cbw.bCBWLUN > udi_msc_nb_lun) {
   850aa:	f241 42d4 	movw	r2, #5332	; 0x14d4
   850ae:	f2c2 0207 	movt	r2, #8199	; 0x2007
   850b2:	7811      	ldrb	r1, [r2, #0]
   850b4:	4281      	cmp	r1, r0
   850b6:	d20a      	bcs.n	850ce <udi_msc_cbw_received+0x7a>
		// Bad LUN, then stop command process
		udi_msc_sense_fail_cdb_invalid();
   850b8:	f644 4199 	movw	r1, #19609	; 0x4c99
   850bc:	f2c0 0108 	movt	r1, #8
   850c0:	4788      	blx	r1
		udi_msc_csw_process();
   850c2:	f644 40fd 	movw	r0, #19709	; 0x4cfd
   850c6:	f2c0 0008 	movt	r0, #8
   850ca:	4780      	blx	r0
		return;
   850cc:	bd70      	pop	{r4, r5, r6, pc}
	}
	// Prepare CSW residue field with the size requested
	udi_msc_csw.dCSWDataResidue =
			le32_to_cpu(udi_msc_cbw.dCBWDataTransferLength);
   850ce:	f241 43b0 	movw	r3, #5296	; 0x14b0
   850d2:	f2c2 0307 	movt	r3, #8199	; 0x2007
		udi_msc_sense_fail_cdb_invalid();
		udi_msc_csw_process();
		return;
	}
	// Prepare CSW residue field with the size requested
	udi_msc_csw.dCSWDataResidue =
   850d6:	689a      	ldr	r2, [r3, #8]
   850d8:	f240 2140 	movw	r1, #576	; 0x240
   850dc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   850e0:	608a      	str	r2, [r1, #8]
			le32_to_cpu(udi_msc_cbw.dCBWDataTransferLength);

	// Decode opcode
	switch (udi_msc_cbw.CDB[0]) {
   850e2:	7bdb      	ldrb	r3, [r3, #15]
   850e4:	2b5a      	cmp	r3, #90	; 0x5a
   850e6:	f200 825a 	bhi.w	8559e <udi_msc_cbw_received+0x54a>
   850ea:	e8df f013 	tbh	[pc, r3, lsl #1]
   850ee:	01a6      	.short	0x01a6
   850f0:	02580258 	.word	0x02580258
   850f4:	0258005b 	.word	0x0258005b
   850f8:	02580258 	.word	0x02580258
   850fc:	02580258 	.word	0x02580258
   85100:	02580258 	.word	0x02580258
   85104:	02580258 	.word	0x02580258
   85108:	02580258 	.word	0x02580258
   8510c:	02580258 	.word	0x02580258
   85110:	00790258 	.word	0x00790258
   85114:	02580258 	.word	0x02580258
   85118:	02580258 	.word	0x02580258
   8511c:	02580258 	.word	0x02580258
   85120:	01960258 	.word	0x01960258
   85124:	02580209 	.word	0x02580209
   85128:	02260258 	.word	0x02260258
   8512c:	02580258 	.word	0x02580258
   85130:	02580258 	.word	0x02580258
   85134:	02580258 	.word	0x02580258
   85138:	025801ce 	.word	0x025801ce
   8513c:	02480258 	.word	0x02480258
   85140:	02500258 	.word	0x02500258
   85144:	02580258 	.word	0x02580258
   85148:	02580258 	.word	0x02580258
   8514c:	0258023d 	.word	0x0258023d
   85150:	02580258 	.word	0x02580258
   85154:	02580258 	.word	0x02580258
   85158:	02580258 	.word	0x02580258
   8515c:	02580258 	.word	0x02580258
   85160:	02580258 	.word	0x02580258
   85164:	02580258 	.word	0x02580258
   85168:	02580258 	.word	0x02580258
   8516c:	02580258 	.word	0x02580258
   85170:	02580258 	.word	0x02580258
   85174:	02580258 	.word	0x02580258
   85178:	02580258 	.word	0x02580258
   8517c:	02580258 	.word	0x02580258
   85180:	02580258 	.word	0x02580258
   85184:	02580258 	.word	0x02580258
   85188:	02580258 	.word	0x02580258
   8518c:	02580258 	.word	0x02580258
   85190:	02580258 	.word	0x02580258
   85194:	02580258 	.word	0x02580258
   85198:	02580258 	.word	0x02580258
   8519c:	02580258 	.word	0x02580258
   851a0:	019e0258 	.word	0x019e0258
//---------------------------------------------
//------- Routines manage SCSI Commands

static void udi_msc_spc_requestsense(void)
{
	uint8_t length = udi_msc_cbw.CDB[4];
   851a4:	f241 44b0 	movw	r4, #5296	; 0x14b0
   851a8:	f2c2 0407 	movt	r4, #8199	; 0x2007
   851ac:	7ce4      	ldrb	r4, [r4, #19]
   851ae:	2c12      	cmp	r4, #18
   851b0:	bf28      	it	cs
   851b2:	2412      	movcs	r4, #18

	// Can't send more than sense data length
	if (length > sizeof(udi_msc_sense))
		length = sizeof(udi_msc_sense);

	if (!udi_msc_cbw_validate(length, USB_CBW_DIRECTION_IN))
   851b4:	4620      	mov	r0, r4
   851b6:	f04f 0180 	mov.w	r1, #128	; 0x80
   851ba:	f644 5249 	movw	r2, #19785	; 0x4d49
   851be:	f2c0 0208 	movt	r2, #8
   851c2:	4790      	blx	r2
   851c4:	2800      	cmp	r0, #0
   851c6:	f000 8201 	beq.w	855cc <udi_msc_cbw_received+0x578>
		return;
	// Send sense data
	udi_msc_data_send((uint8_t*)&udi_msc_sense, length);
   851ca:	f241 40e0 	movw	r0, #5344	; 0x14e0
   851ce:	f2c2 0007 	movt	r0, #8199	; 0x2007
   851d2:	4621      	mov	r1, r4
   851d4:	f644 538d 	movw	r3, #19853	; 0x4d8d
   851d8:	f2c0 0308 	movt	r3, #8
   851dc:	4798      	blx	r3
   851de:	bd70      	pop	{r4, r5, r6, pc}
		.addl_len = SCSI_INQ_ADDL_LEN(sizeof(struct scsi_inquiry_data)),
		.vendor_id = {UDI_MSC_GLOBAL_VENDOR_ID},
		.product_rev = {UDI_MSC_GLOBAL_PRODUCT_VERSION},
	};

	length = udi_msc_cbw.CDB[4];
   851e0:	f241 44b0 	movw	r4, #5296	; 0x14b0
   851e4:	f2c2 0407 	movt	r4, #8199	; 0x2007
   851e8:	7ce4      	ldrb	r4, [r4, #19]
   851ea:	2c24      	cmp	r4, #36	; 0x24
   851ec:	bf28      	it	cs
   851ee:	2424      	movcs	r4, #36	; 0x24

	// Can't send more than inquiry data length
	if (length > sizeof(udi_msc_inquiry_data))
		length = sizeof(udi_msc_inquiry_data);

	if (!udi_msc_cbw_validate(length, USB_CBW_DIRECTION_IN))
   851f0:	4620      	mov	r0, r4
   851f2:	f04f 0180 	mov.w	r1, #128	; 0x80
   851f6:	f644 5249 	movw	r2, #19785	; 0x4d49
   851fa:	f2c0 0208 	movt	r2, #8
   851fe:	4790      	blx	r2
   85200:	2800      	cmp	r0, #0
   85202:	f000 81e3 	beq.w	855cc <udi_msc_cbw_received+0x578>
		return;
	if ((0 != (udi_msc_cbw.CDB[1] & (SCSI_INQ_REQ_EVPD | SCSI_INQ_REQ_CMDT)))
   85206:	f241 40b0 	movw	r0, #5296	; 0x14b0
   8520a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8520e:	7c01      	ldrb	r1, [r0, #16]
   85210:	f011 0f03 	tst.w	r1, #3
   85214:	d105      	bne.n	85222 <udi_msc_cbw_received+0x1ce>
			|| (0 != udi_msc_cbw.CDB[2])) {
   85216:	f241 43b0 	movw	r3, #5296	; 0x14b0
   8521a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8521e:	7c5a      	ldrb	r2, [r3, #17]
   85220:	b152      	cbz	r2, 85238 <udi_msc_cbw_received+0x1e4>
		// CMDT and EPVD bits are not at 0
		// PAGE or OPERATION CODE fields are not empty
		//  = No standard inquiry asked
		udi_msc_sense_fail_cdb_invalid(); // Command is unsupported
   85222:	f644 4199 	movw	r1, #19609	; 0x4c99
   85226:	f2c0 0108 	movt	r1, #8
   8522a:	4788      	blx	r1
		udi_msc_csw_process();
   8522c:	f644 43fd 	movw	r3, #19709	; 0x4cfd
   85230:	f2c0 0308 	movt	r3, #8
   85234:	4798      	blx	r3
   85236:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	udi_msc_inquiry_data.flags1 = mem_removal(udi_msc_cbw.bCBWLUN) ?
   85238:	f241 45b0 	movw	r5, #5296	; 0x14b0
   8523c:	f2c2 0507 	movt	r5, #8199	; 0x2007
   85240:	7b68      	ldrb	r0, [r5, #13]
   85242:	f244 1679 	movw	r6, #16761	; 0x4179
   85246:	f2c0 0608 	movt	r6, #8
   8524a:	47b0      	blx	r6
   8524c:	2800      	cmp	r0, #0
   8524e:	bf14      	ite	ne
   85250:	2080      	movne	r0, #128	; 0x80
   85252:	2000      	moveq	r0, #0
   85254:	f240 261c 	movw	r6, #540	; 0x21c
   85258:	f2c2 0607 	movt	r6, #8199	; 0x2007
   8525c:	7070      	strb	r0, [r6, #1]
			SCSI_INQ_RMB : 0;

	//* Fill product ID field
	// Copy name in product id field
	memcpy(udi_msc_inquiry_data.product_id,
			mem_name(udi_msc_cbw.bCBWLUN)+1, // To remove first '"'
   8525e:	f241 41b0 	movw	r1, #5296	; 0x14b0
   85262:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85266:	7b48      	ldrb	r0, [r1, #13]
   85268:	f244 1391 	movw	r3, #16785	; 0x4191
   8526c:	f2c0 0308 	movt	r3, #8
   85270:	4798      	blx	r3
	udi_msc_inquiry_data.flags1 = mem_removal(udi_msc_cbw.bCBWLUN) ?
			SCSI_INQ_RMB : 0;

	//* Fill product ID field
	// Copy name in product id field
	memcpy(udi_msc_inquiry_data.product_id,
   85272:	f106 0510 	add.w	r5, r6, #16
   85276:	4603      	mov	r3, r0
   85278:	f853 0f01 	ldr.w	r0, [r3, #1]!
   8527c:	6859      	ldr	r1, [r3, #4]
   8527e:	689a      	ldr	r2, [r3, #8]
   85280:	68db      	ldr	r3, [r3, #12]
   85282:	c50f      	stmia	r5!, {r0, r1, r2, r3}
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85284:	7c32      	ldrb	r2, [r6, #16]
   85286:	2a00      	cmp	r2, #0
   85288:	f000 819a 	beq.w	855c0 <udi_msc_cbw_received+0x56c>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   8528c:	2a22      	cmp	r2, #34	; 0x22
   8528e:	f000 819a 	beq.w	855c6 <udi_msc_cbw_received+0x572>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85292:	7c71      	ldrb	r1, [r6, #17]
   85294:	2900      	cmp	r1, #0
   85296:	d03e      	beq.n	85316 <udi_msc_cbw_received+0x2c2>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85298:	2922      	cmp	r1, #34	; 0x22
   8529a:	d06b      	beq.n	85374 <udi_msc_cbw_received+0x320>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   8529c:	7cb2      	ldrb	r2, [r6, #18]
   8529e:	2a00      	cmp	r2, #0
   852a0:	d03c      	beq.n	8531c <udi_msc_cbw_received+0x2c8>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852a2:	2a22      	cmp	r2, #34	; 0x22
   852a4:	d069      	beq.n	8537a <udi_msc_cbw_received+0x326>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852a6:	7cf1      	ldrb	r1, [r6, #19]
   852a8:	2900      	cmp	r1, #0
   852aa:	d03a      	beq.n	85322 <udi_msc_cbw_received+0x2ce>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852ac:	2922      	cmp	r1, #34	; 0x22
   852ae:	d067      	beq.n	85380 <udi_msc_cbw_received+0x32c>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852b0:	7d32      	ldrb	r2, [r6, #20]
   852b2:	2a00      	cmp	r2, #0
   852b4:	d038      	beq.n	85328 <udi_msc_cbw_received+0x2d4>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852b6:	2a22      	cmp	r2, #34	; 0x22
   852b8:	d065      	beq.n	85386 <udi_msc_cbw_received+0x332>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852ba:	7d71      	ldrb	r1, [r6, #21]
   852bc:	2900      	cmp	r1, #0
   852be:	d036      	beq.n	8532e <udi_msc_cbw_received+0x2da>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852c0:	2922      	cmp	r1, #34	; 0x22
   852c2:	d063      	beq.n	8538c <udi_msc_cbw_received+0x338>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852c4:	7db2      	ldrb	r2, [r6, #22]
   852c6:	b3aa      	cbz	r2, 85334 <udi_msc_cbw_received+0x2e0>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852c8:	2a22      	cmp	r2, #34	; 0x22
   852ca:	d062      	beq.n	85392 <udi_msc_cbw_received+0x33e>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852cc:	7df1      	ldrb	r1, [r6, #23]
   852ce:	b3a1      	cbz	r1, 8533a <udi_msc_cbw_received+0x2e6>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852d0:	2922      	cmp	r1, #34	; 0x22
   852d2:	d061      	beq.n	85398 <udi_msc_cbw_received+0x344>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852d4:	7e32      	ldrb	r2, [r6, #24]
   852d6:	b39a      	cbz	r2, 85340 <udi_msc_cbw_received+0x2ec>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852d8:	2a22      	cmp	r2, #34	; 0x22
   852da:	d060      	beq.n	8539e <udi_msc_cbw_received+0x34a>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852dc:	7e71      	ldrb	r1, [r6, #25]
   852de:	b391      	cbz	r1, 85346 <udi_msc_cbw_received+0x2f2>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852e0:	2922      	cmp	r1, #34	; 0x22
   852e2:	d05f      	beq.n	853a4 <udi_msc_cbw_received+0x350>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852e4:	7eb2      	ldrb	r2, [r6, #26]
   852e6:	b38a      	cbz	r2, 8534c <udi_msc_cbw_received+0x2f8>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852e8:	2a22      	cmp	r2, #34	; 0x22
   852ea:	d05e      	beq.n	853aa <udi_msc_cbw_received+0x356>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852ec:	7ef1      	ldrb	r1, [r6, #27]
   852ee:	b381      	cbz	r1, 85352 <udi_msc_cbw_received+0x2fe>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852f0:	2922      	cmp	r1, #34	; 0x22
   852f2:	d05d      	beq.n	853b0 <udi_msc_cbw_received+0x35c>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852f4:	7f32      	ldrb	r2, [r6, #28]
   852f6:	b37a      	cbz	r2, 85358 <udi_msc_cbw_received+0x304>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   852f8:	2a22      	cmp	r2, #34	; 0x22
   852fa:	d05c      	beq.n	853b6 <udi_msc_cbw_received+0x362>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   852fc:	7f71      	ldrb	r1, [r6, #29]
   852fe:	b371      	cbz	r1, 8535e <udi_msc_cbw_received+0x30a>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85300:	2922      	cmp	r1, #34	; 0x22
   85302:	d05b      	beq.n	853bc <udi_msc_cbw_received+0x368>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   85304:	7fb2      	ldrb	r2, [r6, #30]
   85306:	b36a      	cbz	r2, 85364 <udi_msc_cbw_received+0x310>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   85308:	2a22      	cmp	r2, #34	; 0x22
   8530a:	d05a      	beq.n	853c2 <udi_msc_cbw_received+0x36e>
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
   8530c:	7ff3      	ldrb	r3, [r6, #31]
   8530e:	bb63      	cbnz	r3, 8536a <udi_msc_cbw_received+0x316>
   85310:	f04f 030f 	mov.w	r3, #15
   85314:	e057      	b.n	853c6 <udi_msc_cbw_received+0x372>
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
			break;
		}
		i++;
   85316:	f04f 0301 	mov.w	r3, #1
   8531a:	e054      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8531c:	f04f 0302 	mov.w	r3, #2
   85320:	e051      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85322:	f04f 0303 	mov.w	r3, #3
   85326:	e04e      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85328:	f04f 0304 	mov.w	r3, #4
   8532c:	e04b      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8532e:	f04f 0305 	mov.w	r3, #5
   85332:	e048      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85334:	f04f 0306 	mov.w	r3, #6
   85338:	e045      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8533a:	f04f 0307 	mov.w	r3, #7
   8533e:	e042      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85340:	f04f 0308 	mov.w	r3, #8
   85344:	e03f      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85346:	f04f 0309 	mov.w	r3, #9
   8534a:	e03c      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8534c:	f04f 030a 	mov.w	r3, #10
   85350:	e039      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85352:	f04f 030b 	mov.w	r3, #11
   85356:	e036      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85358:	f04f 030c 	mov.w	r3, #12
   8535c:	e033      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8535e:	f04f 030d 	mov.w	r3, #13
   85362:	e030      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85364:	f04f 030e 	mov.w	r3, #14
   85368:	e02d      	b.n	853c6 <udi_msc_cbw_received+0x372>

	// Search end of name '/0' or '"'
	i = 0;
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		if ((0 == udi_msc_inquiry_data.product_id[i])
				|| ('"' == udi_msc_inquiry_data.product_id[i])) {
   8536a:	2b22      	cmp	r3, #34	; 0x22
   8536c:	bf08      	it	eq
   8536e:	230f      	moveq	r3, #15
   85370:	d029      	beq.n	853c6 <udi_msc_cbw_received+0x372>
   85372:	e047      	b.n	85404 <udi_msc_cbw_received+0x3b0>
			break;
		}
		i++;
   85374:	f04f 0301 	mov.w	r3, #1
   85378:	e025      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8537a:	f04f 0302 	mov.w	r3, #2
   8537e:	e022      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85380:	f04f 0303 	mov.w	r3, #3
   85384:	e01f      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85386:	f04f 0304 	mov.w	r3, #4
   8538a:	e01c      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8538c:	f04f 0305 	mov.w	r3, #5
   85390:	e019      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85392:	f04f 0306 	mov.w	r3, #6
   85396:	e016      	b.n	853c6 <udi_msc_cbw_received+0x372>
   85398:	f04f 0307 	mov.w	r3, #7
   8539c:	e013      	b.n	853c6 <udi_msc_cbw_received+0x372>
   8539e:	f04f 0308 	mov.w	r3, #8
   853a2:	e010      	b.n	853c6 <udi_msc_cbw_received+0x372>
   853a4:	f04f 0309 	mov.w	r3, #9
   853a8:	e00d      	b.n	853c6 <udi_msc_cbw_received+0x372>
   853aa:	f04f 030a 	mov.w	r3, #10
   853ae:	e00a      	b.n	853c6 <udi_msc_cbw_received+0x372>
   853b0:	f04f 030b 	mov.w	r3, #11
   853b4:	e007      	b.n	853c6 <udi_msc_cbw_received+0x372>
   853b6:	f04f 030c 	mov.w	r3, #12
   853ba:	e004      	b.n	853c6 <udi_msc_cbw_received+0x372>
   853bc:	f04f 030d 	mov.w	r3, #13
   853c0:	e001      	b.n	853c6 <udi_msc_cbw_received+0x372>
   853c2:	f04f 030e 	mov.w	r3, #14
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		udi_msc_inquiry_data.product_id[i] = ' ';
   853c6:	f240 211c 	movw	r1, #540	; 0x21c
   853ca:	f2c2 0107 	movt	r1, #8199	; 0x2007
   853ce:	f04f 0220 	mov.w	r2, #32
   853d2:	f1c3 050f 	rsb	r5, r3, #15
   853d6:	f005 0001 	and.w	r0, r5, #1
   853da:	18cd      	adds	r5, r1, r3
   853dc:	742a      	strb	r2, [r5, #16]
		i++;
   853de:	f103 0301 	add.w	r3, r3, #1
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   853e2:	2b10      	cmp	r3, #16
   853e4:	f040 80f3 	bne.w	855ce <udi_msc_cbw_received+0x57a>
   853e8:	e00c      	b.n	85404 <udi_msc_cbw_received+0x3b0>
		udi_msc_inquiry_data.product_id[i] = ' ';
   853ea:	18c8      	adds	r0, r1, r3
   853ec:	7402      	strb	r2, [r0, #16]
		i++;
   853ee:	f103 0301 	add.w	r3, r3, #1
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   853f2:	f003 03ff 	and.w	r3, r3, #255	; 0xff
		udi_msc_inquiry_data.product_id[i] = ' ';
   853f6:	18c8      	adds	r0, r1, r3
   853f8:	7402      	strb	r2, [r0, #16]
		i++;
   853fa:	f103 0301 	add.w	r3, r3, #1
   853fe:	b2db      	uxtb	r3, r3
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   85400:	2b10      	cmp	r3, #16
   85402:	d1f2      	bne.n	853ea <udi_msc_cbw_received+0x396>
		udi_msc_inquiry_data.product_id[i] = ' ';
		i++;
	}

	// Send inquiry data
	udi_msc_data_send((uint8_t *) & udi_msc_inquiry_data, length);
   85404:	f240 201c 	movw	r0, #540	; 0x21c
   85408:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8540c:	4621      	mov	r1, r4
   8540e:	f644 528d 	movw	r2, #19853	; 0x4d8d
   85412:	f2c0 0208 	movt	r2, #8
   85416:	4790      	blx	r2
   85418:	bd70      	pop	{r4, r5, r6, pc}
	case SPC_INQUIRY:
		udi_msc_spc_inquiry();
		break;

	case SPC_MODE_SENSE6:
		udi_msc_spc_mode_sense(false);
   8541a:	f04f 0000 	mov.w	r0, #0
   8541e:	f644 63b9 	movw	r3, #20153	; 0x4eb9
   85422:	f2c0 0308 	movt	r3, #8
   85426:	4798      	blx	r3
		break;
   85428:	bd70      	pop	{r4, r5, r6, pc}
	case SPC_MODE_SENSE10:
		udi_msc_spc_mode_sense(true);
   8542a:	f04f 0001 	mov.w	r0, #1
   8542e:	f644 62b9 	movw	r2, #20153	; 0x4eb9
   85432:	f2c0 0208 	movt	r2, #8
   85436:	4790      	blx	r2
		break;
   85438:	bd70      	pop	{r4, r5, r6, pc}
}


static bool udi_msc_spc_testunitready_global(void)
{
	switch (mem_test_unit_ready(udi_msc_cbw.bCBWLUN)) {
   8543a:	f244 1121 	movw	r1, #16673	; 0x4121
   8543e:	f2c0 0108 	movt	r1, #8
   85442:	4788      	blx	r1
   85444:	2802      	cmp	r0, #2
   85446:	d009      	beq.n	8545c <udi_msc_cbw_received+0x408>
   85448:	2803      	cmp	r0, #3
   8544a:	d001      	beq.n	85450 <udi_msc_cbw_received+0x3fc>
   8544c:	b190      	cbz	r0, 85474 <udi_msc_cbw_received+0x420>
   8544e:	e00b      	b.n	85468 <udi_msc_cbw_received+0x414>
	case CTRL_GOOD:
		return true;	// Don't change sense data
	case CTRL_BUSY:
		udi_msc_sense_fail_busy_or_change();
   85450:	f644 4349 	movw	r3, #19529	; 0x4c49
   85454:	f2c0 0308 	movt	r3, #8
   85458:	4798      	blx	r3
   8545a:	e010      	b.n	8547e <udi_msc_cbw_received+0x42a>
		break;
	case CTRL_NO_PRESENT:
		udi_msc_sense_fail_not_present();
   8545c:	f644 4165 	movw	r1, #19557	; 0x4c65
   85460:	f2c0 0108 	movt	r1, #8
   85464:	4788      	blx	r1
   85466:	e00a      	b.n	8547e <udi_msc_cbw_received+0x42a>
		break;
	case CTRL_FAIL:
	default:
		udi_msc_sense_fail_hardware();
   85468:	f644 4081 	movw	r0, #19585	; 0x4c81
   8546c:	f2c0 0008 	movt	r0, #8
   85470:	4780      	blx	r0
   85472:	e004      	b.n	8547e <udi_msc_cbw_received+0x42a>

static void udi_msc_spc_testunitready(void)
{
	if (udi_msc_spc_testunitready_global()) {
		// LUN ready, then update sense data with status pass
		udi_msc_sense_pass();
   85474:	f644 32e5 	movw	r2, #19429	; 0x4be5
   85478:	f2c0 0208 	movt	r2, #8
   8547c:	4790      	blx	r2
	}
	// Send status in CSW packet
	udi_msc_csw_process();
   8547e:	f644 40fd 	movw	r0, #19709	; 0x4cfd
   85482:	f2c0 0008 	movt	r0, #8
   85486:	4780      	blx	r0
   85488:	bd70      	pop	{r4, r5, r6, pc}

static void udi_msc_sbc_read_capacity(void)
{
	UDC_BSS(4) static struct sbc_read_capacity10_data udi_msc_capacity;

	if (!udi_msc_cbw_validate(sizeof(udi_msc_capacity),
   8548a:	f04f 0008 	mov.w	r0, #8
   8548e:	f04f 0180 	mov.w	r1, #128	; 0x80
   85492:	f644 5349 	movw	r3, #19785	; 0x4d49
   85496:	f2c0 0308 	movt	r3, #8
   8549a:	4798      	blx	r3
   8549c:	2800      	cmp	r0, #0
   8549e:	f000 8095 	beq.w	855cc <udi_msc_cbw_received+0x578>
					USB_CBW_DIRECTION_IN))
		return;

	// Get capacity of LUN
	switch (mem_read_capacity(udi_msc_cbw.bCBWLUN,
   854a2:	f241 40b0 	movw	r0, #5296	; 0x14b0
   854a6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   854aa:	7b40      	ldrb	r0, [r0, #13]
   854ac:	f241 41f8 	movw	r1, #5368	; 0x14f8
   854b0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   854b4:	f244 1239 	movw	r2, #16697	; 0x4139
   854b8:	f2c0 0208 	movt	r2, #8
   854bc:	4790      	blx	r2
   854be:	2802      	cmp	r0, #2
   854c0:	d008      	beq.n	854d4 <udi_msc_cbw_received+0x480>
   854c2:	2803      	cmp	r0, #3
   854c4:	d001      	beq.n	854ca <udi_msc_cbw_received+0x476>
   854c6:	b178      	cbz	r0, 854e8 <udi_msc_cbw_received+0x494>
   854c8:	e009      	b.n	854de <udi_msc_cbw_received+0x48a>
					&udi_msc_capacity.max_lba)) {
	case CTRL_GOOD:
		break;
	case CTRL_BUSY:
		udi_msc_sense_fail_busy_or_change();
   854ca:	4847      	ldr	r0, [pc, #284]	; (855e8 <udi_msc_cbw_received+0x594>)
   854cc:	4780      	blx	r0
		udi_msc_csw_process();
   854ce:	4947      	ldr	r1, [pc, #284]	; (855ec <udi_msc_cbw_received+0x598>)
   854d0:	4788      	blx	r1
   854d2:	bd70      	pop	{r4, r5, r6, pc}
		return;
	case CTRL_NO_PRESENT:
		udi_msc_sense_fail_not_present();
   854d4:	4b46      	ldr	r3, [pc, #280]	; (855f0 <udi_msc_cbw_received+0x59c>)
   854d6:	4798      	blx	r3
		udi_msc_csw_process();
   854d8:	4a44      	ldr	r2, [pc, #272]	; (855ec <udi_msc_cbw_received+0x598>)
   854da:	4790      	blx	r2
   854dc:	bd70      	pop	{r4, r5, r6, pc}
		return;
	default:
		udi_msc_sense_fail_hardware();
   854de:	4945      	ldr	r1, [pc, #276]	; (855f4 <udi_msc_cbw_received+0x5a0>)
   854e0:	4788      	blx	r1
		udi_msc_csw_process();
   854e2:	4b42      	ldr	r3, [pc, #264]	; (855ec <udi_msc_cbw_received+0x598>)
   854e4:	4798      	blx	r3
   854e6:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	// Format capacity data
	udi_msc_capacity.block_len = CPU_TO_BE32(UDI_MSC_BLOCK_SIZE);
   854e8:	4843      	ldr	r0, [pc, #268]	; (855f8 <udi_msc_cbw_received+0x5a4>)
   854ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   854ee:	6042      	str	r2, [r0, #4]
	udi_msc_capacity.max_lba = cpu_to_be32(udi_msc_capacity.max_lba);
   854f0:	6801      	ldr	r1, [r0, #0]
   854f2:	ba0b      	rev	r3, r1
   854f4:	6003      	str	r3, [r0, #0]
	// Send the corresponding sense data
	udi_msc_data_send((uint8_t *) & udi_msc_capacity,
   854f6:	f04f 0108 	mov.w	r1, #8
   854fa:	4a40      	ldr	r2, [pc, #256]	; (855fc <udi_msc_cbw_received+0x5a8>)
   854fc:	4790      	blx	r2
   854fe:	bd70      	pop	{r4, r5, r6, pc}
}


static void udi_msc_sbc_start_stop(void)
{
	bool start = 0x1 & udi_msc_cbw.CDB[4];
   85500:	f241 41b0 	movw	r1, #5296	; 0x14b0
   85504:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85508:	7ccb      	ldrb	r3, [r1, #19]
	bool loej = 0x2 & udi_msc_cbw.CDB[4];
	if (loej) {
   8550a:	f003 0202 	and.w	r2, r3, #2
   8550e:	b2d1      	uxtb	r1, r2
   85510:	b141      	cbz	r1, 85524 <udi_msc_cbw_received+0x4d0>
		mem_unload(udi_msc_cbw.bCBWLUN, !start);
   85512:	f083 0301 	eor.w	r3, r3, #1
   85516:	f003 0101 	and.w	r1, r3, #1
   8551a:	f244 1251 	movw	r2, #16721	; 0x4151
   8551e:	f2c0 0208 	movt	r2, #8
   85522:	4790      	blx	r2
	}
	udi_msc_sense_pass();
   85524:	f644 30e5 	movw	r0, #19429	; 0x4be5
   85528:	f2c0 0008 	movt	r0, #8
   8552c:	4780      	blx	r0
	udi_msc_csw_process();
   8552e:	f644 41fd 	movw	r1, #19709	; 0x4cfd
   85532:	f2c0 0108 	movt	r1, #8
   85536:	4788      	blx	r1
   85538:	bd70      	pop	{r4, r5, r6, pc}
}


static void udi_msc_spc_prevent_allow_medium_removal(void)
{
	uint8_t prevent = udi_msc_cbw.CDB[4];
   8553a:	f241 40b0 	movw	r0, #5296	; 0x14b0
   8553e:	f2c2 0007 	movt	r0, #8199	; 0x2007
	if (0 == prevent) {
   85542:	7cc1      	ldrb	r1, [r0, #19]
   85544:	b929      	cbnz	r1, 85552 <udi_msc_cbw_received+0x4fe>
		udi_msc_sense_pass();
   85546:	f644 32e5 	movw	r2, #19429	; 0x4be5
   8554a:	f2c0 0208 	movt	r2, #8
   8554e:	4790      	blx	r2
   85550:	e004      	b.n	8555c <udi_msc_cbw_received+0x508>
	} else {
		udi_msc_sense_fail_cdb_invalid(); // Command is unsupported
   85552:	f644 4399 	movw	r3, #19609	; 0x4c99
   85556:	f2c0 0308 	movt	r3, #8
   8555a:	4798      	blx	r3
	}
	udi_msc_csw_process();
   8555c:	f644 40fd 	movw	r0, #19709	; 0x4cfd
   85560:	f2c0 0008 	movt	r0, #8
   85564:	4780      	blx	r0
   85566:	bd70      	pop	{r4, r5, r6, pc}
		udi_msc_spc_prevent_allow_medium_removal();
		break;

		// Accepts request to support full format from Windows
	case SBC_VERIFY10:
		udi_msc_sense_pass();
   85568:	f644 30e5 	movw	r0, #19429	; 0x4be5
   8556c:	f2c0 0008 	movt	r0, #8
   85570:	4780      	blx	r0
		udi_msc_csw_process();
   85572:	f644 41fd 	movw	r1, #19709	; 0x4cfd
   85576:	f2c0 0108 	movt	r1, #8
   8557a:	4788      	blx	r1
		break;
   8557c:	bd70      	pop	{r4, r5, r6, pc}

	case SBC_READ10:
		udi_msc_sbc_trans(true);
   8557e:	f04f 0001 	mov.w	r0, #1
   85582:	f644 72b1 	movw	r2, #20401	; 0x4fb1
   85586:	f2c0 0208 	movt	r2, #8
   8558a:	4790      	blx	r2
		break;
   8558c:	bd70      	pop	{r4, r5, r6, pc}

	case SBC_WRITE10:
		udi_msc_sbc_trans(false);
   8558e:	f04f 0000 	mov.w	r0, #0
   85592:	f644 73b1 	movw	r3, #20401	; 0x4fb1
   85596:	f2c0 0308 	movt	r3, #8
   8559a:	4798      	blx	r3
		break;
   8559c:	bd70      	pop	{r4, r5, r6, pc}
			SCSI_ASC_INVALID_FIELD_IN_CDB, 0);
}

static void udi_msc_sense_command_invalid(void)
{
	udi_msc_sense_fail(SCSI_SK_ILLEGAL_REQUEST,
   8559e:	f04f 0005 	mov.w	r0, #5
   855a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   855a6:	f04f 0200 	mov.w	r2, #0
   855aa:	f644 4301 	movw	r3, #19457	; 0x4c01
   855ae:	f2c0 0308 	movt	r3, #8
   855b2:	4798      	blx	r3
		udi_msc_sbc_trans(false);
		break;

	default:
		udi_msc_sense_command_invalid();
		udi_msc_csw_process();
   855b4:	f644 42fd 	movw	r2, #19709	; 0x4cfd
   855b8:	f2c0 0208 	movt	r2, #8
   855bc:	4790      	blx	r2
		break;
   855be:	bd70      	pop	{r4, r5, r6, pc}
	memcpy(udi_msc_inquiry_data.product_id,
			mem_name(udi_msc_cbw.bCBWLUN)+1, // To remove first '"'
			sizeof(udi_msc_inquiry_data.product_id));

	// Search end of name '/0' or '"'
	i = 0;
   855c0:	f04f 0300 	mov.w	r3, #0
   855c4:	e6ff      	b.n	853c6 <udi_msc_cbw_received+0x372>
   855c6:	f04f 0300 	mov.w	r3, #0
   855ca:	e6fc      	b.n	853c6 <udi_msc_cbw_received+0x372>
   855cc:	bd70      	pop	{r4, r5, r6, pc}
   855ce:	b240      	sxtb	r0, r0
   855d0:	2800      	cmp	r0, #0
   855d2:	f43f af0a 	beq.w	853ea <udi_msc_cbw_received+0x396>
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
		udi_msc_inquiry_data.product_id[i] = ' ';
   855d6:	18c8      	adds	r0, r1, r3
   855d8:	7402      	strb	r2, [r0, #16]
		i++;
   855da:	f103 0301 	add.w	r3, r3, #1
   855de:	b2db      	uxtb	r3, r3
			break;
		}
		i++;
	}
	// Padding with space char
	while (sizeof(udi_msc_inquiry_data.product_id) != i) {
   855e0:	2b10      	cmp	r3, #16
   855e2:	f47f af02 	bne.w	853ea <udi_msc_cbw_received+0x396>
   855e6:	e70d      	b.n	85404 <udi_msc_cbw_received+0x3b0>
   855e8:	00084c49 	.word	0x00084c49
   855ec:	00084cfd 	.word	0x00084cfd
   855f0:	00084c65 	.word	0x00084c65
   855f4:	00084c81 	.word	0x00084c81
   855f8:	200714f8 	.word	0x200714f8
   855fc:	00084d8d 	.word	0x00084d8d

00085600 <udi_msc_setup>:
	UDI_MSC_DISABLE_EXT();
}


bool udi_msc_setup(void)
{
   85600:	b510      	push	{r4, lr}
	if (Udd_setup_is_in()) {
   85602:	f641 4310 	movw	r3, #7184	; 0x1c10
   85606:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8560a:	7818      	ldrb	r0, [r3, #0]
   8560c:	f010 0f80 	tst.w	r0, #128	; 0x80
   85610:	d025      	beq.n	8565e <udi_msc_setup+0x5e>
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   85612:	f000 0260 	and.w	r2, r0, #96	; 0x60
   85616:	2a20      	cmp	r2, #32
   85618:	d156      	bne.n	856c8 <udi_msc_setup+0xc8>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
   8561a:	f641 4310 	movw	r3, #7184	; 0x1c10
   8561e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85622:	7858      	ldrb	r0, [r3, #1]
   85624:	28fe      	cmp	r0, #254	; 0xfe
   85626:	d152      	bne.n	856ce <udi_msc_setup+0xce>
			case USB_REQ_MSC_GET_MAX_LUN:
				// Give the number of memories available
				if (1 != udd_g_ctrlreq.req.wLength)
   85628:	f641 4110 	movw	r1, #7184	; 0x1c10
   8562c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85630:	88ca      	ldrh	r2, [r1, #6]
   85632:	2a01      	cmp	r2, #1
   85634:	d14e      	bne.n	856d4 <udi_msc_setup+0xd4>
					return false;	// Error for USB host
				if (0 != udd_g_ctrlreq.req.wValue)
   85636:	f641 4310 	movw	r3, #7184	; 0x1c10
   8563a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8563e:	8858      	ldrh	r0, [r3, #2]
   85640:	2800      	cmp	r0, #0
   85642:	d14a      	bne.n	856da <udi_msc_setup+0xda>
					return false;
				udd_g_ctrlreq.payload = &udi_msc_nb_lun;
   85644:	f641 4110 	movw	r1, #7184	; 0x1c10
   85648:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8564c:	f241 42d4 	movw	r2, #5332	; 0x14d4
   85650:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85654:	608a      	str	r2, [r1, #8]
				udd_g_ctrlreq.payload_size = 1;
   85656:	f04f 0001 	mov.w	r0, #1
   8565a:	8188      	strh	r0, [r1, #12]
				return true;
   8565c:	bd10      	pop	{r4, pc}
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   8565e:	f000 0160 	and.w	r1, r0, #96	; 0x60
   85662:	2920      	cmp	r1, #32
   85664:	d13c      	bne.n	856e0 <udi_msc_setup+0xe0>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
   85666:	f641 4210 	movw	r2, #7184	; 0x1c10
   8566a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8566e:	7853      	ldrb	r3, [r2, #1]
   85670:	2bff      	cmp	r3, #255	; 0xff
   85672:	d138      	bne.n	856e6 <udi_msc_setup+0xe6>
			case USB_REQ_MSC_BULK_RESET:
				// Reset MSC interface
				if (0 != udd_g_ctrlreq.req.wLength)
   85674:	f641 4010 	movw	r0, #7184	; 0x1c10
   85678:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8567c:	88c1      	ldrh	r1, [r0, #6]
   8567e:	2900      	cmp	r1, #0
   85680:	d134      	bne.n	856ec <udi_msc_setup+0xec>
					return false;
				if (0 != udd_g_ctrlreq.req.wValue)
   85682:	f641 4210 	movw	r2, #7184	; 0x1c10
   85686:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8568a:	8853      	ldrh	r3, [r2, #2]
   8568c:	2b00      	cmp	r3, #0
   8568e:	d130      	bne.n	856f2 <udi_msc_setup+0xf2>
					return false;
				udi_msc_b_cbw_invalid = false;
   85690:	f241 44d0 	movw	r4, #5328	; 0x14d0
   85694:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85698:	7023      	strb	r3, [r4, #0]
				udi_msc_b_trans_req = false;
   8569a:	f241 409a 	movw	r0, #5274	; 0x149a
   8569e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   856a2:	7003      	strb	r3, [r0, #0]
				// Abort all tasks (transfer or clear stall wait) on endpoints
				udd_ep_abort(UDI_MSC_EP_OUT);
   856a4:	f04f 0002 	mov.w	r0, #2
   856a8:	f248 6469 	movw	r4, #34409	; 0x8669
   856ac:	f2c0 0408 	movt	r4, #8
   856b0:	47a0      	blx	r4
				udd_ep_abort(UDI_MSC_EP_IN);
   856b2:	f04f 0081 	mov.w	r0, #129	; 0x81
   856b6:	47a0      	blx	r4
				// Restart by CBW wait
				udi_msc_cbw_wait();
   856b8:	f644 51f9 	movw	r1, #19961	; 0x4df9
   856bc:	f2c0 0108 	movt	r1, #8
   856c0:	4788      	blx	r1
				return true;
   856c2:	f04f 0001 	mov.w	r0, #1
   856c6:	bd10      	pop	{r4, pc}
			}
		}
	}
	return false;	// Not supported request
   856c8:	f04f 0000 	mov.w	r0, #0
   856cc:	bd10      	pop	{r4, pc}
   856ce:	f04f 0000 	mov.w	r0, #0
   856d2:	bd10      	pop	{r4, pc}
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_MSC_GET_MAX_LUN:
				// Give the number of memories available
				if (1 != udd_g_ctrlreq.req.wLength)
					return false;	// Error for USB host
   856d4:	f04f 0000 	mov.w	r0, #0
   856d8:	bd10      	pop	{r4, pc}
				if (0 != udd_g_ctrlreq.req.wValue)
					return false;
   856da:	f04f 0000 	mov.w	r0, #0
   856de:	bd10      	pop	{r4, pc}
				udi_msc_cbw_wait();
				return true;
			}
		}
	}
	return false;	// Not supported request
   856e0:	f04f 0000 	mov.w	r0, #0
   856e4:	bd10      	pop	{r4, pc}
   856e6:	f04f 0000 	mov.w	r0, #0
   856ea:	bd10      	pop	{r4, pc}
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_MSC_BULK_RESET:
				// Reset MSC interface
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
   856ec:	f04f 0000 	mov.w	r0, #0
   856f0:	bd10      	pop	{r4, pc}
				if (0 != udd_g_ctrlreq.req.wValue)
					return false;
   856f2:	f04f 0000 	mov.w	r0, #0
				return true;
			}
		}
	}
	return false;	// Not supported request
}
   856f6:	bd10      	pop	{r4, pc}

000856f8 <udi_msc_disable>:
	return true;
}


void udi_msc_disable(void)
{
   856f8:	b508      	push	{r3, lr}
	udi_msc_b_trans_req = false;
   856fa:	f241 439a 	movw	r3, #5274	; 0x149a
   856fe:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85702:	f04f 0200 	mov.w	r2, #0
   85706:	701a      	strb	r2, [r3, #0]
	UDI_MSC_DISABLE_EXT();
   85708:	f648 40ad 	movw	r0, #36013	; 0x8cad
   8570c:	f2c0 0008 	movt	r0, #8
   85710:	4780      	blx	r0
   85712:	bd08      	pop	{r3, pc}

00085714 <udi_msc_enable>:

//@}


bool udi_msc_enable(void)
{
   85714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t lun;
	udi_msc_b_trans_req = false;
   85716:	f04f 0300 	mov.w	r3, #0
   8571a:	f241 429a 	movw	r2, #5274	; 0x149a
   8571e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85722:	7013      	strb	r3, [r2, #0]
	udi_msc_b_cbw_invalid = false;
   85724:	f241 40d0 	movw	r0, #5328	; 0x14d0
   85728:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8572c:	7003      	strb	r3, [r0, #0]
	udi_msc_nb_lun = get_nb_lun();
   8572e:	f244 1119 	movw	r1, #16665	; 0x4119
   85732:	f2c0 0108 	movt	r1, #8
   85736:	4788      	blx	r1
	if (0 == udi_msc_nb_lun)
   85738:	b928      	cbnz	r0, 85746 <udi_msc_enable+0x32>
bool udi_msc_enable(void)
{
	uint8_t lun;
	udi_msc_b_trans_req = false;
	udi_msc_b_cbw_invalid = false;
	udi_msc_nb_lun = get_nb_lun();
   8573a:	f241 42d4 	movw	r2, #5332	; 0x14d4
   8573e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85742:	7010      	strb	r0, [r2, #0]
   85744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (0 == udi_msc_nb_lun)
		return false; // No lun available, then not authorize to enable interface
	udi_msc_nb_lun--;
   85746:	f100 30ff 	add.w	r0, r0, #4294967295
   8574a:	f241 42d4 	movw	r2, #5332	; 0x14d4
   8574e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85752:	7010      	strb	r0, [r2, #0]
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
   85754:	f648 419d 	movw	r1, #35997	; 0x8c9d
   85758:	f2c0 0108 	movt	r1, #8
   8575c:	4788      	blx	r1
   8575e:	b1d8      	cbz	r0, 85798 <udi_msc_enable+0x84>
   85760:	f04f 0400 	mov.w	r4, #0
		return false;
	// Load the medium on each LUN
	for (lun = 0; lun <= udi_msc_nb_lun; lun ++) {
		mem_unload(lun, false);
   85764:	4627      	mov	r7, r4
   85766:	f244 1651 	movw	r6, #16721	; 0x4151
   8576a:	f2c0 0608 	movt	r6, #8
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
		return false;
	// Load the medium on each LUN
	for (lun = 0; lun <= udi_msc_nb_lun; lun ++) {
   8576e:	f241 45d4 	movw	r5, #5332	; 0x14d4
   85772:	f2c2 0507 	movt	r5, #8199	; 0x2007
		mem_unload(lun, false);
   85776:	4620      	mov	r0, r4
   85778:	4639      	mov	r1, r7
   8577a:	47b0      	blx	r6
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
		return false;
	// Load the medium on each LUN
	for (lun = 0; lun <= udi_msc_nb_lun; lun ++) {
   8577c:	f104 0401 	add.w	r4, r4, #1
   85780:	b2e4      	uxtb	r4, r4
   85782:	782b      	ldrb	r3, [r5, #0]
   85784:	42a3      	cmp	r3, r4
   85786:	d2f6      	bcs.n	85776 <udi_msc_enable+0x62>
		mem_unload(lun, false);
	}
	// Start MSC process by CBW reception
	udi_msc_cbw_wait();
   85788:	f644 50f9 	movw	r0, #19961	; 0x4df9
   8578c:	f2c0 0008 	movt	r0, #8
   85790:	4780      	blx	r0
	return true;
   85792:	f04f 0001 	mov.w	r0, #1
   85796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false; // No lun available, then not authorize to enable interface
	udi_msc_nb_lun--;
	// Call application callback
	// to initialize memories or signal that interface is enabled
	if (!UDI_MSC_ENABLE_EXT())
		return false;
   85798:	f04f 0000 	mov.w	r0, #0
		mem_unload(lun, false);
	}
	// Start MSC process by CBW reception
	udi_msc_cbw_wait();
	return true;
}
   8579c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8579e:	bf00      	nop

000857a0 <udi_msc_process_trans>:
	UDI_MSC_NOTIFY_TRANS_EXT();
}


bool udi_msc_process_trans(void)
{
   857a0:	b508      	push	{r3, lr}
	Ctrl_status status;

	if (!udi_msc_b_trans_req)
   857a2:	f241 439a 	movw	r3, #5274	; 0x149a
   857a6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   857aa:	7818      	ldrb	r0, [r3, #0]
   857ac:	2800      	cmp	r0, #0
   857ae:	d059      	beq.n	85864 <udi_msc_process_trans+0xc4>
		return false;	// No Transfer request to do
	udi_msc_b_trans_req = false;
   857b0:	f241 419a 	movw	r1, #5274	; 0x149a
   857b4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   857b8:	f04f 0200 	mov.w	r2, #0
   857bc:	700a      	strb	r2, [r1, #0]

	// Start transfer
	if (udi_msc_b_read) {
   857be:	f241 43f4 	movw	r3, #5364	; 0x14f4
   857c2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   857c6:	7818      	ldrb	r0, [r3, #0]
   857c8:	b1a0      	cbz	r0, 857f4 <udi_msc_process_trans+0x54>
		status = memory_2_usb(udi_msc_cbw.bCBWLUN, udi_msc_addr,
   857ca:	f241 40b0 	movw	r0, #5296	; 0x14b0
   857ce:	f2c2 0007 	movt	r0, #8199	; 0x2007
   857d2:	7b40      	ldrb	r0, [r0, #13]
   857d4:	f241 41dc 	movw	r1, #5340	; 0x14dc
   857d8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   857dc:	6809      	ldr	r1, [r1, #0]
   857de:	f241 42d8 	movw	r2, #5336	; 0x14d8
   857e2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   857e6:	8812      	ldrh	r2, [r2, #0]
   857e8:	f244 13a5 	movw	r3, #16805	; 0x41a5
   857ec:	f2c0 0308 	movt	r3, #8
   857f0:	4798      	blx	r3
   857f2:	e013      	b.n	8581c <udi_msc_process_trans+0x7c>
				udi_msc_nb_block);
	} else {
		status = usb_2_memory(udi_msc_cbw.bCBWLUN, udi_msc_addr,
   857f4:	f241 41b0 	movw	r1, #5296	; 0x14b0
   857f8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   857fc:	7b48      	ldrb	r0, [r1, #13]
   857fe:	f241 42dc 	movw	r2, #5340	; 0x14dc
   85802:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85806:	6811      	ldr	r1, [r2, #0]
   85808:	f241 43d8 	movw	r3, #5336	; 0x14d8
   8580c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85810:	881a      	ldrh	r2, [r3, #0]
   85812:	f244 13c1 	movw	r3, #16833	; 0x41c1
   85816:	f2c0 0308 	movt	r3, #8
   8581a:	4798      	blx	r3
				udi_msc_nb_block);
	}

	// Check status of transfer
	switch (status) {
   8581c:	2802      	cmp	r0, #2
   8581e:	d00e      	beq.n	8583e <udi_msc_process_trans+0x9e>
   85820:	2803      	cmp	r0, #3
   85822:	d006      	beq.n	85832 <udi_msc_process_trans+0x92>
   85824:	b988      	cbnz	r0, 8584a <udi_msc_process_trans+0xaa>
	case CTRL_GOOD:
		udi_msc_sense_pass();
   85826:	f644 31e5 	movw	r1, #19429	; 0x4be5
   8582a:	f2c0 0108 	movt	r1, #8
   8582e:	4788      	blx	r1
		break;
   85830:	e010      	b.n	85854 <udi_msc_process_trans+0xb4>
	case CTRL_BUSY:
		udi_msc_sense_fail_busy_or_change();
   85832:	f644 4249 	movw	r2, #19529	; 0x4c49
   85836:	f2c0 0208 	movt	r2, #8
   8583a:	4790      	blx	r2
		break;
   8583c:	e00a      	b.n	85854 <udi_msc_process_trans+0xb4>
	case CTRL_NO_PRESENT:
		udi_msc_sense_fail_not_present();
   8583e:	f644 4365 	movw	r3, #19557	; 0x4c65
   85842:	f2c0 0308 	movt	r3, #8
   85846:	4798      	blx	r3
		break;
   85848:	e004      	b.n	85854 <udi_msc_process_trans+0xb4>
	default:
	case CTRL_FAIL:
		udi_msc_sense_fail_hardware();
   8584a:	f644 4081 	movw	r0, #19585	; 0x4c81
   8584e:	f2c0 0008 	movt	r0, #8
   85852:	4780      	blx	r0
		break;
	}
	// Send status of transfer in CSW packet
	udi_msc_csw_process();
   85854:	f644 40fd 	movw	r0, #19709	; 0x4cfd
   85858:	f2c0 0008 	movt	r0, #8
   8585c:	4780      	blx	r0
	return true;
   8585e:	f04f 0001 	mov.w	r0, #1
   85862:	bd08      	pop	{r3, pc}
bool udi_msc_process_trans(void)
{
	Ctrl_status status;

	if (!udi_msc_b_trans_req)
		return false;	// No Transfer request to do
   85864:	f04f 0000 	mov.w	r0, #0
		break;
	}
	// Send status of transfer in CSW packet
	udi_msc_csw_process();
	return true;
}
   85868:	bd08      	pop	{r3, pc}
   8586a:	bf00      	nop

0008586c <udi_msc_trans_block>:
}


bool udi_msc_trans_block(bool b_read, uint8_t * block, iram_size_t block_size,
		void (*callback) (udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep))
{
   8586c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8586e:	b083      	sub	sp, #12
   85870:	460f      	mov	r7, r1
   85872:	4615      	mov	r5, r2
	if (!udi_msc_b_ack_trans)
   85874:	f240 2404 	movw	r4, #516	; 0x204
   85878:	f2c2 0407 	movt	r4, #8199	; 0x2007
   8587c:	7824      	ldrb	r4, [r4, #0]
   8587e:	2c00      	cmp	r4, #0
   85880:	d03d      	beq.n	858fe <udi_msc_trans_block+0x92>
		return false;	// No possible, transfer on going

	// Start transfer Internal RAM<->USB line
	udi_msc_b_ack_trans = false;
   85882:	f240 2104 	movw	r1, #516	; 0x204
   85886:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8588a:	f04f 0600 	mov.w	r6, #0
   8588e:	700e      	strb	r6, [r1, #0]
	if (!udd_ep_run((b_read) ? UDI_MSC_EP_IN : UDI_MSC_EP_OUT,
   85890:	42b0      	cmp	r0, r6
   85892:	bf0c      	ite	eq
   85894:	2002      	moveq	r0, #2
   85896:	2081      	movne	r0, #129	; 0x81
   85898:	2b00      	cmp	r3, #0
   8589a:	d141      	bne.n	85920 <udi_msc_trans_block+0xb4>
   8589c:	e035      	b.n	8590a <udi_msc_trans_block+0x9e>
					false,
					block,
					block_size,
					(NULL == callback) ? udi_msc_trans_ack :
					callback)) {
		udi_msc_b_ack_trans = true;
   8589e:	f240 2304 	movw	r3, #516	; 0x204
   858a2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   858a6:	f04f 0001 	mov.w	r0, #1
   858aa:	7018      	strb	r0, [r3, #0]
		return false;
   858ac:	f04f 0000 	mov.w	r0, #0
   858b0:	e040      	b.n	85934 <udi_msc_trans_block+0xc8>
	}
	if (NULL == callback) {
		while (!udi_msc_b_ack_trans);
   858b2:	f240 2204 	movw	r2, #516	; 0x204
   858b6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   858ba:	7810      	ldrb	r0, [r2, #0]
   858bc:	2800      	cmp	r0, #0
   858be:	d0fc      	beq.n	858ba <udi_msc_trans_block+0x4e>
		if (udi_msc_b_abort_trans) {
   858c0:	f641 410d 	movw	r1, #7181	; 0x1c0d
   858c4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   858c8:	780b      	ldrb	r3, [r1, #0]
   858ca:	b9db      	cbnz	r3, 85904 <udi_msc_trans_block+0x98>
			return false;
		}
		udi_msc_csw.dCSWDataResidue -= block_size;
   858cc:	f240 2040 	movw	r0, #576	; 0x240
   858d0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   858d4:	6882      	ldr	r2, [r0, #8]
   858d6:	1b51      	subs	r1, r2, r5
   858d8:	6081      	str	r1, [r0, #8]
		return (!udi_msc_b_abort_trans);
   858da:	f641 430d 	movw	r3, #7181	; 0x1c0d
   858de:	f2c2 0307 	movt	r3, #8199	; 0x2007
   858e2:	7818      	ldrb	r0, [r3, #0]
   858e4:	f080 0001 	eor.w	r0, r0, #1
   858e8:	e024      	b.n	85934 <udi_msc_trans_block+0xc8>
	}
	udi_msc_csw.dCSWDataResidue -= block_size;
   858ea:	f240 2140 	movw	r1, #576	; 0x240
   858ee:	f2c2 0107 	movt	r1, #8199	; 0x2007
   858f2:	688a      	ldr	r2, [r1, #8]
   858f4:	1b55      	subs	r5, r2, r5
   858f6:	608d      	str	r5, [r1, #8]
	return true;
   858f8:	f04f 0001 	mov.w	r0, #1
   858fc:	e01a      	b.n	85934 <udi_msc_trans_block+0xc8>

bool udi_msc_trans_block(bool b_read, uint8_t * block, iram_size_t block_size,
		void (*callback) (udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep))
{
	if (!udi_msc_b_ack_trans)
		return false;	// No possible, transfer on going
   858fe:	f04f 0000 	mov.w	r0, #0
   85902:	e017      	b.n	85934 <udi_msc_trans_block+0xc8>
		return false;
	}
	if (NULL == callback) {
		while (!udi_msc_b_ack_trans);
		if (udi_msc_b_abort_trans) {
			return false;
   85904:	f04f 0000 	mov.w	r0, #0
   85908:	e014      	b.n	85934 <udi_msc_trans_block+0xc8>
	if (!udi_msc_b_ack_trans)
		return false;	// No possible, transfer on going

	// Start transfer Internal RAM<->USB line
	udi_msc_b_ack_trans = false;
	if (!udd_ep_run((b_read) ? UDI_MSC_EP_IN : UDI_MSC_EP_OUT,
   8590a:	4b0b      	ldr	r3, [pc, #44]	; (85938 <udi_msc_trans_block+0xcc>)
   8590c:	9300      	str	r3, [sp, #0]
   8590e:	f04f 0100 	mov.w	r1, #0
   85912:	463a      	mov	r2, r7
   85914:	462b      	mov	r3, r5
   85916:	4c09      	ldr	r4, [pc, #36]	; (8593c <udi_msc_trans_block+0xd0>)
   85918:	47a0      	blx	r4
   8591a:	2800      	cmp	r0, #0
   8591c:	d1c9      	bne.n	858b2 <udi_msc_trans_block+0x46>
   8591e:	e7be      	b.n	8589e <udi_msc_trans_block+0x32>
   85920:	9300      	str	r3, [sp, #0]
   85922:	f04f 0100 	mov.w	r1, #0
   85926:	463a      	mov	r2, r7
   85928:	462b      	mov	r3, r5
   8592a:	4c04      	ldr	r4, [pc, #16]	; (8593c <udi_msc_trans_block+0xd0>)
   8592c:	47a0      	blx	r4
   8592e:	2800      	cmp	r0, #0
   85930:	d1db      	bne.n	858ea <udi_msc_trans_block+0x7e>
   85932:	e7b4      	b.n	8589e <udi_msc_trans_block+0x32>
		udi_msc_csw.dCSWDataResidue -= block_size;
		return (!udi_msc_b_abort_trans);
	}
	udi_msc_csw.dCSWDataResidue -= block_size;
	return true;
}
   85934:	b003      	add	sp, #12
   85936:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85938:	00084b95 	.word	0x00084b95
   8593c:	00088061 	.word	0x00088061

00085940 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   85940:	f241 5304 	movw	r3, #5380	; 0x1504
   85944:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85948:	6818      	ldr	r0, [r3, #0]
   8594a:	6801      	ldr	r1, [r0, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   8594c:	884a      	ldrh	r2, [r1, #2]
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
}
   8594e:	1888      	adds	r0, r1, r2
   85950:	4770      	bx	lr
   85952:	bf00      	nop

00085954 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   85954:	b538      	push	{r3, r4, r5, lr}
   85956:	4605      	mov	r5, r0
   85958:	460c      	mov	r4, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   8595a:	f645 1341 	movw	r3, #22849	; 0x5941
   8595e:	f2c0 0308 	movt	r3, #8
   85962:	4798      	blx	r3
   85964:	4602      	mov	r2, r0
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   85966:	7828      	ldrb	r0, [r5, #0]
   85968:	1828      	adds	r0, r5, r0
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   8596a:	4282      	cmp	r2, r0
   8596c:	d911      	bls.n	85992 <udc_next_desc_in_iface+0x3e>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   8596e:	7841      	ldrb	r1, [r0, #1]
   85970:	2904      	cmp	r1, #4
   85972:	d011      	beq.n	85998 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   85974:	42a1      	cmp	r1, r4
   85976:	d105      	bne.n	85984 <udc_next_desc_in_iface+0x30>
   85978:	bd38      	pop	{r3, r4, r5, pc}
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   8597a:	7841      	ldrb	r1, [r0, #1]
   8597c:	2904      	cmp	r1, #4
   8597e:	d00e      	beq.n	8599e <udc_next_desc_in_iface+0x4a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   85980:	42a1      	cmp	r1, r4
   85982:	d00e      	beq.n	859a2 <udc_next_desc_in_iface+0x4e>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   85984:	7803      	ldrb	r3, [r0, #0]
   85986:	18c0      	adds	r0, r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   85988:	4282      	cmp	r2, r0
   8598a:	d8f6      	bhi.n	8597a <udc_next_desc_in_iface+0x26>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   8598c:	f04f 0000 	mov.w	r0, #0
   85990:	bd38      	pop	{r3, r4, r5, pc}
   85992:	f04f 0000 	mov.w	r0, #0
   85996:	bd38      	pop	{r3, r4, r5, pc}
   85998:	f04f 0000 	mov.w	r0, #0
   8599c:	bd38      	pop	{r3, r4, r5, pc}
   8599e:	f04f 0000 	mov.w	r0, #0
}
   859a2:	bd38      	pop	{r3, r4, r5, pc}

000859a4 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   859a4:	b570      	push	{r4, r5, r6, lr}
   859a6:	4605      	mov	r5, r0
   859a8:	460e      	mov	r6, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   859aa:	f241 530c 	movw	r3, #5388	; 0x150c
   859ae:	f2c2 0307 	movt	r3, #8199	; 0x2007
   859b2:	7818      	ldrb	r0, [r3, #0]
   859b4:	2800      	cmp	r0, #0
   859b6:	d031      	beq.n	85a1c <udc_update_iface_desc+0x78>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   859b8:	f241 5104 	movw	r1, #5380	; 0x1504
   859bc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   859c0:	680a      	ldr	r2, [r1, #0]
   859c2:	6814      	ldr	r4, [r2, #0]
   859c4:	7923      	ldrb	r3, [r4, #4]
   859c6:	42ab      	cmp	r3, r5
   859c8:	d92b      	bls.n	85a22 <udc_update_iface_desc+0x7e>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   859ca:	f241 5010 	movw	r0, #5392	; 0x1510
   859ce:	f2c2 0007 	movt	r0, #8199	; 0x2007
   859d2:	6004      	str	r4, [r0, #0]
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   859d4:	f645 1141 	movw	r1, #22849	; 0x5941
   859d8:	f2c0 0108 	movt	r1, #8
   859dc:	4788      	blx	r1
	while (ptr_end_desc >
   859de:	4284      	cmp	r4, r0
   859e0:	d222      	bcs.n	85a28 <udc_update_iface_desc+0x84>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   859e2:	7862      	ldrb	r2, [r4, #1]
   859e4:	2a04      	cmp	r2, #4
   859e6:	d10d      	bne.n	85a04 <udc_update_iface_desc+0x60>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   859e8:	78a3      	ldrb	r3, [r4, #2]
   859ea:	42ab      	cmp	r3, r5
   859ec:	d10a      	bne.n	85a04 <udc_update_iface_desc+0x60>
   859ee:	78e1      	ldrb	r1, [r4, #3]
   859f0:	42b1      	cmp	r1, r6
   859f2:	d107      	bne.n	85a04 <udc_update_iface_desc+0x60>
   859f4:	f241 5310 	movw	r3, #5392	; 0x1510
   859f8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   859fc:	601c      	str	r4, [r3, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   859fe:	f04f 0001 	mov.w	r0, #1
   85a02:	bd70      	pop	{r4, r5, r6, pc}
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   85a04:	7822      	ldrb	r2, [r4, #0]
   85a06:	18a4      	adds	r4, r4, r2
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   85a08:	42a0      	cmp	r0, r4
   85a0a:	d8ea      	bhi.n	859e2 <udc_update_iface_desc+0x3e>
   85a0c:	f241 5010 	movw	r0, #5392	; 0x1510
   85a10:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85a14:	6004      	str	r4, [r0, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   85a16:	f04f 0000 	mov.w	r0, #0
   85a1a:	bd70      	pop	{r4, r5, r6, pc}
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
   85a1c:	f04f 0000 	mov.w	r0, #0
   85a20:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
   85a22:	f04f 0000 	mov.w	r0, #0
   85a26:	bd70      	pop	{r4, r5, r6, pc}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   85a28:	f04f 0000 	mov.w	r0, #0
}
   85a2c:	bd70      	pop	{r4, r5, r6, pc}
   85a2e:	bf00      	nop

00085a30 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   85a30:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   85a32:	f641 4310 	movw	r3, #7184	; 0x1c10
   85a36:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85a3a:	8858      	ldrh	r0, [r3, #2]
   85a3c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   85a40:	f647 5159 	movw	r1, #32089	; 0x7d59
   85a44:	f2c0 0108 	movt	r1, #8
   85a48:	4788      	blx	r1
   85a4a:	bd08      	pop	{r3, pc}

00085a4c <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   85a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85a50:	4680      	mov	r8, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   85a52:	f645 13a5 	movw	r3, #22949	; 0x59a5
   85a56:	f2c0 0308 	movt	r3, #8
   85a5a:	4798      	blx	r3
   85a5c:	b338      	cbz	r0, 85aae <udc_iface_enable+0x62>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   85a5e:	f241 5010 	movw	r0, #5392	; 0x1510
   85a62:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85a66:	6804      	ldr	r4, [r0, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   85a68:	f04f 0605 	mov.w	r6, #5
   85a6c:	f645 1555 	movw	r5, #22869	; 0x5955
   85a70:	f2c0 0508 	movt	r5, #8
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   85a74:	f248 1765 	movw	r7, #33125	; 0x8165
   85a78:	f2c0 0708 	movt	r7, #8

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   85a7c:	4620      	mov	r0, r4
   85a7e:	4631      	mov	r1, r6
   85a80:	47a8      	blx	r5
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   85a82:	4604      	mov	r4, r0
   85a84:	b138      	cbz	r0, 85a96 <udc_iface_enable+0x4a>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   85a86:	7880      	ldrb	r0, [r0, #2]
   85a88:	78e1      	ldrb	r1, [r4, #3]
   85a8a:	88a2      	ldrh	r2, [r4, #4]
   85a8c:	47b8      	blx	r7
   85a8e:	2800      	cmp	r0, #0
   85a90:	d1f4      	bne.n	85a7c <udc_iface_enable+0x30>
   85a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   85a96:	f241 5104 	movw	r1, #5380	; 0x1504
   85a9a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85a9e:	680a      	ldr	r2, [r1, #0]
   85aa0:	6853      	ldr	r3, [r2, #4]
   85aa2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
   85aa6:	6801      	ldr	r1, [r0, #0]
   85aa8:	4788      	blx	r1
   85aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
		return false;
   85aae:	f04f 0000 	mov.w	r0, #0
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
}
   85ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85ab6:	bf00      	nop

00085ab8 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   85ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85abc:	4604      	mov	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   85abe:	f04f 0100 	mov.w	r1, #0
   85ac2:	f645 13a5 	movw	r3, #22949	; 0x59a5
   85ac6:	f2c0 0308 	movt	r3, #8
   85aca:	4798      	blx	r3
   85acc:	2800      	cmp	r0, #0
   85ace:	d030      	beq.n	85b32 <udc_iface_disable+0x7a>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   85ad0:	f241 5004 	movw	r0, #5380	; 0x1504
   85ad4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85ad8:	6801      	ldr	r1, [r0, #0]
   85ada:	684a      	ldr	r2, [r1, #4]
   85adc:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   85ae0:	f8d8 300c 	ldr.w	r3, [r8, #12]
   85ae4:	4798      	blx	r3
   85ae6:	4601      	mov	r1, r0
   85ae8:	4620      	mov	r0, r4
   85aea:	f645 12a5 	movw	r2, #22949	; 0x59a5
   85aee:	f2c0 0208 	movt	r2, #8
   85af2:	4790      	blx	r2
   85af4:	b308      	cbz	r0, 85b3a <udc_iface_disable+0x82>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   85af6:	f241 5410 	movw	r4, #5392	; 0x1510
   85afa:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85afe:	6824      	ldr	r4, [r4, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   85b00:	f04f 0605 	mov.w	r6, #5
   85b04:	f645 1555 	movw	r5, #22869	; 0x5955
   85b08:	f2c0 0508 	movt	r5, #8
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   85b0c:	f647 57c9 	movw	r7, #32201	; 0x7dc9
   85b10:	f2c0 0708 	movt	r7, #8
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   85b14:	4620      	mov	r0, r4
   85b16:	4631      	mov	r1, r6
   85b18:	47a8      	blx	r5
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   85b1a:	4604      	mov	r4, r0
   85b1c:	b110      	cbz	r0, 85b24 <udc_iface_disable+0x6c>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   85b1e:	7880      	ldrb	r0, [r0, #2]
   85b20:	47b8      	blx	r7
		}
   85b22:	e7f7      	b.n	85b14 <udc_iface_disable+0x5c>
	}
#endif

	// Disable interface
	udi_api->disable();
   85b24:	f8d8 0004 	ldr.w	r0, [r8, #4]
   85b28:	4780      	blx	r0
	return true;
   85b2a:	f04f 0001 	mov.w	r0, #1
   85b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
		return false;
   85b32:	f04f 0000 	mov.w	r0, #0
   85b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
		return false;
   85b3a:	f04f 0000 	mov.w	r0, #0
#endif

	// Disable interface
	udi_api->disable();
	return true;
}
   85b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85b42:	bf00      	nop

00085b44 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   85b44:	b508      	push	{r3, lr}
	udd_enable();
   85b46:	f646 7301 	movw	r3, #28417	; 0x6f01
   85b4a:	f2c0 0308 	movt	r3, #8
   85b4e:	4798      	blx	r3
   85b50:	bd08      	pop	{r3, pc}
   85b52:	bf00      	nop

00085b54 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   85b54:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
   85b56:	f241 530c 	movw	r3, #5388	; 0x150c
   85b5a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85b5e:	7818      	ldrb	r0, [r3, #0]
   85b60:	b1d8      	cbz	r0, 85b9a <udc_reset+0x46>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   85b62:	f241 5104 	movw	r1, #5380	; 0x1504
   85b66:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85b6a:	680a      	ldr	r2, [r1, #0]
   85b6c:	6813      	ldr	r3, [r2, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   85b6e:	7918      	ldrb	r0, [r3, #4]
   85b70:	b198      	cbz	r0, 85b9a <udc_reset+0x46>
   85b72:	f04f 0400 	mov.w	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   85b76:	f645 26b9 	movw	r6, #23225	; 0x5ab9
   85b7a:	f2c0 0608 	movt	r6, #8
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   85b7e:	f241 5504 	movw	r5, #5380	; 0x1504
   85b82:	f2c2 0507 	movt	r5, #8199	; 0x2007
				iface_num++) {
			udc_iface_disable(iface_num);
   85b86:	4620      	mov	r0, r4
   85b88:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   85b8a:	f104 0401 	add.w	r4, r4, #1
   85b8e:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   85b90:	6829      	ldr	r1, [r5, #0]
   85b92:	680a      	ldr	r2, [r1, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   85b94:	7913      	ldrb	r3, [r2, #4]
   85b96:	42a3      	cmp	r3, r4
   85b98:	d8f5      	bhi.n	85b86 <udc_reset+0x32>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   85b9a:	f241 500c 	movw	r0, #5388	; 0x150c
   85b9e:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85ba2:	f04f 0100 	mov.w	r1, #0
   85ba6:	7001      	strb	r1, [r0, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
   85ba8:	f241 530a 	movw	r3, #5386	; 0x150a
   85bac:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85bb0:	f04f 0201 	mov.w	r2, #1
   85bb4:	801a      	strh	r2, [r3, #0]
   85bb6:	bd70      	pop	{r4, r5, r6, pc}

00085bb8 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
   85bb8:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
   85bba:	f241 530c 	movw	r3, #5388	; 0x150c
   85bbe:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85bc2:	7818      	ldrb	r0, [r3, #0]
   85bc4:	b1d8      	cbz	r0, 85bfe <udc_sof_notify+0x46>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   85bc6:	f241 5104 	movw	r1, #5380	; 0x1504
   85bca:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85bce:	680b      	ldr	r3, [r1, #0]
   85bd0:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   85bd2:	7910      	ldrb	r0, [r2, #4]
   85bd4:	b198      	cbz	r0, 85bfe <udc_sof_notify+0x46>
   85bd6:	f04f 0400 	mov.w	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   85bda:	f241 5504 	movw	r5, #5380	; 0x1504
   85bde:	f2c2 0507 	movt	r5, #8199	; 0x2007
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   85be2:	685b      	ldr	r3, [r3, #4]
   85be4:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
   85be8:	690a      	ldr	r2, [r1, #16]
   85bea:	b102      	cbz	r2, 85bee <udc_sof_notify+0x36>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   85bec:	4790      	blx	r2
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   85bee:	f104 0401 	add.w	r4, r4, #1
   85bf2:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   85bf4:	682b      	ldr	r3, [r5, #0]
   85bf6:	6818      	ldr	r0, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   85bf8:	7901      	ldrb	r1, [r0, #4]
   85bfa:	42a1      	cmp	r1, r4
   85bfc:	d8f1      	bhi.n	85be2 <udc_sof_notify+0x2a>
   85bfe:	bd38      	pop	{r3, r4, r5, pc}

00085c00 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   85c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   85c02:	f641 4310 	movw	r3, #7184	; 0x1c10
   85c06:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85c0a:	f04f 0200 	mov.w	r2, #0
   85c0e:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   85c10:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   85c12:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
   85c14:	7818      	ldrb	r0, [r3, #0]
   85c16:	f010 0f80 	tst.w	r0, #128	; 0x80
   85c1a:	f000 83da 	beq.w	863d2 <udc_process_setup+0x7d2>
		if (udd_g_ctrlreq.req.wLength == 0) {
   85c1e:	f641 4110 	movw	r1, #7184	; 0x1c10
   85c22:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85c26:	88ca      	ldrh	r2, [r1, #6]
   85c28:	2a00      	cmp	r2, #0
   85c2a:	f040 83d7 	bne.w	863dc <udc_process_setup+0x7dc>
   85c2e:	e3c4      	b.n	863ba <udc_process_setup+0x7ba>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   85c30:	f010 031f 	ands.w	r3, r0, #31
   85c34:	f040 8115 	bne.w	85e62 <udc_process_setup+0x262>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   85c38:	f641 4010 	movw	r0, #7184	; 0x1c10
   85c3c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85c40:	7841      	ldrb	r1, [r0, #1]
   85c42:	2906      	cmp	r1, #6
   85c44:	d018      	beq.n	85c78 <udc_process_setup+0x78>
   85c46:	2908      	cmp	r1, #8
   85c48:	f000 80f8 	beq.w	85e3c <udc_process_setup+0x23c>
   85c4c:	2900      	cmp	r1, #0
   85c4e:	f040 8108 	bne.w	85e62 <udc_process_setup+0x262>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   85c52:	2a02      	cmp	r2, #2
   85c54:	d10d      	bne.n	85c72 <udc_process_setup+0x72>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   85c56:	f241 500a 	movw	r0, #5386	; 0x150a
   85c5a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85c5e:	f04f 0102 	mov.w	r1, #2
   85c62:	f647 53b9 	movw	r3, #32185	; 0x7db9
   85c66:	f2c0 0308 	movt	r3, #8
   85c6a:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
   85c6c:	f04f 0001 	mov.w	r0, #1
   85c70:	e328      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
   85c72:	f04f 0000 	mov.w	r0, #0
   85c76:	e325      	b.n	862c4 <udc_process_setup+0x6c4>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   85c78:	f641 4410 	movw	r4, #7184	; 0x1c10
   85c7c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   85c80:	8860      	ldrh	r0, [r4, #2]
   85c82:	b2c4      	uxtb	r4, r0

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   85c84:	ea4f 2110 	mov.w	r1, r0, lsr #8
   85c88:	f101 33ff 	add.w	r3, r1, #4294967295
   85c8c:	2b06      	cmp	r3, #6
   85c8e:	f200 80c3 	bhi.w	85e18 <udc_process_setup+0x218>
   85c92:	e8df f013 	tbh	[pc, r3, lsl #1]
   85c96:	0007      	.short	0x0007
   85c98:	0078001b 	.word	0x0078001b
   85c9c:	00c100c1 	.word	0x00c100c1
   85ca0:	00510044 	.word	0x00510044
	case USB_DT_DEVICE:
		// Device descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (!udd_is_high_speed()) {
   85ca4:	f647 5241 	movw	r2, #32065	; 0x7d41
   85ca8:	f2c0 0208 	movt	r2, #8
   85cac:	4790      	blx	r2
   85cae:	b930      	cbnz	r0, 85cbe <udc_process_setup+0xbe>
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
   85cb0:	48a3      	ldr	r0, [pc, #652]	; (85f40 <udc_process_setup+0x340>)
   85cb2:	6883      	ldr	r3, [r0, #8]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
	case USB_DT_DEVICE:
		// Device descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (!udd_is_high_speed()) {
			udd_set_setup_payload(
   85cb4:	4618      	mov	r0, r3
   85cb6:	7819      	ldrb	r1, [r3, #0]
   85cb8:	4aa2      	ldr	r2, [pc, #648]	; (85f44 <udc_process_setup+0x344>)
   85cba:	4790      	blx	r2
   85cbc:	e09c      	b.n	85df8 <udc_process_setup+0x1f8>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   85cbe:	4ba0      	ldr	r3, [pc, #640]	; (85f40 <udc_process_setup+0x340>)
   85cc0:	6819      	ldr	r1, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   85cc2:	4608      	mov	r0, r1
   85cc4:	7809      	ldrb	r1, [r1, #0]
   85cc6:	4a9f      	ldr	r2, [pc, #636]	; (85f44 <udc_process_setup+0x344>)
   85cc8:	4790      	blx	r2
   85cca:	e095      	b.n	85df8 <udc_process_setup+0x1f8>
		break;

	case USB_DT_CONFIGURATION:
		// Configuration descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (udd_is_high_speed()) {
   85ccc:	f647 5141 	movw	r1, #32065	; 0x7d41
   85cd0:	f2c0 0108 	movt	r1, #8
   85cd4:	4788      	blx	r1
   85cd6:	b170      	cbz	r0, 85cf6 <udc_process_setup+0xf6>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   85cd8:	4899      	ldr	r0, [pc, #612]	; (85f40 <udc_process_setup+0x340>)
   85cda:	6881      	ldr	r1, [r0, #8]
   85cdc:	7c4a      	ldrb	r2, [r1, #17]
   85cde:	42a2      	cmp	r2, r4
   85ce0:	f240 809d 	bls.w	85e1e <udc_process_setup+0x21e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   85ce4:	4b96      	ldr	r3, [pc, #600]	; (85f40 <udc_process_setup+0x340>)
   85ce6:	6918      	ldr	r0, [r3, #16]
   85ce8:	f850 1034 	ldr.w	r1, [r0, r4, lsl #3]
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   85cec:	4608      	mov	r0, r1
   85cee:	8849      	ldrh	r1, [r1, #2]
   85cf0:	4a94      	ldr	r2, [pc, #592]	; (85f44 <udc_process_setup+0x344>)
   85cf2:	4790      	blx	r2
   85cf4:	e00d      	b.n	85d12 <udc_process_setup+0x112>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   85cf6:	4b92      	ldr	r3, [pc, #584]	; (85f40 <udc_process_setup+0x340>)
   85cf8:	681a      	ldr	r2, [r3, #0]
   85cfa:	7c50      	ldrb	r0, [r2, #17]
   85cfc:	42a0      	cmp	r0, r4
   85cfe:	f240 8091 	bls.w	85e24 <udc_process_setup+0x224>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   85d02:	498f      	ldr	r1, [pc, #572]	; (85f40 <udc_process_setup+0x340>)
   85d04:	684b      	ldr	r3, [r1, #4]
   85d06:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   85d0a:	4610      	mov	r0, r2
   85d0c:	8851      	ldrh	r1, [r2, #2]
   85d0e:	4b8d      	ldr	r3, [pc, #564]	; (85f44 <udc_process_setup+0x344>)
   85d10:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   85d12:	4b8d      	ldr	r3, [pc, #564]	; (85f48 <udc_process_setup+0x348>)
   85d14:	6898      	ldr	r0, [r3, #8]
   85d16:	f04f 0102 	mov.w	r1, #2
   85d1a:	7041      	strb	r1, [r0, #1]
   85d1c:	e06c      	b.n	85df8 <udc_process_setup+0x1f8>

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DT_DEVICE_QUALIFIER:
		// Device qualifier descriptor requested
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
				udc_config.qualifier->bLength);
   85d1e:	f240 1360 	movw	r3, #352	; 0x160
   85d22:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85d26:	68d9      	ldr	r1, [r3, #12]
		break;

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DT_DEVICE_QUALIFIER:
		// Device qualifier descriptor requested
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   85d28:	4608      	mov	r0, r1
   85d2a:	7809      	ldrb	r1, [r1, #0]
   85d2c:	f647 52b9 	movw	r2, #32185	; 0x7db9
   85d30:	f2c0 0208 	movt	r2, #8
   85d34:	4790      	blx	r2
   85d36:	e05f      	b.n	85df8 <udc_process_setup+0x1f8>
				udc_config.qualifier->bLength);
		break;

	case USB_DT_OTHER_SPEED_CONFIGURATION:
		// Other configuration descriptor requested
		if (!udd_is_high_speed()) {
   85d38:	f647 5241 	movw	r2, #32065	; 0x7d41
   85d3c:	f2c0 0208 	movt	r2, #8
   85d40:	4790      	blx	r2
   85d42:	b968      	cbnz	r0, 85d60 <udc_process_setup+0x160>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   85d44:	4a7e      	ldr	r2, [pc, #504]	; (85f40 <udc_process_setup+0x340>)
   85d46:	6890      	ldr	r0, [r2, #8]
   85d48:	7c41      	ldrb	r1, [r0, #17]
   85d4a:	42a1      	cmp	r1, r4
   85d4c:	d96d      	bls.n	85e2a <udc_process_setup+0x22a>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   85d4e:	4b7c      	ldr	r3, [pc, #496]	; (85f40 <udc_process_setup+0x340>)
   85d50:	691a      	ldr	r2, [r3, #16]
   85d52:	f852 1034 	ldr.w	r1, [r2, r4, lsl #3]
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   85d56:	4608      	mov	r0, r1
   85d58:	8849      	ldrh	r1, [r1, #2]
   85d5a:	4b7a      	ldr	r3, [pc, #488]	; (85f44 <udc_process_setup+0x344>)
   85d5c:	4798      	blx	r3
   85d5e:	e00c      	b.n	85d7a <udc_process_setup+0x17a>
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else {
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   85d60:	4877      	ldr	r0, [pc, #476]	; (85f40 <udc_process_setup+0x340>)
   85d62:	6801      	ldr	r1, [r0, #0]
   85d64:	7c4b      	ldrb	r3, [r1, #17]
   85d66:	42a3      	cmp	r3, r4
   85d68:	d962      	bls.n	85e30 <udc_process_setup+0x230>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   85d6a:	4a75      	ldr	r2, [pc, #468]	; (85f40 <udc_process_setup+0x340>)
   85d6c:	6850      	ldr	r0, [r2, #4]
   85d6e:	f850 1034 	ldr.w	r1, [r0, r4, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   85d72:	4608      	mov	r0, r1
   85d74:	8849      	ldrh	r1, [r1, #2]
   85d76:	4b73      	ldr	r3, [pc, #460]	; (85f44 <udc_process_setup+0x344>)
   85d78:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   85d7a:	4873      	ldr	r0, [pc, #460]	; (85f48 <udc_process_setup+0x348>)
   85d7c:	6881      	ldr	r1, [r0, #8]
   85d7e:	f04f 0207 	mov.w	r2, #7
   85d82:	704a      	strb	r2, [r1, #1]
   85d84:	e038      	b.n	85df8 <udc_process_setup+0x1f8>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   85d86:	b2c0      	uxtb	r0, r0
   85d88:	2803      	cmp	r0, #3
   85d8a:	d80b      	bhi.n	85da4 <udc_process_setup+0x1a4>
   85d8c:	e8df f010 	tbh	[pc, r0, lsl #1]
   85d90:	000e0004 	.word	0x000e0004
   85d94:	032f032b 	.word	0x032f032b
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   85d98:	486c      	ldr	r0, [pc, #432]	; (85f4c <udc_process_setup+0x34c>)
   85d9a:	f04f 0104 	mov.w	r1, #4
   85d9e:	4a69      	ldr	r2, [pc, #420]	; (85f44 <udc_process_setup+0x344>)
   85da0:	4790      	blx	r2
   85da2:	e029      	b.n	85df8 <udc_process_setup+0x1f8>
		str = udc_get_string_serial_name();
		break;
#endif
	default:
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
   85da4:	486a      	ldr	r0, [pc, #424]	; (85f50 <udc_process_setup+0x350>)
   85da6:	4780      	blx	r0
   85da8:	bb30      	cbnz	r0, 85df8 <udc_process_setup+0x1f8>
   85daa:	e28b      	b.n	862c4 <udc_process_setup+0x6c4>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
   85dac:	4969      	ldr	r1, [pc, #420]	; (85f54 <udc_process_setup+0x354>)
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   85dae:	f04f 0008 	mov.w	r0, #8
   85db2:	f04f 0300 	mov.w	r3, #0
   85db6:	4a68      	ldr	r2, [pc, #416]	; (85f58 <udc_process_setup+0x358>)
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   85db8:	5ccc      	ldrb	r4, [r1, r3]
   85dba:	f822 4f02 	strh.w	r4, [r2, #2]!
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   85dbe:	f103 0301 	add.w	r3, r3, #1
   85dc2:	2801      	cmp	r0, #1
   85dc4:	f200 8317 	bhi.w	863f6 <udc_process_setup+0x7f6>
   85dc8:	e00e      	b.n	85de8 <udc_process_setup+0x1e8>
   85dca:	f102 0402 	add.w	r4, r2, #2
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   85dce:	5ccd      	ldrb	r5, [r1, r3]
   85dd0:	8055      	strh	r5, [r2, #2]
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   85dd2:	f103 0301 	add.w	r3, r3, #1
   85dd6:	f102 0204 	add.w	r2, r2, #4
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   85dda:	5ccd      	ldrb	r5, [r1, r3]
   85ddc:	8065      	strh	r5, [r4, #2]
   85dde:	f103 0301 	add.w	r3, r3, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   85de2:	b2dc      	uxtb	r4, r3
   85de4:	4284      	cmp	r4, r0
   85de6:	d3f0      	bcc.n	85dca <udc_process_setup+0x1ca>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   85de8:	ea4f 0140 	mov.w	r1, r0, lsl #1
   85dec:	f101 0102 	add.w	r1, r1, #2
   85df0:	4859      	ldr	r0, [pc, #356]	; (85f58 <udc_process_setup+0x358>)
   85df2:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
   85df4:	4b53      	ldr	r3, [pc, #332]	; (85f44 <udc_process_setup+0x344>)
   85df6:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   85df8:	f641 4110 	movw	r1, #7184	; 0x1c10
   85dfc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85e00:	88c8      	ldrh	r0, [r1, #6]
   85e02:	898b      	ldrh	r3, [r1, #12]
   85e04:	4283      	cmp	r3, r0
   85e06:	d916      	bls.n	85e36 <udc_process_setup+0x236>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   85e08:	f641 4210 	movw	r2, #7184	; 0x1c10
   85e0c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85e10:	8190      	strh	r0, [r2, #12]
	}
	return true;
   85e12:	f04f 0001 	mov.w	r0, #1
   85e16:	e255      	b.n	862c4 <udc_process_setup+0x6c4>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   85e18:	f04f 0000 	mov.w	r0, #0
   85e1c:	e252      	b.n	862c4 <udc_process_setup+0x6c4>
#ifdef USB_DEVICE_HS_SUPPORT
		if (udd_is_high_speed()) {
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
   85e1e:	f04f 0000 	mov.w	r0, #0
   85e22:	e24f      	b.n	862c4 <udc_process_setup+0x6c4>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
   85e24:	f04f 0000 	mov.w	r0, #0
   85e28:	e24c      	b.n	862c4 <udc_process_setup+0x6c4>
		// Other configuration descriptor requested
		if (!udd_is_high_speed()) {
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
					bNumConfigurations) {
				return false;
   85e2a:	f04f 0000 	mov.w	r0, #0
   85e2e:	e249      	b.n	862c4 <udc_process_setup+0x6c4>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else {
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
   85e30:	f04f 0000 	mov.w	r0, #0
   85e34:	e246      	b.n	862c4 <udc_process_setup+0x6c4>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
   85e36:	f04f 0001 	mov.w	r0, #1
   85e3a:	e243      	b.n	862c4 <udc_process_setup+0x6c4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
   85e3c:	2a01      	cmp	r2, #1
   85e3e:	d10d      	bne.n	85e5c <udc_process_setup+0x25c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   85e40:	f241 500c 	movw	r0, #5388	; 0x150c
   85e44:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85e48:	f04f 0101 	mov.w	r1, #1
   85e4c:	f647 52b9 	movw	r2, #32185	; 0x7db9
   85e50:	f2c0 0208 	movt	r2, #8
   85e54:	4790      	blx	r2
	return true;
   85e56:	f04f 0001 	mov.w	r0, #1
   85e5a:	e233      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
   85e5c:	f04f 0000 	mov.w	r0, #0
   85e60:	e230      	b.n	862c4 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   85e62:	2b01      	cmp	r3, #1
   85e64:	d134      	bne.n	85ed0 <udc_process_setup+0x2d0>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   85e66:	f641 4010 	movw	r0, #7184	; 0x1c10
   85e6a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85e6e:	7841      	ldrb	r1, [r0, #1]
   85e70:	290a      	cmp	r1, #10
   85e72:	d12d      	bne.n	85ed0 <udc_process_setup+0x2d0>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   85e74:	2a01      	cmp	r2, #1
   85e76:	d11f      	bne.n	85eb8 <udc_process_setup+0x2b8>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
   85e78:	4838      	ldr	r0, [pc, #224]	; (85f5c <udc_process_setup+0x35c>)
   85e7a:	7801      	ldrb	r1, [r0, #0]
   85e7c:	b1f9      	cbz	r1, 85ebe <udc_process_setup+0x2be>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   85e7e:	4c32      	ldr	r4, [pc, #200]	; (85f48 <udc_process_setup+0x348>)
   85e80:	7924      	ldrb	r4, [r4, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   85e82:	4d37      	ldr	r5, [pc, #220]	; (85f60 <udc_process_setup+0x360>)
   85e84:	682d      	ldr	r5, [r5, #0]
   85e86:	682b      	ldr	r3, [r5, #0]
   85e88:	791a      	ldrb	r2, [r3, #4]
   85e8a:	42a2      	cmp	r2, r4
   85e8c:	d91a      	bls.n	85ec4 <udc_process_setup+0x2c4>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   85e8e:	4620      	mov	r0, r4
   85e90:	f04f 0100 	mov.w	r1, #0
   85e94:	4b33      	ldr	r3, [pc, #204]	; (85f64 <udc_process_setup+0x364>)
   85e96:	4798      	blx	r3
   85e98:	b1b8      	cbz	r0, 85eca <udc_process_setup+0x2ca>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   85e9a:	6868      	ldr	r0, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
   85e9c:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
   85ea0:	68ca      	ldr	r2, [r1, #12]
   85ea2:	4790      	blx	r2
   85ea4:	4b30      	ldr	r3, [pc, #192]	; (85f68 <udc_process_setup+0x368>)
   85ea6:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   85ea8:	4618      	mov	r0, r3
   85eaa:	f04f 0101 	mov.w	r1, #1
   85eae:	4a25      	ldr	r2, [pc, #148]	; (85f44 <udc_process_setup+0x344>)
   85eb0:	4790      	blx	r2
	return true;
   85eb2:	f04f 0001 	mov.w	r0, #1
   85eb6:	e205      	b.n	862c4 <udc_process_setup+0x6c4>
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
   85eb8:	f04f 0000 	mov.w	r0, #0
   85ebc:	e202      	b.n	862c4 <udc_process_setup+0x6c4>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
   85ebe:	f04f 0000 	mov.w	r0, #0
   85ec2:	e1ff      	b.n	862c4 <udc_process_setup+0x6c4>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
   85ec4:	f04f 0000 	mov.w	r0, #0
   85ec8:	e1fc      	b.n	862c4 <udc_process_setup+0x6c4>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
		return false;
   85eca:	f04f 0000 	mov.w	r0, #0
   85ece:	e1f9      	b.n	862c4 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   85ed0:	2b02      	cmp	r3, #2
   85ed2:	f040 81f9 	bne.w	862c8 <udc_process_setup+0x6c8>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   85ed6:	f641 4310 	movw	r3, #7184	; 0x1c10
   85eda:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85ede:	7858      	ldrb	r0, [r3, #1]
   85ee0:	2800      	cmp	r0, #0
   85ee2:	f040 81d5 	bne.w	86290 <udc_process_setup+0x690>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   85ee6:	2a02      	cmp	r2, #2
   85ee8:	d10d      	bne.n	85f06 <udc_process_setup+0x306>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   85eea:	4a17      	ldr	r2, [pc, #92]	; (85f48 <udc_process_setup+0x348>)
   85eec:	7910      	ldrb	r0, [r2, #4]
   85eee:	491f      	ldr	r1, [pc, #124]	; (85f6c <udc_process_setup+0x36c>)
   85ef0:	4788      	blx	r1
   85ef2:	4b1f      	ldr	r3, [pc, #124]	; (85f70 <udc_process_setup+0x370>)
   85ef4:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   85ef6:	4618      	mov	r0, r3
   85ef8:	f04f 0102 	mov.w	r1, #2
   85efc:	4a11      	ldr	r2, [pc, #68]	; (85f44 <udc_process_setup+0x344>)
   85efe:	4790      	blx	r2
			sizeof(udc_ep_status));
	return true;
   85f00:	f04f 0001 	mov.w	r0, #1
   85f04:	e1de      	b.n	862c4 <udc_process_setup+0x6c4>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
   85f06:	f04f 0000 	mov.w	r0, #0
   85f0a:	e1db      	b.n	862c4 <udc_process_setup+0x6c4>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   85f0c:	f010 031f 	ands.w	r3, r0, #31
   85f10:	f040 8142 	bne.w	86198 <udc_process_setup+0x598>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   85f14:	f641 4110 	movw	r1, #7184	; 0x1c10
   85f18:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85f1c:	784a      	ldrb	r2, [r1, #1]
   85f1e:	f102 30ff 	add.w	r0, r2, #4294967295
   85f22:	2808      	cmp	r0, #8
   85f24:	f200 8138 	bhi.w	86198 <udc_process_setup+0x598>
   85f28:	e8df f010 	tbh	[pc, r0, lsl #1]
   85f2c:	01360039 	.word	0x01360039
   85f30:	01360057 	.word	0x01360057
   85f34:	01360024 	.word	0x01360024
   85f38:	01360136 	.word	0x01360136
   85f3c:	00ae      	.short	0x00ae
   85f3e:	bf00      	nop
   85f40:	20070160 	.word	0x20070160
   85f44:	00087db9 	.word	0x00087db9
   85f48:	20071c10 	.word	0x20071c10
   85f4c:	2007028c 	.word	0x2007028c
   85f50:	00083e91 	.word	0x00083e91
   85f54:	20070260 	.word	0x20070260
   85f58:	2007026c 	.word	0x2007026c
   85f5c:	2007150c 	.word	0x2007150c
   85f60:	20071504 	.word	0x20071504
   85f64:	000859a5 	.word	0x000859a5
   85f68:	20071508 	.word	0x20071508
   85f6c:	00087e2d 	.word	0x00087e2d
   85f70:	20071500 	.word	0x20071500
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   85f74:	f641 4010 	movw	r0, #7184	; 0x1c10
   85f78:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85f7c:	88c1      	ldrh	r1, [r0, #6]
   85f7e:	b959      	cbnz	r1, 85f98 <udc_process_setup+0x398>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   85f80:	f641 4310 	movw	r3, #7184	; 0x1c10
   85f84:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85f88:	f645 2231 	movw	r2, #23089	; 0x5a31
   85f8c:	f2c0 0208 	movt	r2, #8
   85f90:	611a      	str	r2, [r3, #16]
	return true;
   85f92:	f04f 0001 	mov.w	r0, #1
   85f96:	e195      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   85f98:	f04f 0000 	mov.w	r0, #0
   85f9c:	e192      	b.n	862c4 <udc_process_setup+0x6c4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   85f9e:	f641 4210 	movw	r2, #7184	; 0x1c10
   85fa2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   85fa6:	88d1      	ldrh	r1, [r2, #6]
   85fa8:	b989      	cbnz	r1, 85fce <udc_process_setup+0x3ce>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   85faa:	f641 4010 	movw	r0, #7184	; 0x1c10
   85fae:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85fb2:	8843      	ldrh	r3, [r0, #2]
   85fb4:	2b01      	cmp	r3, #1
   85fb6:	d10d      	bne.n	85fd4 <udc_process_setup+0x3d4>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   85fb8:	f241 510a 	movw	r1, #5386	; 0x150a
   85fbc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   85fc0:	880a      	ldrh	r2, [r1, #0]
   85fc2:	f022 0002 	bic.w	r0, r2, #2
   85fc6:	8008      	strh	r0, [r1, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
   85fc8:	f04f 0001 	mov.w	r0, #1
   85fcc:	e17a      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   85fce:	f04f 0000 	mov.w	r0, #0
   85fd2:	e177      	b.n	862c4 <udc_process_setup+0x6c4>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
   85fd4:	f04f 0000 	mov.w	r0, #0
   85fd8:	e174      	b.n	862c4 <udc_process_setup+0x6c4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   85fda:	f641 4010 	movw	r0, #7184	; 0x1c10
   85fde:	f2c2 0007 	movt	r0, #8199	; 0x2007
   85fe2:	88c1      	ldrh	r1, [r0, #6]
   85fe4:	2900      	cmp	r1, #0
   85fe6:	d140      	bne.n	8606a <udc_process_setup+0x46a>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
   85fe8:	f641 4310 	movw	r3, #7184	; 0x1c10
   85fec:	f2c2 0307 	movt	r3, #8199	; 0x2007
   85ff0:	885a      	ldrh	r2, [r3, #2]
   85ff2:	2a02      	cmp	r2, #2
   85ff4:	d13c      	bne.n	86070 <udc_process_setup+0x470>
		return false;
#endif

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DEV_FEATURE_TEST_MODE:
		if (!udd_is_high_speed()) {
   85ff6:	f647 5041 	movw	r0, #32065	; 0x7d41
   85ffa:	f2c0 0008 	movt	r0, #8
   85ffe:	4780      	blx	r0
   86000:	2800      	cmp	r0, #0
   86002:	d038      	beq.n	86076 <udc_process_setup+0x476>
			break;
		}
		if (udd_g_ctrlreq.req.wIndex & 0xff) {
   86004:	f641 4110 	movw	r1, #7184	; 0x1c10
   86008:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8600c:	790b      	ldrb	r3, [r1, #4]
   8600e:	2b00      	cmp	r3, #0
   86010:	d134      	bne.n	8607c <udc_process_setup+0x47c>
			break;
		}
		// Unconfigure the device, terminating all ongoing requests
		udc_reset();
   86012:	f645 3255 	movw	r2, #23381	; 0x5b55
   86016:	f2c0 0208 	movt	r2, #8
   8601a:	4790      	blx	r2
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   8601c:	f641 4010 	movw	r0, #7184	; 0x1c10
   86020:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86024:	8881      	ldrh	r1, [r0, #4]
   86026:	ea4f 2311 	mov.w	r3, r1, lsr #8
   8602a:	f103 30ff 	add.w	r0, r3, #4294967295
   8602e:	2803      	cmp	r0, #3
   86030:	d827      	bhi.n	86082 <udc_process_setup+0x482>
   86032:	e8df f000 	tbb	[pc, r0]
   86036:	0802      	.short	0x0802
   86038:	140e      	.short	0x140e
		case USB_DEV_TEST_MODE_J:
			udd_g_ctrlreq.callback = udd_test_mode_j;
   8603a:	4897      	ldr	r0, [pc, #604]	; (86298 <udc_process_setup+0x698>)
   8603c:	4b97      	ldr	r3, [pc, #604]	; (8629c <udc_process_setup+0x69c>)
   8603e:	6118      	str	r0, [r3, #16]
			return true;
   86040:	f04f 0001 	mov.w	r0, #1
   86044:	e13e      	b.n	862c4 <udc_process_setup+0x6c4>

		case USB_DEV_TEST_MODE_K:
			udd_g_ctrlreq.callback = udd_test_mode_k;
   86046:	4a96      	ldr	r2, [pc, #600]	; (862a0 <udc_process_setup+0x6a0>)
   86048:	4994      	ldr	r1, [pc, #592]	; (8629c <udc_process_setup+0x69c>)
   8604a:	610a      	str	r2, [r1, #16]
			return true;
   8604c:	f04f 0001 	mov.w	r0, #1
   86050:	e138      	b.n	862c4 <udc_process_setup+0x6c4>

		case USB_DEV_TEST_MODE_SE0_NAK:
			udd_g_ctrlreq.callback = udd_test_mode_se0_nak;
   86052:	4894      	ldr	r0, [pc, #592]	; (862a4 <udc_process_setup+0x6a4>)
   86054:	4b91      	ldr	r3, [pc, #580]	; (8629c <udc_process_setup+0x69c>)
   86056:	6118      	str	r0, [r3, #16]
			return true;
   86058:	f04f 0001 	mov.w	r0, #1
   8605c:	e132      	b.n	862c4 <udc_process_setup+0x6c4>

		case USB_DEV_TEST_MODE_PACKET:
			udd_g_ctrlreq.callback = udd_test_mode_packet;
   8605e:	4a92      	ldr	r2, [pc, #584]	; (862a8 <udc_process_setup+0x6a8>)
   86060:	498e      	ldr	r1, [pc, #568]	; (8629c <udc_process_setup+0x69c>)
   86062:	610a      	str	r2, [r1, #16]
			return true;
   86064:	f04f 0001 	mov.w	r0, #1
   86068:	e12c      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   8606a:	f04f 0000 	mov.w	r0, #0
   8606e:	e129      	b.n	862c4 <udc_process_setup+0x6c4>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
		UDC_REMOTEWAKEUP_ENABLE();
		return true;
#else
		return false;
   86070:	f04f 0000 	mov.w	r0, #0
   86074:	e126      	b.n	862c4 <udc_process_setup+0x6c4>
		break;
#endif
	default:
		break;
	}
	return false;
   86076:	f04f 0000 	mov.w	r0, #0
   8607a:	e123      	b.n	862c4 <udc_process_setup+0x6c4>
   8607c:	f04f 0000 	mov.w	r0, #0
   86080:	e120      	b.n	862c4 <udc_process_setup+0x6c4>
   86082:	f04f 0000 	mov.w	r0, #0
   86086:	e11d      	b.n	862c4 <udc_process_setup+0x6c4>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   86088:	f641 4310 	movw	r3, #7184	; 0x1c10
   8608c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86090:	88d9      	ldrh	r1, [r3, #6]
   86092:	2900      	cmp	r1, #0
   86094:	d16e      	bne.n	86174 <udc_process_setup+0x574>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   86096:	f647 5285 	movw	r2, #32133	; 0x7d85
   8609a:	f2c0 0208 	movt	r2, #8
   8609e:	4790      	blx	r2
   860a0:	2800      	cmp	r0, #0
   860a2:	d06a      	beq.n	8617a <udc_process_setup+0x57a>
		return false;
	}
	// Check the configuration number requested
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   860a4:	f647 5041 	movw	r0, #32065	; 0x7d41
   860a8:	f2c0 0008 	movt	r0, #8
   860ac:	4780      	blx	r0
   860ae:	b168      	cbz	r0, 860cc <udc_process_setup+0x4cc>
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   860b0:	f641 4110 	movw	r1, #7184	; 0x1c10
   860b4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   860b8:	788a      	ldrb	r2, [r1, #2]
				udc_config.confdev_hs->bNumConfigurations) {
   860ba:	f240 1060 	movw	r0, #352	; 0x160
   860be:	f2c2 0007 	movt	r0, #8199	; 0x2007
   860c2:	6883      	ldr	r3, [r0, #8]
	}
	// Check the configuration number requested
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   860c4:	7c59      	ldrb	r1, [r3, #17]
   860c6:	428a      	cmp	r2, r1
   860c8:	dd0d      	ble.n	860e6 <udc_process_setup+0x4e6>
   860ca:	e059      	b.n	86180 <udc_process_setup+0x580>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   860cc:	f641 4310 	movw	r3, #7184	; 0x1c10
   860d0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   860d4:	7899      	ldrb	r1, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
   860d6:	f240 1260 	movw	r2, #352	; 0x160
   860da:	f2c2 0207 	movt	r2, #8199	; 0x2007
   860de:	6810      	ldr	r0, [r2, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   860e0:	7c43      	ldrb	r3, [r0, #17]
   860e2:	4299      	cmp	r1, r3
   860e4:	dc4f      	bgt.n	86186 <udc_process_setup+0x586>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
   860e6:	f645 3255 	movw	r2, #23381	; 0x5b55
   860ea:	f2c0 0208 	movt	r2, #8
   860ee:	4790      	blx	r2

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   860f0:	f641 4010 	movw	r0, #7184	; 0x1c10
   860f4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   860f8:	7883      	ldrb	r3, [r0, #2]
   860fa:	f241 510c 	movw	r1, #5388	; 0x150c
   860fe:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86102:	700b      	strb	r3, [r1, #0]
	if (udc_num_configuration == 0) {
   86104:	2b00      	cmp	r3, #0
   86106:	d041      	beq.n	8618c <udc_process_setup+0x58c>
		return true; // Default empty configuration requested
	}
	// Update pointer of the configuration descriptor
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   86108:	4a68      	ldr	r2, [pc, #416]	; (862ac <udc_process_setup+0x6ac>)
   8610a:	4790      	blx	r2
   8610c:	b198      	cbz	r0, 86136 <udc_process_setup+0x536>
		// HS descriptor
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
   8610e:	4a68      	ldr	r2, [pc, #416]	; (862b0 <udc_process_setup+0x6b0>)
   86110:	7810      	ldrb	r0, [r2, #0]
   86112:	f100 31ff 	add.w	r1, r0, #4294967295
   86116:	4b67      	ldr	r3, [pc, #412]	; (862b4 <udc_process_setup+0x6b4>)
   86118:	691a      	ldr	r2, [r3, #16]
   8611a:	eb02 00c1 	add.w	r0, r2, r1, lsl #3
   8611e:	4966      	ldr	r1, [pc, #408]	; (862b8 <udc_process_setup+0x6b8>)
   86120:	6008      	str	r0, [r1, #0]
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86122:	4b65      	ldr	r3, [pc, #404]	; (862b8 <udc_process_setup+0x6b8>)
   86124:	681a      	ldr	r2, [r3, #0]
   86126:	6810      	ldr	r0, [r2, #0]
   86128:	7901      	ldrb	r1, [r0, #4]
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   8612a:	f04f 0001 	mov.w	r0, #1
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8612e:	2900      	cmp	r1, #0
   86130:	f000 80c8 	beq.w	862c4 <udc_process_setup+0x6c4>
   86134:	e00a      	b.n	8614c <udc_process_setup+0x54c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   86136:	485e      	ldr	r0, [pc, #376]	; (862b0 <udc_process_setup+0x6b0>)
   86138:	7803      	ldrb	r3, [r0, #0]
   8613a:	f103 31ff 	add.w	r1, r3, #4294967295
   8613e:	4a5d      	ldr	r2, [pc, #372]	; (862b4 <udc_process_setup+0x6b4>)
   86140:	6850      	ldr	r0, [r2, #4]
   86142:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   86146:	4b5c      	ldr	r3, [pc, #368]	; (862b8 <udc_process_setup+0x6b8>)
   86148:	6019      	str	r1, [r3, #0]
   8614a:	e7ea      	b.n	86122 <udc_process_setup+0x522>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8614c:	f04f 0400 	mov.w	r4, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   86150:	4626      	mov	r6, r4
   86152:	4d5a      	ldr	r5, [pc, #360]	; (862bc <udc_process_setup+0x6bc>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86154:	4f58      	ldr	r7, [pc, #352]	; (862b8 <udc_process_setup+0x6b8>)
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   86156:	4620      	mov	r0, r4
   86158:	4631      	mov	r1, r6
   8615a:	47a8      	blx	r5
   8615c:	b1c8      	cbz	r0, 86192 <udc_process_setup+0x592>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   8615e:	f104 0401 	add.w	r4, r4, #1
   86162:	b2e4      	uxtb	r4, r4
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86164:	683b      	ldr	r3, [r7, #0]
   86166:	681a      	ldr	r2, [r3, #0]
   86168:	7910      	ldrb	r0, [r2, #4]
   8616a:	42a0      	cmp	r0, r4
   8616c:	d8f3      	bhi.n	86156 <udc_process_setup+0x556>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   8616e:	f04f 0001 	mov.w	r0, #1
   86172:	e0a7      	b.n	862c4 <udc_process_setup+0x6c4>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86174:	f04f 0000 	mov.w	r0, #0
   86178:	e0a4      	b.n	862c4 <udc_process_setup+0x6c4>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
   8617a:	f04f 0000 	mov.w	r0, #0
   8617e:	e0a1      	b.n	862c4 <udc_process_setup+0x6c4>
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_hs->bNumConfigurations) {
			return false;
   86180:	f04f 0000 	mov.w	r0, #0
   86184:	e09e      	b.n	862c4 <udc_process_setup+0x6c4>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   86186:	f04f 0000 	mov.w	r0, #0
   8618a:	e09b      	b.n	862c4 <udc_process_setup+0x6c4>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
   8618c:	f04f 0001 	mov.w	r0, #1
   86190:	e098      	b.n	862c4 <udc_process_setup+0x6c4>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
   86192:	f04f 0000 	mov.w	r0, #0
   86196:	e095      	b.n	862c4 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   86198:	2b01      	cmp	r3, #1
   8619a:	d12d      	bne.n	861f8 <udc_process_setup+0x5f8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   8619c:	f641 4110 	movw	r1, #7184	; 0x1c10
   861a0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   861a4:	784a      	ldrb	r2, [r1, #1]
   861a6:	2a0b      	cmp	r2, #11
   861a8:	d126      	bne.n	861f8 <udc_process_setup+0x5f8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   861aa:	f641 4010 	movw	r0, #7184	; 0x1c10
   861ae:	f2c2 0007 	movt	r0, #8199	; 0x2007
   861b2:	88c2      	ldrh	r2, [r0, #6]
   861b4:	b9ba      	cbnz	r2, 861e6 <udc_process_setup+0x5e6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
   861b6:	f241 530c 	movw	r3, #5388	; 0x150c
   861ba:	f2c2 0307 	movt	r3, #8199	; 0x2007
   861be:	7819      	ldrb	r1, [r3, #0]
   861c0:	b1a1      	cbz	r1, 861ec <udc_process_setup+0x5ec>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   861c2:	f641 4510 	movw	r5, #7184	; 0x1c10
   861c6:	f2c2 0507 	movt	r5, #8199	; 0x2007
   861ca:	792c      	ldrb	r4, [r5, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   861cc:	886d      	ldrh	r5, [r5, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   861ce:	4620      	mov	r0, r4
   861d0:	f645 22b9 	movw	r2, #23225	; 0x5ab9
   861d4:	f2c0 0208 	movt	r2, #8
   861d8:	4790      	blx	r2
   861da:	b150      	cbz	r0, 861f2 <udc_process_setup+0x5f2>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   861dc:	4620      	mov	r0, r4
   861de:	b2e9      	uxtb	r1, r5
   861e0:	4b36      	ldr	r3, [pc, #216]	; (862bc <udc_process_setup+0x6bc>)
   861e2:	4798      	blx	r3
   861e4:	e06e      	b.n	862c4 <udc_process_setup+0x6c4>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
   861e6:	f04f 0000 	mov.w	r0, #0
   861ea:	e06b      	b.n	862c4 <udc_process_setup+0x6c4>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
   861ec:	f04f 0000 	mov.w	r0, #0
   861f0:	e068      	b.n	862c4 <udc_process_setup+0x6c4>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
		return false;
   861f2:	f04f 0000 	mov.w	r0, #0
   861f6:	e065      	b.n	862c4 <udc_process_setup+0x6c4>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   861f8:	2b02      	cmp	r3, #2
   861fa:	d165      	bne.n	862c8 <udc_process_setup+0x6c8>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   861fc:	f641 4310 	movw	r3, #7184	; 0x1c10
   86200:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86204:	7858      	ldrb	r0, [r3, #1]
   86206:	2801      	cmp	r0, #1
   86208:	d002      	beq.n	86210 <udc_process_setup+0x610>
   8620a:	2803      	cmp	r0, #3
   8620c:	d158      	bne.n	862c0 <udc_process_setup+0x6c0>
   8620e:	e01c      	b.n	8624a <udc_process_setup+0x64a>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   86210:	f641 4310 	movw	r3, #7184	; 0x1c10
   86214:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86218:	88d8      	ldrh	r0, [r3, #6]
   8621a:	b980      	cbnz	r0, 8623e <udc_process_setup+0x63e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   8621c:	f641 4110 	movw	r1, #7184	; 0x1c10
   86220:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86224:	884a      	ldrh	r2, [r1, #2]
   86226:	b96a      	cbnz	r2, 86244 <udc_process_setup+0x644>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   86228:	f641 4310 	movw	r3, #7184	; 0x1c10
   8622c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86230:	7918      	ldrb	r0, [r3, #4]
   86232:	f647 716d 	movw	r1, #32621	; 0x7f6d
   86236:	f2c0 0108 	movt	r1, #8
   8623a:	4788      	blx	r1
   8623c:	e042      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   8623e:	f04f 0000 	mov.w	r0, #0
   86242:	e03f      	b.n	862c4 <udc_process_setup+0x6c4>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
   86244:	f04f 0000 	mov.w	r0, #0
   86248:	e03c      	b.n	862c4 <udc_process_setup+0x6c4>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   8624a:	f641 4110 	movw	r1, #7184	; 0x1c10
   8624e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86252:	88ca      	ldrh	r2, [r1, #6]
   86254:	b9b2      	cbnz	r2, 86284 <udc_process_setup+0x684>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   86256:	f641 4310 	movw	r3, #7184	; 0x1c10
   8625a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8625e:	8858      	ldrh	r0, [r3, #2]
   86260:	b998      	cbnz	r0, 8628a <udc_process_setup+0x68a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   86262:	f641 4410 	movw	r4, #7184	; 0x1c10
   86266:	f2c2 0407 	movt	r4, #8199	; 0x2007
   8626a:	7920      	ldrb	r0, [r4, #4]
   8626c:	f248 6169 	movw	r1, #34409	; 0x8669
   86270:	f2c0 0108 	movt	r1, #8
   86274:	4788      	blx	r1
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   86276:	7920      	ldrb	r0, [r4, #4]
   86278:	f647 6245 	movw	r2, #32325	; 0x7e45
   8627c:	f2c0 0208 	movt	r2, #8
   86280:	4790      	blx	r2
   86282:	e01f      	b.n	862c4 <udc_process_setup+0x6c4>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   86284:	f04f 0000 	mov.w	r0, #0
   86288:	e01c      	b.n	862c4 <udc_process_setup+0x6c4>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
   8628a:	f04f 0000 	mov.w	r0, #0
   8628e:	e019      	b.n	862c4 <udc_process_setup+0x6c4>
				break;
			}
		}
#endif
	}
	return false;
   86290:	f04f 0000 	mov.w	r0, #0
   86294:	e016      	b.n	862c4 <udc_process_setup+0x6c4>
   86296:	bf00      	nop
   86298:	0008876d 	.word	0x0008876d
   8629c:	20071c10 	.word	0x20071c10
   862a0:	0008878d 	.word	0x0008878d
   862a4:	000887ad 	.word	0x000887ad
   862a8:	000887c5 	.word	0x000887c5
   862ac:	00087d41 	.word	0x00087d41
   862b0:	2007150c 	.word	0x2007150c
   862b4:	20070160 	.word	0x20070160
   862b8:	20071504 	.word	0x20071504
   862bc:	00085a4d 	.word	0x00085a4d
   862c0:	f04f 0000 	mov.w	r0, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
   862c4:	2800      	cmp	r0, #0
   862c6:	d17b      	bne.n	863c0 <udc_process_setup+0x7c0>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   862c8:	f641 4110 	movw	r1, #7184	; 0x1c10
   862cc:	f2c2 0107 	movt	r1, #8199	; 0x2007
   862d0:	7808      	ldrb	r0, [r1, #0]
   862d2:	f000 031f 	and.w	r3, r0, #31
   862d6:	2b01      	cmp	r3, #1
   862d8:	d12d      	bne.n	86336 <udc_process_setup+0x736>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   862da:	f241 520c 	movw	r2, #5388	; 0x150c
   862de:	f2c2 0207 	movt	r2, #8199	; 0x2007
   862e2:	7811      	ldrb	r1, [r2, #0]
   862e4:	b339      	cbz	r1, 86336 <udc_process_setup+0x736>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   862e6:	f641 4410 	movw	r4, #7184	; 0x1c10
   862ea:	f2c2 0407 	movt	r4, #8199	; 0x2007
   862ee:	7924      	ldrb	r4, [r4, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   862f0:	f241 5504 	movw	r5, #5380	; 0x1504
   862f4:	f2c2 0507 	movt	r5, #8199	; 0x2007
   862f8:	682d      	ldr	r5, [r5, #0]
   862fa:	6828      	ldr	r0, [r5, #0]
   862fc:	7903      	ldrb	r3, [r0, #4]
   862fe:	42a3      	cmp	r3, r4
   86300:	d919      	bls.n	86336 <udc_process_setup+0x736>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   86302:	4620      	mov	r0, r4
   86304:	f04f 0100 	mov.w	r1, #0
   86308:	f645 12a5 	movw	r2, #22949	; 0x59a5
   8630c:	f2c0 0208 	movt	r2, #8
   86310:	4790      	blx	r2
   86312:	b180      	cbz	r0, 86336 <udc_process_setup+0x736>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   86314:	6869      	ldr	r1, [r5, #4]
   86316:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8631a:	68e8      	ldr	r0, [r5, #12]
   8631c:	4780      	blx	r0
   8631e:	4601      	mov	r1, r0
   86320:	4620      	mov	r0, r4
   86322:	f645 13a5 	movw	r3, #22949	; 0x59a5
   86326:	f2c0 0308 	movt	r3, #8
   8632a:	4798      	blx	r3
   8632c:	b118      	cbz	r0, 86336 <udc_process_setup+0x736>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   8632e:	68aa      	ldr	r2, [r5, #8]
   86330:	4790      	blx	r2
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
   86332:	2800      	cmp	r0, #0
   86334:	d147      	bne.n	863c6 <udc_process_setup+0x7c6>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   86336:	f641 4110 	movw	r1, #7184	; 0x1c10
   8633a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8633e:	7808      	ldrb	r0, [r1, #0]
   86340:	f000 031f 	and.w	r3, r0, #31
   86344:	2b02      	cmp	r3, #2
   86346:	d141      	bne.n	863cc <udc_process_setup+0x7cc>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   86348:	f241 520c 	movw	r2, #5388	; 0x150c
   8634c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86350:	7811      	ldrb	r1, [r2, #0]
   86352:	b331      	cbz	r1, 863a2 <udc_process_setup+0x7a2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86354:	f241 5004 	movw	r0, #5380	; 0x1504
   86358:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8635c:	6803      	ldr	r3, [r0, #0]
   8635e:	681a      	ldr	r2, [r3, #0]
   86360:	7911      	ldrb	r1, [r2, #4]
   86362:	b309      	cbz	r1, 863a8 <udc_process_setup+0x7a8>
   86364:	f04f 0400 	mov.w	r4, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   86368:	f645 16a5 	movw	r6, #22949	; 0x59a5
   8636c:	f2c0 0608 	movt	r6, #8
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86370:	f241 5704 	movw	r7, #5380	; 0x1504
   86374:	f2c2 0707 	movt	r7, #8199	; 0x2007
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   86378:	685d      	ldr	r5, [r3, #4]
   8637a:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8637e:	68eb      	ldr	r3, [r5, #12]
   86380:	4798      	blx	r3
   86382:	4601      	mov	r1, r0
   86384:	4620      	mov	r0, r4
   86386:	47b0      	blx	r6
   86388:	b188      	cbz	r0, 863ae <udc_process_setup+0x7ae>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   8638a:	68a8      	ldr	r0, [r5, #8]
   8638c:	4780      	blx	r0
   8638e:	b988      	cbnz	r0, 863b4 <udc_process_setup+0x7b4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   86390:	f104 0401 	add.w	r4, r4, #1
   86394:	b2e4      	uxtb	r4, r4
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   86396:	683b      	ldr	r3, [r7, #0]
   86398:	681a      	ldr	r2, [r3, #0]
   8639a:	7911      	ldrb	r1, [r2, #4]
   8639c:	42a1      	cmp	r1, r4
   8639e:	d8eb      	bhi.n	86378 <udc_process_setup+0x778>
   863a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
   863a2:	f04f 0000 	mov.w	r0, #0
   863a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   863a8:	f04f 0000 	mov.w	r0, #0
   863ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
			return false;
   863ae:	f04f 0000 	mov.w	r0, #0
   863b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
   863b4:	f04f 0001 	mov.w	r0, #1
   863b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
   863ba:	f04f 0000 	mov.w	r0, #0
   863be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
   863c0:	f04f 0001 	mov.w	r0, #1
   863c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
			return true;
   863c6:	f04f 0001 	mov.w	r0, #1
   863ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   863cc:	f04f 0000 	mov.w	r0, #0
   863d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   863d2:	f010 0f60 	tst.w	r0, #96	; 0x60
   863d6:	f47f af77 	bne.w	862c8 <udc_process_setup+0x6c8>
   863da:	e597      	b.n	85f0c <udc_process_setup+0x30c>
   863dc:	f010 0f60 	tst.w	r0, #96	; 0x60
   863e0:	f47f af72 	bne.w	862c8 <udc_process_setup+0x6c8>
   863e4:	e424      	b.n	85c30 <udc_process_setup+0x30>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   863e6:	f04f 000e 	mov.w	r0, #14
		str = udc_string_product_name;
   863ea:	490a      	ldr	r1, [pc, #40]	; (86414 <udc_process_setup+0x814>)
   863ec:	e4e1      	b.n	85db2 <udc_process_setup+0x1b2>
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   863ee:	f04f 000c 	mov.w	r0, #12
		str = udc_get_string_serial_name();
   863f2:	4909      	ldr	r1, [pc, #36]	; (86418 <udc_process_setup+0x818>)
   863f4:	e4dd      	b.n	85db2 <udc_process_setup+0x1b2>
   863f6:	f04f 0401 	mov.w	r4, #1
   863fa:	2c00      	cmp	r4, #0
   863fc:	f43f ace5 	beq.w	85dca <udc_process_setup+0x1ca>
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   86400:	5ccc      	ldrb	r4, [r1, r3]
   86402:	f822 4f02 	strh.w	r4, [r2, #2]!
   86406:	f103 0301 	add.w	r3, r3, #1
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   8640a:	b2dc      	uxtb	r4, r3
   8640c:	4284      	cmp	r4, r0
   8640e:	f4ff acdc 	bcc.w	85dca <udc_process_setup+0x1ca>
   86412:	e4e9      	b.n	85de8 <udc_process_setup+0x1e8>
   86414:	20070250 	.word	0x20070250
   86418:	0008bf6c 	.word	0x0008bf6c

0008641c <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8641c:	b10a      	cbz	r2, 86422 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
   8641e:	6641      	str	r1, [r0, #100]	; 0x64
   86420:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
   86422:	6601      	str	r1, [r0, #96]	; 0x60
   86424:	4770      	bx	lr
   86426:	bf00      	nop

00086428 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   86428:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8642a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8642e:	d016      	beq.n	8645e <pio_set_peripheral+0x36>
   86430:	d804      	bhi.n	8643c <pio_set_peripheral+0x14>
   86432:	b1c9      	cbz	r1, 86468 <pio_set_peripheral+0x40>
   86434:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   86438:	d115      	bne.n	86466 <pio_set_peripheral+0x3e>
   8643a:	e009      	b.n	86450 <pio_set_peripheral+0x28>
   8643c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   86440:	d012      	beq.n	86468 <pio_set_peripheral+0x40>
   86442:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   86446:	d00f      	beq.n	86468 <pio_set_peripheral+0x40>
   86448:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8644c:	d10b      	bne.n	86466 <pio_set_peripheral+0x3e>
   8644e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   86450:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   86452:	6f01      	ldr	r1, [r0, #112]	; 0x70
   86454:	400b      	ands	r3, r1
   86456:	ea23 0302 	bic.w	r3, r3, r2
   8645a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8645c:	e003      	b.n	86466 <pio_set_peripheral+0x3e>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8645e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   86460:	ea42 0103 	orr.w	r1, r2, r3
   86464:	6701      	str	r1, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   86466:	6042      	str	r2, [r0, #4]
   86468:	4770      	bx	lr
   8646a:	bf00      	nop

0008646c <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8646c:	6441      	str	r1, [r0, #68]	; 0x44
   8646e:	4770      	bx	lr

00086470 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   86470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86472:	4604      	mov	r4, r0
   86474:	460d      	mov	r5, r1
   86476:	4616      	mov	r6, r2
   86478:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
   8647a:	f246 436d 	movw	r3, #25709	; 0x646d
   8647e:	f2c0 0308 	movt	r3, #8
   86482:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   86484:	4620      	mov	r0, r4
   86486:	4629      	mov	r1, r5
   86488:	9a06      	ldr	r2, [sp, #24]
   8648a:	f246 431d 	movw	r3, #25629	; 0x641d
   8648e:	f2c0 0308 	movt	r3, #8
   86492:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   86494:	b10f      	cbz	r7, 8649a <pio_set_output+0x2a>
		p_pio->PIO_MDER = ul_mask;
   86496:	6525      	str	r5, [r4, #80]	; 0x50
   86498:	e000      	b.n	8649c <pio_set_output+0x2c>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8649a:	6565      	str	r5, [r4, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8649c:	b10e      	cbz	r6, 864a2 <pio_set_output+0x32>
		p_pio->PIO_SODR = ul_mask;
   8649e:	6325      	str	r5, [r4, #48]	; 0x30
   864a0:	e000      	b.n	864a4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_CODR = ul_mask;
   864a2:	6365      	str	r5, [r4, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   864a4:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
   864a6:	6025      	str	r5, [r4, #0]
   864a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   864aa:	bf00      	nop

000864ac <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   864ac:	b570      	push	{r4, r5, r6, lr}
   864ae:	4604      	mov	r4, r0
   864b0:	460d      	mov	r5, r1
   864b2:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
   864b4:	f246 436d 	movw	r3, #25709	; 0x646d
   864b8:	f2c0 0308 	movt	r3, #8
   864bc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   864be:	4620      	mov	r0, r4
   864c0:	4629      	mov	r1, r5
   864c2:	f006 0201 	and.w	r2, r6, #1
   864c6:	f246 431d 	movw	r3, #25629	; 0x641d
   864ca:	f2c0 0308 	movt	r3, #8
   864ce:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   864d0:	f016 0f0a 	tst.w	r6, #10
		p_pio->PIO_IFER = ul_mask;
   864d4:	bf14      	ite	ne
   864d6:	6225      	strne	r5, [r4, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   864d8:	6265      	streq	r5, [r4, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   864da:	f016 0f02 	tst.w	r6, #2
   864de:	d002      	beq.n	864e6 <pio_set_input+0x3a>
		p_pio->PIO_SCIFSR = ul_mask;
   864e0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
   864e4:	e004      	b.n	864f0 <pio_set_input+0x44>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   864e6:	f016 0f08 	tst.w	r6, #8
			p_pio->PIO_SCIFSR = ul_mask;
   864ea:	bf18      	it	ne
   864ec:	f8c4 5080 	strne.w	r5, [r4, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   864f0:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
   864f2:	6025      	str	r5, [r4, #0]
   864f4:	bd70      	pop	{r4, r5, r6, pc}
   864f6:	bf00      	nop

000864f8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   864f8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   864fa:	4770      	bx	lr

000864fc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   864fc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   864fe:	4770      	bx	lr

00086500 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   86500:	b5f0      	push	{r4, r5, r6, r7, lr}
   86502:	b083      	sub	sp, #12
   86504:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   86506:	ea4f 1650 	mov.w	r6, r0, lsr #5
   8650a:	f506 1100 	add.w	r1, r6, #2097152	; 0x200000
   8650e:	f201 7207 	addw	r2, r1, #1799	; 0x707
   86512:	ea4f 2642 	mov.w	r6, r2, lsl #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   86516:	f005 44f0 	and.w	r4, r5, #2013265920	; 0x78000000
   8651a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8651e:	d042      	beq.n	865a6 <pio_configure_pin+0xa6>
   86520:	d806      	bhi.n	86530 <pio_configure_pin+0x30>
   86522:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   86526:	d00a      	beq.n	8653e <pio_configure_pin+0x3e>
   86528:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8652c:	d164      	bne.n	865f8 <pio_configure_pin+0xf8>
   8652e:	e020      	b.n	86572 <pio_configure_pin+0x72>
   86530:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   86534:	d046      	beq.n	865c4 <pio_configure_pin+0xc4>
   86536:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8653a:	d15d      	bne.n	865f8 <pio_configure_pin+0xf8>
   8653c:	e042      	b.n	865c4 <pio_configure_pin+0xc4>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8653e:	f000 071f 	and.w	r7, r0, #31
   86542:	f04f 0401 	mov.w	r4, #1
   86546:	fa04 f707 	lsl.w	r7, r4, r7
   8654a:	4630      	mov	r0, r6
   8654c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   86550:	463a      	mov	r2, r7
   86552:	f246 4329 	movw	r3, #25641	; 0x6429
   86556:	f2c0 0308 	movt	r3, #8
   8655a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   8655c:	4630      	mov	r0, r6
   8655e:	4639      	mov	r1, r7
   86560:	ea05 0204 	and.w	r2, r5, r4
   86564:	f246 431d 	movw	r3, #25629	; 0x641d
   86568:	f2c0 0308 	movt	r3, #8
   8656c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8656e:	4620      	mov	r0, r4
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   86570:	e044      	b.n	865fc <pio_configure_pin+0xfc>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   86572:	f000 001f 	and.w	r0, r0, #31
   86576:	f04f 0401 	mov.w	r4, #1
   8657a:	fa04 f700 	lsl.w	r7, r4, r0
   8657e:	4630      	mov	r0, r6
   86580:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   86584:	463a      	mov	r2, r7
   86586:	f246 4329 	movw	r3, #25641	; 0x6429
   8658a:	f2c0 0308 	movt	r3, #8
   8658e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   86590:	4630      	mov	r0, r6
   86592:	4639      	mov	r1, r7
   86594:	ea05 0204 	and.w	r2, r5, r4
   86598:	f246 431d 	movw	r3, #25629	; 0x641d
   8659c:	f2c0 0308 	movt	r3, #8
   865a0:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   865a2:	4620      	mov	r0, r4
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   865a4:	e02a      	b.n	865fc <pio_configure_pin+0xfc>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   865a6:	f000 021f 	and.w	r2, r0, #31
   865aa:	f04f 0401 	mov.w	r4, #1
   865ae:	4630      	mov	r0, r6
   865b0:	fa04 f102 	lsl.w	r1, r4, r2
   865b4:	462a      	mov	r2, r5
   865b6:	f246 43ad 	movw	r3, #25773	; 0x64ad
   865ba:	f2c0 0308 	movt	r3, #8
   865be:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   865c0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   865c2:	e01b      	b.n	865fc <pio_configure_pin+0xfc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   865c4:	f000 021f 	and.w	r2, r0, #31
   865c8:	f04f 0401 	mov.w	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   865cc:	f005 5360 	and.w	r3, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   865d0:	ea05 0104 	and.w	r1, r5, r4
   865d4:	9100      	str	r1, [sp, #0]
   865d6:	4630      	mov	r0, r6
   865d8:	fa04 f102 	lsl.w	r1, r4, r2
   865dc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   865e0:	bf14      	ite	ne
   865e2:	2200      	movne	r2, #0
   865e4:	2201      	moveq	r2, #1
   865e6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   865ea:	f246 4571 	movw	r5, #25713	; 0x6471
   865ee:	f2c0 0508 	movt	r5, #8
   865f2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   865f4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   865f6:	e001      	b.n	865fc <pio_configure_pin+0xfc>

	default:
		return 0;
   865f8:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
   865fc:	b003      	add	sp, #12
   865fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00086600 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   86600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86602:	4604      	mov	r4, r0
   86604:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   86606:	f246 43f9 	movw	r3, #25849	; 0x64f9
   8660a:	f2c0 0308 	movt	r3, #8
   8660e:	4798      	blx	r3
   86610:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   86612:	4620      	mov	r0, r4
   86614:	f246 41fd 	movw	r1, #25853	; 0x64fd
   86618:	f2c0 0108 	movt	r1, #8
   8661c:	4788      	blx	r1

	/* Check pending events */
	if (status != 0) {
   8661e:	4005      	ands	r5, r0
   86620:	d014      	beq.n	8664c <pio_handler_process+0x4c>
   86622:	4c0b      	ldr	r4, [pc, #44]	; (86650 <pio_handler_process+0x50>)
 * \brief Process an interrupt request on the given PIO controller.
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
   86624:	4627      	mov	r7, r4
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   86626:	f854 0c0c 	ldr.w	r0, [r4, #-12]
   8662a:	42b0      	cmp	r0, r6
   8662c:	d10a      	bne.n	86644 <pio_handler_process+0x44>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8662e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   86632:	4229      	tst	r1, r5
   86634:	d006      	beq.n	86644 <pio_handler_process+0x44>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   86636:	6822      	ldr	r2, [r4, #0]
   86638:	4630      	mov	r0, r6
   8663a:	4790      	blx	r2
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8663c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86640:	ea25 0503 	bic.w	r5, r5, r3
   86644:	f104 0410 	add.w	r4, r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   86648:	2d00      	cmp	r5, #0
   8664a:	d1eb      	bne.n	86624 <pio_handler_process+0x24>
   8664c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8664e:	bf00      	nop
   86650:	20071520 	.word	0x20071520

00086654 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   86654:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   86656:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   8665a:	f2c4 000e 	movt	r0, #16398	; 0x400e
   8665e:	f04f 010b 	mov.w	r1, #11
   86662:	f246 6301 	movw	r3, #26113	; 0x6601
   86666:	f2c0 0308 	movt	r3, #8
   8666a:	4798      	blx	r3
   8666c:	bd08      	pop	{r3, pc}
   8666e:	bf00      	nop

00086670 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   86670:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   86672:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   86676:	f2c4 000e 	movt	r0, #16398	; 0x400e
   8667a:	f04f 010c 	mov.w	r1, #12
   8667e:	f246 6301 	movw	r3, #26113	; 0x6601
   86682:	f2c0 0308 	movt	r3, #8
   86686:	4798      	blx	r3
   86688:	bd08      	pop	{r3, pc}
   8668a:	bf00      	nop

0008668c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8668c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8668e:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   86692:	f2c4 000e 	movt	r0, #16398	; 0x400e
   86696:	f04f 010d 	mov.w	r1, #13
   8669a:	f246 6301 	movw	r3, #26113	; 0x6601
   8669e:	f2c0 0308 	movt	r3, #8
   866a2:	4798      	blx	r3
   866a4:	bd08      	pop	{r3, pc}
   866a6:	bf00      	nop

000866a8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   866a8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   866aa:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
   866ae:	f2c4 000e 	movt	r0, #16398	; 0x400e
   866b2:	f04f 010e 	mov.w	r1, #14
   866b6:	f246 6301 	movw	r3, #26113	; 0x6601
   866ba:	f2c0 0308 	movt	r3, #8
   866be:	4798      	blx	r3
   866c0:	bd08      	pop	{r3, pc}
   866c2:	bf00      	nop

000866c4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   866c4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   866c8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   866cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   866ce:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   866d2:	4308      	orrs	r0, r1
   866d4:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   866d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
   866d8:	f010 0f08 	tst.w	r0, #8
   866dc:	d007      	beq.n	866ee <pmc_switch_mck_to_pllack+0x2a>
   866de:	e010      	b.n	86702 <pmc_switch_mck_to_pllack+0x3e>
   866e0:	f100 33ff 	add.w	r3, r0, #4294967295
   866e4:	6e90      	ldr	r0, [r2, #104]	; 0x68
   866e6:	f010 0f08 	tst.w	r0, #8
   866ea:	d038      	beq.n	8675e <pmc_switch_mck_to_pllack+0x9a>
   866ec:	e009      	b.n	86702 <pmc_switch_mck_to_pllack+0x3e>
   866ee:	f44f 6000 	mov.w	r0, #2048	; 0x800
   866f2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   866f6:	f2c4 020e 	movt	r2, #16398	; 0x400e
   866fa:	6e91      	ldr	r1, [r2, #104]	; 0x68
   866fc:	f011 0f08 	tst.w	r1, #8
   86700:	d0ee      	beq.n	866e0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   86702:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   86706:	f2c4 010e 	movt	r1, #16398	; 0x400e
   8670a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   8670c:	f022 0303 	bic.w	r3, r2, #3
   86710:	f043 0002 	orr.w	r0, r3, #2
   86714:	6308      	str	r0, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   86716:	6e89      	ldr	r1, [r1, #104]	; 0x68
   86718:	f011 0f08 	tst.w	r1, #8
   8671c:	d009      	beq.n	86732 <pmc_switch_mck_to_pllack+0x6e>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8671e:	f04f 0000 	mov.w	r0, #0
   86722:	4770      	bx	lr
   86724:	f103 33ff 	add.w	r3, r3, #4294967295
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   86728:	6e91      	ldr	r1, [r2, #104]	; 0x68
   8672a:	f011 0f08 	tst.w	r1, #8
   8672e:	d013      	beq.n	86758 <pmc_switch_mck_to_pllack+0x94>
   86730:	e009      	b.n	86746 <pmc_switch_mck_to_pllack+0x82>
   86732:	f44f 6300 	mov.w	r3, #2048	; 0x800
   86736:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   8673a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   8673e:	6e90      	ldr	r0, [r2, #104]	; 0x68
   86740:	f010 0f08 	tst.w	r0, #8
   86744:	d0ee      	beq.n	86724 <pmc_switch_mck_to_pllack+0x60>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   86746:	f04f 0000 	mov.w	r0, #0
   8674a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8674c:	f04f 0001 	mov.w	r0, #1
   86750:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   86752:	f04f 0001 	mov.w	r0, #1
		}
	}

	return 0;
}
   86756:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   86758:	3b01      	subs	r3, #1
   8675a:	d1f0      	bne.n	8673e <pmc_switch_mck_to_pllack+0x7a>
   8675c:	e7f9      	b.n	86752 <pmc_switch_mck_to_pllack+0x8e>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   8675e:	1e58      	subs	r0, r3, #1
   86760:	d1cb      	bne.n	866fa <pmc_switch_mck_to_pllack+0x36>
   86762:	e7f3      	b.n	8674c <pmc_switch_mck_to_pllack+0x88>

00086764 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   86764:	b188      	cbz	r0, 8678a <pmc_switch_mainck_to_xtal+0x26>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   86766:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   8676a:	f2c4 010e 	movt	r1, #16398	; 0x400e
   8676e:	6a08      	ldr	r0, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   86770:	f64f 72fc 	movw	r2, #65532	; 0xfffc
   86774:	f6cf 62c8 	movt	r2, #65224	; 0xfec8
   86778:	4002      	ands	r2, r0
   8677a:	f04f 0302 	mov.w	r3, #2
   8677e:	f2c0 1337 	movt	r3, #311	; 0x137
   86782:	ea42 0003 	orr.w	r0, r2, r3
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   86786:	6208      	str	r0, [r1, #32]
   86788:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8678a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   8678e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   86792:	6a1a      	ldr	r2, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   86794:	f422 105c 	bic.w	r0, r2, #3604480	; 0x370000
   86798:	f020 0203 	bic.w	r2, r0, #3
   8679c:	f442 105c 	orr.w	r0, r2, #3604480	; 0x370000
   867a0:	f040 0201 	orr.w	r2, r0, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   867a4:	ea4f 6101 	mov.w	r1, r1, lsl #24
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   867a8:	ea42 4011 	orr.w	r0, r2, r1, lsr #16
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   867ac:	6218      	str	r0, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   867ae:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   867b2:	f2c4 020e 	movt	r2, #16398	; 0x400e
   867b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   867b8:	f013 0f01 	tst.w	r3, #1
   867bc:	d0fb      	beq.n	867b6 <pmc_switch_mainck_to_xtal+0x52>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   867be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   867c2:	f2c4 010e 	movt	r1, #16398	; 0x400e
   867c6:	6a08      	ldr	r0, [r1, #32]
   867c8:	f040 729b 	orr.w	r2, r0, #20316160	; 0x1360000
   867cc:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
   867d0:	620b      	str	r3, [r1, #32]
   867d2:	4770      	bx	lr

000867d4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   867d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   867d8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   867dc:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   867de:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   867e2:	4770      	bx	lr

000867e4 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   867e4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   867e8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   867ec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   867f0:	629a      	str	r2, [r3, #40]	; 0x28
   867f2:	4770      	bx	lr

000867f4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   867f4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   867f8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   867fc:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   867fe:	f000 0002 	and.w	r0, r0, #2
   86802:	4770      	bx	lr

00086804 <pmc_enable_upll_clock>:
/**
 * \brief Enable UPLL clock.
 */
void pmc_enable_upll_clock(void)
{
	PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN;
   86804:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   86808:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8680c:	f44f 1244 	mov.w	r2, #3211264	; 0x310000
   86810:	61da      	str	r2, [r3, #28]

	/* Wait UTMI PLL Lock Status */
	while (!(PMC->PMC_SR & PMC_SR_LOCKU));
   86812:	f44f 60c0 	mov.w	r0, #1536	; 0x600
   86816:	f2c4 000e 	movt	r0, #16398	; 0x400e
   8681a:	6e81      	ldr	r1, [r0, #104]	; 0x68
   8681c:	f011 0f40 	tst.w	r1, #64	; 0x40
   86820:	d0fb      	beq.n	8681a <pmc_enable_upll_clock+0x16>
}
   86822:	4770      	bx	lr

00086824 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   86824:	282c      	cmp	r0, #44	; 0x2c
   86826:	d835      	bhi.n	86894 <pmc_enable_periph_clk+0x70>
		return 1;
	}

	if (ul_id < 32) {
   86828:	281f      	cmp	r0, #31
   8682a:	d817      	bhi.n	8685c <pmc_enable_periph_clk+0x38>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8682c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   86830:	f2c4 010e 	movt	r1, #16398	; 0x400e
   86834:	698a      	ldr	r2, [r1, #24]
   86836:	f04f 0301 	mov.w	r3, #1
   8683a:	fa03 f300 	lsl.w	r3, r3, r0
   8683e:	401a      	ands	r2, r3
   86840:	4293      	cmp	r3, r2
   86842:	d02a      	beq.n	8689a <pmc_enable_periph_clk+0x76>
			PMC->PMC_PCER0 = 1 << ul_id;
   86844:	f04f 0101 	mov.w	r1, #1
   86848:	fa01 f000 	lsl.w	r0, r1, r0
   8684c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   86850:	f2c4 020e 	movt	r2, #16398	; 0x400e
   86854:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   86856:	f04f 0000 	mov.w	r0, #0
   8685a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8685c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   86860:	f2c4 030e 	movt	r3, #16398	; 0x400e
   86864:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   86868:	f1a0 0020 	sub.w	r0, r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8686c:	f04f 0101 	mov.w	r1, #1
   86870:	fa01 f100 	lsl.w	r1, r1, r0
   86874:	400a      	ands	r2, r1
   86876:	4291      	cmp	r1, r2
   86878:	d012      	beq.n	868a0 <pmc_enable_periph_clk+0x7c>
			PMC->PMC_PCER1 = 1 << ul_id;
   8687a:	f04f 0301 	mov.w	r3, #1
   8687e:	fa03 f000 	lsl.w	r0, r3, r0
   86882:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   86886:	f2c4 020e 	movt	r2, #16398	; 0x400e
   8688a:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   8688e:	f04f 0000 	mov.w	r0, #0
   86892:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   86894:	f04f 0001 	mov.w	r0, #1
   86898:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8689a:	f04f 0000 	mov.w	r0, #0
   8689e:	4770      	bx	lr
   868a0:	f04f 0000 	mov.w	r0, #0
}
   868a4:	4770      	bx	lr
   868a6:	bf00      	nop

000868a8 <pmc_switch_udpck_to_upllck>:
 *
 * \param dw_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_upllck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBS | PMC_USB_USBDIV(ul_usbdiv);
   868a8:	ea4f 2000 	mov.w	r0, r0, lsl #8
   868ac:	f400 6270 	and.w	r2, r0, #3840	; 0xf00
   868b0:	f042 0101 	orr.w	r1, r2, #1
   868b4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   868b8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   868bc:	6399      	str	r1, [r3, #56]	; 0x38
   868be:	4770      	bx	lr

000868c0 <pmc_enable_udpck>:
void pmc_enable_udpck(void)
{
# if (SAM3S || SAM4S || SAM4E)
	PMC->PMC_SCER = PMC_SCER_UDP;
# else
	PMC->PMC_SCER = PMC_SCER_UOTGCLK;
   868c0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   868c4:	f2c4 030e 	movt	r3, #16398	; 0x400e
   868c8:	f04f 0220 	mov.w	r2, #32
   868cc:	601a      	str	r2, [r3, #0]
   868ce:	4770      	bx	lr

000868d0 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
   868d0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   868d4:	f2c4 030e 	movt	r3, #16398	; 0x400e
   868d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   868da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   868de:	f420 0178 	bic.w	r1, r0, #16252928	; 0xf80000
	PMC->PMC_FSMR |= ul_inputs;
   868e2:	430a      	orrs	r2, r1
   868e4:	671a      	str	r2, [r3, #112]	; 0x70
   868e6:	4770      	bx	lr

000868e8 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_fastrc_used;
   868e8:	f241 5384 	movw	r3, #5508	; 0x1584
   868ec:	f2c2 0307 	movt	r3, #8199	; 0x2007
   868f0:	7818      	ldrb	r0, [r3, #0]
}
   868f2:	f080 0001 	eor.w	r0, r0, #1
   868f6:	4770      	bx	lr

000868f8 <udd_sleep_mode>:
 *
 * \param b_enable true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
   868f8:	4603      	mov	r3, r0
   868fa:	2800      	cmp	r0, #0
   868fc:	d149      	bne.n	86992 <udd_sleep_mode+0x9a>
   868fe:	f241 5288 	movw	r2, #5512	; 0x1588
   86902:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86906:	7811      	ldrb	r1, [r2, #0]
   86908:	2900      	cmp	r1, #0
   8690a:	d03c      	beq.n	86986 <udd_sleep_mode+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8690c:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86910:	b672      	cpsid	i
   86912:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   86916:	f240 2290 	movw	r2, #656	; 0x290
   8691a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8691e:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   86920:	f641 4208 	movw	r2, #7176	; 0x1c08
   86924:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86928:	7890      	ldrb	r0, [r2, #2]
   8692a:	f100 30ff 	add.w	r0, r0, #4294967295
   8692e:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86930:	bb49      	cbnz	r1, 86986 <udd_sleep_mode+0x8e>
		cpu_irq_enable();
   86932:	f240 2290 	movw	r2, #656	; 0x290
   86936:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8693a:	f04f 0101 	mov.w	r1, #1
   8693e:	7011      	strb	r1, [r2, #0]
   86940:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86944:	b662      	cpsie	i
   86946:	e01e      	b.n	86986 <udd_sleep_mode+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86948:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   8694c:	b672      	cpsid	i
   8694e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   86952:	f240 2290 	movw	r2, #656	; 0x290
   86956:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8695a:	f04f 0000 	mov.w	r0, #0
   8695e:	7010      	strb	r0, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
   86960:	f641 4208 	movw	r2, #7176	; 0x1c08
   86964:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86968:	7890      	ldrb	r0, [r2, #2]
   8696a:	f100 0001 	add.w	r0, r0, #1
   8696e:	7090      	strb	r0, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86970:	b949      	cbnz	r1, 86986 <udd_sleep_mode+0x8e>
		cpu_irq_enable();
   86972:	f240 2290 	movw	r2, #656	; 0x290
   86976:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8697a:	f04f 0101 	mov.w	r1, #1
   8697e:	7011      	strb	r1, [r2, #0]
   86980:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86984:	b662      	cpsie	i
	}
	if (b_idle && !udd_b_idle) {
		dbg_print("_W ");
		sleepmgr_lock_mode(UOTGHS_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
   86986:	f241 5088 	movw	r0, #5512	; 0x1588
   8698a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8698e:	7003      	strb	r3, [r0, #0]
   86990:	4770      	bx	lr
{
	if (!b_idle && udd_b_idle) {
		dbg_print("_S ");
		sleepmgr_unlock_mode(UOTGHS_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
   86992:	f241 5288 	movw	r2, #5512	; 0x1588
   86996:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8699a:	7810      	ldrb	r0, [r2, #0]
   8699c:	2800      	cmp	r0, #0
   8699e:	d0d3      	beq.n	86948 <udd_sleep_mode+0x50>
   869a0:	e7f1      	b.n	86986 <udd_sleep_mode+0x8e>
   869a2:	bf00      	nop

000869a4 <udd_ctrl_init>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   869a4:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   869a8:	b672      	cpsid	i
   869aa:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   869ae:	f240 2390 	movw	r3, #656	; 0x290
   869b2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   869b6:	f04f 0100 	mov.w	r1, #0
   869ba:	7019      	strb	r1, [r3, #0]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   869bc:	f24c 2020 	movw	r0, #49696	; 0xc220
   869c0:	f2c4 000a 	movt	r0, #16394	; 0x400a
   869c4:	f04f 0101 	mov.w	r1, #1
   869c8:	6001      	str	r1, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   869ca:	b93a      	cbnz	r2, 869dc <udd_ctrl_init+0x38>
		cpu_irq_enable();
   869cc:	f240 2390 	movw	r3, #656	; 0x290
   869d0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   869d4:	7019      	strb	r1, [r3, #0]
   869d6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   869da:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   869dc:	f24c 1060 	movw	r0, #49504	; 0xc160
   869e0:	f2c4 000a 	movt	r0, #16394	; 0x400a
   869e4:	f04f 0102 	mov.w	r1, #2
   869e8:	6001      	str	r1, [r0, #0]

	udd_g_ctrlreq.callback = NULL;
   869ea:	f641 4210 	movw	r2, #7184	; 0x1c10
   869ee:	f2c2 0207 	movt	r2, #8199	; 0x2007
   869f2:	f04f 0300 	mov.w	r3, #0
   869f6:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   869f8:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   869fa:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   869fc:	f241 6104 	movw	r1, #5636	; 0x1604
   86a00:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86a04:	700b      	strb	r3, [r1, #0]
   86a06:	4770      	bx	lr

00086a08 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   86a08:	f241 6304 	movw	r3, #5636	; 0x1604
   86a0c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86a10:	f04f 0205 	mov.w	r2, #5
   86a14:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   86a16:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   86a1a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86a1e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   86a22:	6001      	str	r1, [r0, #0]
   86a24:	4770      	bx	lr
   86a26:	bf00      	nop

00086a28 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   86a28:	f241 6304 	movw	r3, #5636	; 0x1604
   86a2c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86a30:	f04f 0203 	mov.w	r2, #3
   86a34:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86a36:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86a3a:	b672      	cpsid	i
   86a3c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   86a40:	f240 2190 	movw	r1, #656	; 0x290
   86a44:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86a48:	f04f 0300 	mov.w	r3, #0
   86a4c:	700b      	strb	r3, [r1, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   86a4e:	f24c 1260 	movw	r2, #49504	; 0xc160
   86a52:	f2c4 020a 	movt	r2, #16394	; 0x400a
   86a56:	f04f 0101 	mov.w	r1, #1
   86a5a:	6011      	str	r1, [r2, #0]
	udd_enable_in_send_interrupt(0);
   86a5c:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
   86a60:	f2c4 030a 	movt	r3, #16394	; 0x400a
   86a64:	6019      	str	r1, [r3, #0]
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   86a66:	f04f 0108 	mov.w	r1, #8
   86a6a:	6011      	str	r1, [r2, #0]
	udd_enable_nak_out_interrupt(0);
   86a6c:	6019      	str	r1, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86a6e:	b948      	cbnz	r0, 86a84 <udd_ctrl_send_zlp_in+0x5c>
		cpu_irq_enable();
   86a70:	f240 2090 	movw	r0, #656	; 0x290
   86a74:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86a78:	f04f 0201 	mov.w	r2, #1
   86a7c:	7002      	strb	r2, [r0, #0]
   86a7e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86a82:	b662      	cpsie	i
   86a84:	4770      	bx	lr
   86a86:	bf00      	nop

00086a88 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
   86a88:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   86a8a:	f641 4310 	movw	r3, #7184	; 0x1c10
   86a8e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86a92:	6918      	ldr	r0, [r3, #16]
   86a94:	b100      	cbz	r0, 86a98 <udd_ctrl_endofrequest+0x10>
		udd_g_ctrlreq.callback();
   86a96:	4780      	blx	r0
   86a98:	bd08      	pop	{r3, pc}
   86a9a:	bf00      	nop

00086a9c <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
   86a9c:	b570      	push	{r4, r5, r6, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86a9e:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86aa2:	b672      	cpsid	i
   86aa4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   86aa8:	f240 2390 	movw	r3, #656	; 0x290
   86aac:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86ab0:	f04f 0100 	mov.w	r1, #0
   86ab4:	7019      	strb	r1, [r3, #0]
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
   86ab6:	f24c 2020 	movw	r0, #49696	; 0xc220
   86aba:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86abe:	f04f 0101 	mov.w	r1, #1
   86ac2:	6001      	str	r1, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86ac4:	b93a      	cbnz	r2, 86ad6 <udd_ctrl_in_sent+0x3a>
		cpu_irq_enable();
   86ac6:	f240 2390 	movw	r3, #656	; 0x290
   86aca:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86ace:	7019      	strb	r1, [r3, #0]
   86ad0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86ad4:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   86ad6:	f241 6004 	movw	r0, #5636	; 0x1604
   86ada:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86ade:	7801      	ldrb	r1, [r0, #0]
   86ae0:	2903      	cmp	r1, #3
   86ae2:	d10a      	bne.n	86afa <udd_ctrl_in_sent+0x5e>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
   86ae4:	f646 2289 	movw	r2, #27273	; 0x6a89
   86ae8:	f2c0 0208 	movt	r2, #8
   86aec:	4790      	blx	r2
		// Reinitializes control endpoint management
		udd_ctrl_init();
   86aee:	f646 10a5 	movw	r0, #27045	; 0x69a5
   86af2:	f2c0 0008 	movt	r0, #8
   86af6:	4780      	blx	r0
		return;
   86af8:	bd70      	pop	{r4, r5, r6, pc}
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   86afa:	f241 6406 	movw	r4, #5638	; 0x1606
   86afe:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86b02:	8823      	ldrh	r3, [r4, #0]
   86b04:	f641 4210 	movw	r2, #7184	; 0x1c10
   86b08:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86b0c:	8990      	ldrh	r0, [r2, #12]
   86b0e:	1ac1      	subs	r1, r0, r3
   86b10:	b28c      	uxth	r4, r1
	if (0 == nb_remain) {
   86b12:	2c00      	cmp	r4, #0
   86b14:	d155      	bne.n	86bc2 <udd_ctrl_in_sent+0x126>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous playlaod buffer
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   86b16:	f241 5286 	movw	r2, #5510	; 0x1586
   86b1a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86b1e:	8810      	ldrh	r0, [r2, #0]
   86b20:	181b      	adds	r3, r3, r0
   86b22:	b299      	uxth	r1, r3
   86b24:	8011      	strh	r1, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   86b26:	f641 4210 	movw	r2, #7184	; 0x1c10
   86b2a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86b2e:	88d0      	ldrh	r0, [r2, #6]
   86b30:	4288      	cmp	r0, r1
   86b32:	d005      	beq.n	86b40 <udd_ctrl_in_sent+0xa4>
					|| b_shortpacket) {
   86b34:	f241 5389 	movw	r3, #5513	; 0x1589
   86b38:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86b3c:	7819      	ldrb	r1, [r3, #0]
   86b3e:	b361      	cbz	r1, 86b9a <udd_ctrl_in_sent+0xfe>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   86b40:	f241 6004 	movw	r0, #5636	; 0x1604
   86b44:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86b48:	f04f 0204 	mov.w	r2, #4
   86b4c:	7002      	strb	r2, [r0, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86b4e:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86b52:	b672      	cpsid	i
   86b54:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   86b58:	f240 2390 	movw	r3, #656	; 0x290
   86b5c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86b60:	f04f 0000 	mov.w	r0, #0
   86b64:	7018      	strb	r0, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
   86b66:	f24c 1360 	movw	r3, #49504	; 0xc160
   86b6a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   86b6e:	f04f 0210 	mov.w	r2, #16
   86b72:	601a      	str	r2, [r3, #0]
	udd_enable_nak_in_interrupt(0);
   86b74:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   86b78:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86b7c:	6002      	str	r2, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86b7e:	2900      	cmp	r1, #0
   86b80:	f040 80a7 	bne.w	86cd2 <udd_ctrl_in_sent+0x236>
		cpu_irq_enable();
   86b84:	f240 2190 	movw	r1, #656	; 0x290
   86b88:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86b8c:	f04f 0301 	mov.w	r3, #1
   86b90:	700b      	strb	r3, [r1, #0]
   86b92:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86b96:	b662      	cpsie	i
   86b98:	bd70      	pop	{r4, r5, r6, pc}
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
   86b9a:	f641 4510 	movw	r5, #7184	; 0x1c10
   86b9e:	f2c2 0507 	movt	r5, #8199	; 0x2007
   86ba2:	696e      	ldr	r6, [r5, #20]
   86ba4:	b1ce      	cbz	r6, 86bda <udd_ctrl_in_sent+0x13e>
				|| (!udd_g_ctrlreq.over_under_run())) {
   86ba6:	47b0      	blx	r6
   86ba8:	b1b8      	cbz	r0, 86bda <udd_ctrl_in_sent+0x13e>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_buf_cnt = 0;
   86baa:	f241 6406 	movw	r4, #5638	; 0x1606
   86bae:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86bb2:	f04f 0200 	mov.w	r2, #0
   86bb6:	8022      	strh	r2, [r4, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   86bb8:	f641 4010 	movw	r0, #7184	; 0x1c10
   86bbc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86bc0:	8984      	ldrh	r4, [r0, #12]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   86bc2:	2c3f      	cmp	r4, #63	; 0x3f
   86bc4:	d909      	bls.n	86bda <udd_ctrl_in_sent+0x13e>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
   86bc6:	f241 5389 	movw	r3, #5513	; 0x1589
   86bca:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86bce:	f04f 0100 	mov.w	r1, #0
   86bd2:	7019      	strb	r1, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   86bd4:	f04f 0440 	mov.w	r4, #64	; 0x40
   86bd8:	e006      	b.n	86be8 <udd_ctrl_in_sent+0x14c>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
   86bda:	f241 5589 	movw	r5, #5513	; 0x1589
   86bde:	f2c2 0507 	movt	r5, #8199	; 0x2007
   86be2:	f04f 0601 	mov.w	r6, #1
   86be6:	702e      	strb	r6, [r5, #0]
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   86be8:	f641 4210 	movw	r2, #7184	; 0x1c10
   86bec:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86bf0:	6890      	ldr	r0, [r2, #8]
   86bf2:	f241 6306 	movw	r3, #5638	; 0x1606
   86bf6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86bfa:	881e      	ldrh	r6, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86bfc:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   86c00:	f1d1 0501 	rsbs	r5, r1, #1
   86c04:	bf38      	it	cc
   86c06:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86c08:	b672      	cpsid	i
   86c0a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86c0e:	f240 2290 	movw	r2, #656	; 0x290
   86c12:	f2c2 0207 	movt	r2, #8199	; 0x2007
   86c16:	f04f 0300 	mov.w	r3, #0
   86c1a:	7013      	strb	r3, [r2, #0]
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is recevied the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
   86c1c:	f24c 1130 	movw	r1, #49456	; 0xc130
   86c20:	f2c4 010a 	movt	r1, #16394	; 0x400a
   86c24:	680a      	ldr	r2, [r1, #0]
   86c26:	f012 0f02 	tst.w	r2, #2
   86c2a:	d101      	bne.n	86c30 <udd_ctrl_in_sent+0x194>
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   86c2c:	b99c      	cbnz	r4, 86c56 <udd_ctrl_in_sent+0x1ba>
   86c2e:	e035      	b.n	86c9c <udd_ctrl_in_sent+0x200>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86c30:	b14d      	cbz	r5, 86c46 <udd_ctrl_in_sent+0x1aa>
		cpu_irq_enable();
   86c32:	f240 2090 	movw	r0, #656	; 0x290
   86c36:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86c3a:	f04f 0201 	mov.w	r2, #1
   86c3e:	7002      	strb	r2, [r0, #0]
   86c40:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86c44:	b662      	cpsie	i
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   86c46:	f241 6104 	movw	r1, #5636	; 0x1604
   86c4a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86c4e:	f04f 0304 	mov.w	r3, #4
   86c52:	700b      	strb	r3, [r1, #0]
		return; // Exit of IN DATA phase
   86c54:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   86c56:	1982      	adds	r2, r0, r6
		cpu_irq_restore(flags);
	}
}


static void udd_ctrl_in_sent(void)
   86c58:	f04f 0300 	mov.w	r3, #0
   86c5c:	f2c2 0318 	movt	r3, #8216	; 0x2018
   86c60:	ea6f 0003 	mvn.w	r0, r3
   86c64:	1901      	adds	r1, r0, r4
   86c66:	f001 0001 	and.w	r0, r1, #1
   86c6a:	f102 32ff 	add.w	r2, r2, #4294967295
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
   86c6e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   86c72:	f803 1b01 	strb.w	r1, [r3], #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   86c76:	b2d9      	uxtb	r1, r3
   86c78:	42a1      	cmp	r1, r4
   86c7a:	d32b      	bcc.n	86cd4 <udd_ctrl_in_sent+0x238>
   86c7c:	e00e      	b.n	86c9c <udd_ctrl_in_sent+0x200>
   86c7e:	f102 0001 	add.w	r0, r2, #1
		*ptr_dest++ = *ptr_src++;
   86c82:	7852      	ldrb	r2, [r2, #1]
   86c84:	4619      	mov	r1, r3
   86c86:	f801 2b01 	strb.w	r2, [r1], #1
   86c8a:	f100 0201 	add.w	r2, r0, #1
   86c8e:	7840      	ldrb	r0, [r0, #1]
   86c90:	7058      	strb	r0, [r3, #1]
   86c92:	f101 0301 	add.w	r3, r1, #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   86c96:	b2d9      	uxtb	r1, r3
   86c98:	42a1      	cmp	r1, r4
   86c9a:	d3f0      	bcc.n	86c7e <udd_ctrl_in_sent+0x1e2>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_remain;
   86c9c:	19a4      	adds	r4, r4, r6
   86c9e:	f241 6306 	movw	r3, #5638	; 0x1606
   86ca2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86ca6:	801c      	strh	r4, [r3, #0]

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   86ca8:	f24c 1060 	movw	r0, #49504	; 0xc160
   86cac:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86cb0:	f04f 0201 	mov.w	r2, #1
   86cb4:	6002      	str	r2, [r0, #0]
	udd_enable_in_send_interrupt(0);
   86cb6:	f24c 11f0 	movw	r1, #49648	; 0xc1f0
   86cba:	f2c4 010a 	movt	r1, #16394	; 0x400a
   86cbe:	600a      	str	r2, [r1, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86cc0:	b13d      	cbz	r5, 86cd2 <udd_ctrl_in_sent+0x236>
		cpu_irq_enable();
   86cc2:	f240 2390 	movw	r3, #656	; 0x290
   86cc6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86cca:	701a      	strb	r2, [r3, #0]
   86ccc:	f3bf 8f5f 	dmb	sy
   86cd0:	b662      	cpsie	i
   86cd2:	bd70      	pop	{r4, r5, r6, pc}
   86cd4:	b240      	sxtb	r0, r0
   86cd6:	2800      	cmp	r0, #0
   86cd8:	d0d1      	beq.n	86c7e <udd_ctrl_in_sent+0x1e2>
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
   86cda:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   86cde:	f803 1b01 	strb.w	r1, [r3], #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   86ce2:	b2d8      	uxtb	r0, r3
   86ce4:	42a0      	cmp	r0, r4
   86ce6:	d3ca      	bcc.n	86c7e <udd_ctrl_in_sent+0x1e2>
   86ce8:	e7d8      	b.n	86c9c <udd_ctrl_in_sent+0x200>
   86cea:	bf00      	nop

00086cec <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   86cec:	b538      	push	{r3, r4, r5, lr}
   86cee:	4603      	mov	r3, r0
	if (ptr_job->busy == false) {
   86cf0:	7d04      	ldrb	r4, [r0, #20]
   86cf2:	f014 0f01 	tst.w	r4, #1
   86cf6:	d013      	beq.n	86d20 <udd_ep_finish_job+0x34>
		return; // No on-going job
	}
	dbg_print("(JobE%x:%d) ", (ptr_job-udd_ep_job)+1, b_abort);
	ptr_job->busy = false;
   86cf8:	7d04      	ldrb	r4, [r0, #20]
   86cfa:	f36f 0400 	bfc	r4, #0, #1
   86cfe:	7504      	strb	r4, [r0, #20]
	if (NULL == ptr_job->call_trans) {
   86d00:	6804      	ldr	r4, [r0, #0]
   86d02:	b16c      	cbz	r4, 86d20 <udd_ep_finish_job+0x34>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   86d04:	f44f 4541 	mov.w	r5, #49408	; 0xc100
   86d08:	f2c4 050a 	movt	r5, #16394	; 0x400a
   86d0c:	f855 0022 	ldr.w	r0, [r5, r2, lsl #2]
   86d10:	f410 7f80 	tst.w	r0, #256	; 0x100
		ep_num |= USB_EP_DIR_IN;
   86d14:	bf18      	it	ne
   86d16:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   86d1a:	4608      	mov	r0, r1
   86d1c:	6899      	ldr	r1, [r3, #8]
   86d1e:	47a0      	blx	r4
   86d20:	bd38      	pop	{r3, r4, r5, pc}
   86d22:	bf00      	nop

00086d24 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
   86d24:	b508      	push	{r3, lr}
	ep &= USB_EP_ADDR_MASK;
   86d26:	f000 020f 	and.w	r2, r0, #15

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   86d2a:	f102 30ff 	add.w	r0, r2, #4294967295
   86d2e:	eb00 0140 	add.w	r1, r0, r0, lsl #1
   86d32:	f241 538c 	movw	r3, #5516	; 0x158c
   86d36:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86d3a:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
   86d3e:	f04f 0101 	mov.w	r1, #1
   86d42:	f646 43ed 	movw	r3, #27885	; 0x6ced
   86d46:	f2c0 0308 	movt	r3, #8
   86d4a:	4798      	blx	r3
   86d4c:	bd08      	pop	{r3, pc}
   86d4e:	bf00      	nop

00086d50 <udd_ep_trans_done>:
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

#ifdef UDD_EP_DMA_SUPPORTED
static void udd_ep_trans_done(udd_ep_id_t ep)
{
   86d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86d52:	4602      	mov	r2, r0
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   86d54:	f100 31ff 	add.w	r1, r0, #4294967295
   86d58:	eb01 0041 	add.w	r0, r1, r1, lsl #1
   86d5c:	f241 538c 	movw	r3, #5516	; 0x158c
   86d60:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86d64:	eb03 03c0 	add.w	r3, r3, r0, lsl #3

	if (!ptr_job->busy) {
   86d68:	7d18      	ldrb	r0, [r3, #20]
   86d6a:	f010 0f01 	tst.w	r0, #1
   86d6e:	f000 80c6 	beq.w	86efe <udd_ep_trans_done+0x1ae>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   86d72:	68dc      	ldr	r4, [r3, #12]
   86d74:	689d      	ldr	r5, [r3, #8]
   86d76:	42ac      	cmp	r4, r5
   86d78:	f000 8082 	beq.w	86e80 <udd_ep_trans_done+0x130>
		// Need to send or receiv other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   86d7c:	1b2d      	subs	r5, r5, r4

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   86d7e:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to tranfer the maximum
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(next_trans);
   86d82:	bf92      	itee	ls
   86d84:	042e      	lslls	r6, r5, #16
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
			// The USB hardware support a maximum
			// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   86d86:	f44f 3580 	movhi.w	r5, #65536	; 0x10000

			// Set 0 to tranfer the maximum
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(0);
   86d8a:	2600      	movhi	r6, #0
		} else {
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(next_trans);
		}
		if (Is_udd_endpoint_in(ep)) {
   86d8c:	f44f 4041 	mov.w	r0, #49408	; 0xc100
   86d90:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86d94:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
   86d98:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
   86d9c:	f417 7f80 	tst.w	r7, #256	; 0x100
   86da0:	d011      	beq.n	86dc6 <udd_ep_trans_done+0x76>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   86da2:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
   86da6:	f3c7 1002 	ubfx	r0, r7, #4, #3
   86daa:	f04f 0708 	mov.w	r7, #8
   86dae:	fa07 f000 	lsl.w	r0, r7, r0
   86db2:	f100 30ff 	add.w	r0, r0, #4294967295
   86db6:	4205      	tst	r5, r0
   86db8:	d017      	beq.n	86dea <udd_ep_trans_done+0x9a>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_B_EN;
   86dba:	433e      	orrs	r6, r7
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   86dbc:	7d1f      	ldrb	r7, [r3, #20]
   86dbe:	f36f 0741 	bfc	r7, #1, #1
   86dc2:	751f      	strb	r7, [r3, #20]
   86dc4:	e011      	b.n	86dea <udd_ep_trans_done+0x9a>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   86dc6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
   86dca:	f3c0 27c1 	ubfx	r7, r0, #11, #2
   86dce:	2f01      	cmp	r7, #1
   86dd0:	d109      	bne.n	86de6 <udd_ep_trans_done+0x96>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   86dd2:	f8dc 0000 	ldr.w	r0, [ip]
   86dd6:	f3c0 1002 	ubfx	r0, r0, #4, #3
   86dda:	f04f 0708 	mov.w	r7, #8
   86dde:	fa07 f000 	lsl.w	r0, r7, r0
   86de2:	4285      	cmp	r5, r0
   86de4:	d801      	bhi.n	86dea <udd_ep_trans_done+0x9a>

				// Enable short packet reception
				udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_TR_IT
   86de6:	f046 0614 	orr.w	r6, r6, #20
						| UOTGHS_DEVDMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   86dea:	f44f 4043 	mov.w	r0, #49920	; 0xc300
   86dee:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86df2:	eb00 1002 	add.w	r0, r0, r2, lsl #4
   86df6:	685f      	ldr	r7, [r3, #4]
   86df8:	193c      	adds	r4, r7, r4
   86dfa:	6044      	str	r4, [r0, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86dfc:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   86e00:	f1d7 0c01 	rsbs	ip, r7, #1
   86e04:	bf38      	it	cc
   86e06:	f04f 0c00 	movcc.w	ip, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86e0a:	b672      	cpsid	i
   86e0c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86e10:	f240 2490 	movw	r4, #656	; 0x290
   86e14:	f2c2 0407 	movt	r4, #8199	; 0x2007
   86e18:	f04f 0700 	mov.w	r7, #0
   86e1c:	7027      	strb	r7, [r4, #0]


		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
   86e1e:	68c4      	ldr	r4, [r0, #12]
   86e20:	f014 0f10 	tst.w	r4, #16
   86e24:	d11d      	bne.n	86e62 <udd_ep_trans_done+0x112>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
		udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_BUFFIT |
   86e26:	f046 0621 	orr.w	r6, r6, #33	; 0x21
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
				& UOTGHS_DEVDMASTATUS_END_TR_ST)) {
			dbg_print("dmaS%x ", ep);
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   86e2a:	6086      	str	r6, [r0, #8]
			ptr_job->buf_cnt += next_trans;
   86e2c:	68da      	ldr	r2, [r3, #12]
   86e2e:	1950      	adds	r0, r2, r5
   86e30:	60d8      	str	r0, [r3, #12]
			ptr_job->buf_load = next_trans;
   86e32:	611d      	str	r5, [r3, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   86e34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   86e38:	fa03 f101 	lsl.w	r1, r3, r1
   86e3c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   86e40:	f2c4 020a 	movt	r2, #16394	; 0x400a
   86e44:	6191      	str	r1, [r2, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86e46:	f1bc 0f00 	cmp.w	ip, #0
   86e4a:	d058      	beq.n	86efe <udd_ep_trans_done+0x1ae>
		cpu_irq_enable();
   86e4c:	f240 2090 	movw	r0, #656	; 0x290
   86e50:	f2c2 0007 	movt	r0, #8199	; 0x2007
   86e54:	f04f 0301 	mov.w	r3, #1
   86e58:	7003      	strb	r3, [r0, #0]
   86e5a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   86e5e:	b662      	cpsie	i
   86e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   86e62:	f1bc 0f00 	cmp.w	ip, #0
   86e66:	d009      	beq.n	86e7c <udd_ep_trans_done+0x12c>
		cpu_irq_enable();
   86e68:	f240 2190 	movw	r1, #656	; 0x290
   86e6c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   86e70:	f04f 0001 	mov.w	r0, #1
   86e74:	7008      	strb	r0, [r1, #0]
   86e76:	f3bf 8f5f 	dmb	sy
   86e7a:	b662      	cpsie	i
		cpu_irq_restore(flags);

		// Here a ZLP has been recieved
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   86e7c:	68d9      	ldr	r1, [r3, #12]
   86e7e:	6099      	str	r1, [r3, #8]
	}
	if (Is_udd_endpoint_in(ep)) {
   86e80:	f44f 4041 	mov.w	r0, #49408	; 0xc100
   86e84:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86e88:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
   86e8c:	f411 7f80 	tst.w	r1, #256	; 0x100
   86e90:	d02d      	beq.n	86eee <udd_ep_trans_done+0x19e>
		if (ptr_job->b_shortpacket) {
   86e92:	7d18      	ldrb	r0, [r3, #20]
   86e94:	f000 0102 	and.w	r1, r0, #2
   86e98:	b2c8      	uxtb	r0, r1
   86e9a:	b340      	cbz	r0, 86eee <udd_ep_trans_done+0x19e>
			dbg_print("zlpS%x ", ep);
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_ack_in_send(ep);
   86e9c:	f24c 1060 	movw	r0, #49504	; 0xc160
   86ea0:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86ea4:	f04f 0101 	mov.w	r1, #1
   86ea8:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			if (Is_udd_write_enabled(ep)) {
   86eac:	f24c 1330 	movw	r3, #49456	; 0xc130
   86eb0:	f2c4 030a 	movt	r3, #16394	; 0x400a
   86eb4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   86eb8:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   86ebc:	d005      	beq.n	86eca <udd_ep_trans_done+0x17a>
				// Force interrupt in case of ep already free
				udd_raise_in_send(ep);
   86ebe:	f24c 1390 	movw	r3, #49552	; 0xc190
   86ec2:	f2c4 030a 	movt	r3, #16394	; 0x400a
   86ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}
			udd_enable_in_send_interrupt(ep);
   86eca:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   86ece:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86ed2:	f04f 0101 	mov.w	r1, #1
   86ed6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			udd_enable_endpoint_interrupt(ep);
   86eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   86ede:	fa03 f202 	lsl.w	r2, r3, r2
   86ee2:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   86ee6:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86eea:	6182      	str	r2, [r0, #24]
			return;
   86eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	}
	dbg_print("dmaE ");
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   86eee:	4618      	mov	r0, r3
   86ef0:	f04f 0100 	mov.w	r1, #0
   86ef4:	f646 43ed 	movw	r3, #27885	; 0x6ced
   86ef8:	f2c0 0308 	movt	r3, #8
   86efc:	4798      	blx	r3
   86efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00086f00 <udd_enable>:
	return true;
}


void udd_enable(void)
{
   86f00:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86f02:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   86f06:	b672      	cpsid	i
   86f08:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   86f0c:	f240 2390 	movw	r3, #656	; 0x290
   86f10:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86f14:	f04f 0200 	mov.w	r2, #0
   86f18:	701a      	strb	r2, [r3, #0]
		cpu_irq_restore(flags);
		return;
	}
#else
	// SINGLE DEVICE MODE INITIALIZATION
	pmc_enable_periph_clk(ID_UOTGHS);
   86f1a:	f04f 0028 	mov.w	r0, #40	; 0x28
   86f1e:	f646 0125 	movw	r1, #26661	; 0x6825
   86f22:	f2c0 0108 	movt	r1, #8
   86f26:	4788      	blx	r1
	sysclk_enable_usb();
   86f28:	f244 0079 	movw	r0, #16505	; 0x4079
   86f2c:	f2c0 0008 	movt	r0, #8
   86f30:	4780      	blx	r0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   86f32:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   86f36:	f2ce 0300 	movt	r3, #57344	; 0xe000
   86f3a:	f04f 0250 	mov.w	r2, #80	; 0x50
   86f3e:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   86f42:	f44f 7180 	mov.w	r1, #256	; 0x100
   86f46:	6059      	str	r1, [r3, #4]
	NVIC_SetPriority((IRQn_Type) ID_UOTGHS, UDD_USB_INT_LEVEL);
	NVIC_EnableIRQ((IRQn_Type) ID_UOTGHS);

	// Always authorize asynchrone USB interrupts to exit of sleep mode
	// For SAM USB wake up device except BACKUP mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   86f48:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   86f4c:	f646 03d1 	movw	r3, #26833	; 0x68d1
   86f50:	f2c0 0308 	movt	r3, #8
   86f54:	4798      	blx	r3
		cpu_irq_restore(flags);
		return; // Device is not the current mode
	}
#else
	// ID pin not used then force device mode
	otg_disable_id_pin();
   86f56:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   86f5a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86f5e:	f8d0 2800 	ldr.w	r2, [r0, #2048]	; 0x800
   86f62:	f022 7180 	bic.w	r1, r2, #16777216	; 0x1000000
   86f66:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
	otg_force_device_mode();
   86f6a:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
   86f6e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
   86f72:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800
   86f76:	f8d0 1800 	ldr.w	r1, [r0, #2048]	; 0x800
   86f7a:	f021 7380 	bic.w	r3, r1, #16777216	; 0x1000000
   86f7e:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
#endif
	// Enable USB hardware
	otg_enable_pad();
   86f82:	f8d0 2800 	ldr.w	r2, [r0, #2048]	; 0x800
   86f86:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
   86f8a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
	otg_enable();
   86f8e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
   86f92:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
   86f96:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
   86f9a:	6801      	ldr	r1, [r0, #0]
   86f9c:	f421 5380 	bic.w	r3, r1, #4096	; 0x1000
   86fa0:	6003      	str	r3, [r0, #0]
# ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
   86fa2:	6802      	ldr	r2, [r0, #0]
   86fa4:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
   86fa8:	6001      	str	r1, [r0, #0]
	udd_high_speed_disable();
# endif
#endif // USB_DEVICE_LOW_SPEED

	// Check USB clock
	otg_unfreeze_clock();
   86faa:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
   86fae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
   86fb2:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800
	while (!Is_otg_clock_usable());
   86fb6:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   86fba:	f2c4 000a 	movt	r0, #16394	; 0x400a
   86fbe:	f8d0 1804 	ldr.w	r1, [r0, #2052]	; 0x804
   86fc2:	f411 4f80 	tst.w	r1, #16384	; 0x4000
   86fc6:	d0fa      	beq.n	86fbe <udd_enable+0xbe>

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   86fc8:	f241 538c 	movw	r3, #5516	; 0x158c
   86fcc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   86fd0:	7d1a      	ldrb	r2, [r3, #20]
		udd_ep_job[i].stall_requested = false;
   86fd2:	f002 00fe 	and.w	r0, r2, #254	; 0xfe
   86fd6:	f36f 0082 	bfc	r0, #2, #1
   86fda:	7518      	strb	r0, [r3, #20]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   86fdc:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
		udd_ep_job[i].stall_requested = false;
   86fe0:	f001 02fe 	and.w	r2, r1, #254	; 0xfe
   86fe4:	f36f 0282 	bfc	r2, #2, #1
   86fe8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   86fec:	f893 0044 	ldrb.w	r0, [r3, #68]	; 0x44
		udd_ep_job[i].stall_requested = false;
   86ff0:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
   86ff4:	f36f 0182 	bfc	r1, #2, #1
   86ff8:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   86ffc:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
		udd_ep_job[i].stall_requested = false;
   87000:	f002 00fe 	and.w	r0, r2, #254	; 0xfe
   87004:	f36f 0082 	bfc	r0, #2, #1
   87008:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
   8700c:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
		udd_ep_job[i].stall_requested = false;
   87010:	f001 02fe 	and.w	r2, r1, #254	; 0xfe
   87014:	f36f 0282 	bfc	r2, #2, #1
   87018:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	// Reset internal variables
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
#endif

	otg_ack_vbus_transition();
   8701c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87020:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87024:	f04f 0002 	mov.w	r0, #2
   87028:	f8c3 0808 	str.w	r0, [r3, #2056]	; 0x808
	// Force Vbus interrupt in case of Vbus always with a high level
	// This is possible with a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
   8702c:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
   87030:	f411 6f00 	tst.w	r1, #2048	; 0x800
   87034:	d005      	beq.n	87042 <udd_enable+0x142>
		otg_raise_vbus_transition();
   87036:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   8703a:	f2c4 020a 	movt	r2, #16394	; 0x400a
   8703e:	f8c2 080c 	str.w	r0, [r2, #2060]	; 0x80c
	}
	otg_enable_vbus_interrupt();
   87042:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87046:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8704a:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
   8704e:	f040 0102 	orr.w	r1, r0, #2
   87052:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
	otg_freeze_clock();
   87056:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   8705a:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   8705e:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800

#ifndef UDD_NO_SLEEP_MGR
	if (!udd_b_sleep_initialized) {
   87062:	f241 5385 	movw	r3, #5509	; 0x1585
   87066:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8706a:	7819      	ldrb	r1, [r3, #0]
   8706c:	bb59      	cbnz	r1, 870c6 <udd_enable+0x1c6>
		udd_b_sleep_initialized = true;
   8706e:	f241 5085 	movw	r0, #5509	; 0x1585
   87072:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87076:	f04f 0301 	mov.w	r3, #1
   8707a:	7003      	strb	r3, [r0, #0]
		// Initialize the sleep mode authorized for the USB suspend mode
		udd_b_idle = false;
   8707c:	f04f 0000 	mov.w	r0, #0
   87080:	f241 5188 	movw	r1, #5512	; 0x1588
   87084:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87088:	7008      	strb	r0, [r1, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8708a:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   8708e:	b672      	cpsid	i
   87090:	f3bf 8f5f 	dmb	sy
   87094:	f240 2390 	movw	r3, #656	; 0x290
   87098:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8709c:	7018      	strb	r0, [r3, #0]
   8709e:	f641 4008 	movw	r0, #7176	; 0x1c08
   870a2:	f2c2 0007 	movt	r0, #8199	; 0x2007
   870a6:	78c1      	ldrb	r1, [r0, #3]
   870a8:	f101 0101 	add.w	r1, r1, #1
   870ac:	70c1      	strb	r1, [r0, #3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   870ae:	b98a      	cbnz	r2, 870d4 <udd_enable+0x1d4>
		cpu_irq_enable();
   870b0:	f240 2390 	movw	r3, #656	; 0x290
   870b4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   870b8:	f04f 0201 	mov.w	r2, #1
   870bc:	701a      	strb	r2, [r3, #0]
   870be:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   870c2:	b662      	cpsie	i
   870c4:	e006      	b.n	870d4 <udd_enable+0x1d4>
		sleepmgr_lock_mode(UOTGHS_SLEEP_MODE_USB_SUSPEND);
	} else {
		udd_sleep_mode(false); // Enter idle mode
   870c6:	f04f 0000 	mov.w	r0, #0
   870ca:	f646 02f9 	movw	r2, #26873	; 0x68f9
   870ce:	f2c0 0208 	movt	r2, #8
   870d2:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   870d4:	b94c      	cbnz	r4, 870ea <udd_enable+0x1ea>
		cpu_irq_enable();
   870d6:	f240 2090 	movw	r0, #656	; 0x290
   870da:	f2c2 0007 	movt	r0, #8199	; 0x2007
   870de:	f04f 0101 	mov.w	r1, #1
   870e2:	7001      	strb	r1, [r0, #0]
   870e4:	f3bf 8f5f 	dmb	sy
   870e8:	b662      	cpsie	i
   870ea:	bd10      	pop	{r4, pc}

000870ec <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
   870ec:	b570      	push	{r4, r5, r6, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   870ee:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   870f2:	b672      	cpsid	i
   870f4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   870f8:	f240 2390 	movw	r3, #656	; 0x290
   870fc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87100:	f04f 0200 	mov.w	r2, #0
   87104:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
   87106:	f04f 0001 	mov.w	r0, #1
   8710a:	f646 01f9 	movw	r1, #26873	; 0x68f9
   8710e:	f2c0 0108 	movt	r1, #8
   87112:	4788      	blx	r1
	otg_unfreeze_clock();
   87114:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87118:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8711c:	f8d0 5800 	ldr.w	r5, [r0, #2048]	; 0x800
   87120:	f425 4680 	bic.w	r6, r5, #16384	; 0x4000
   87124:	f8c0 6800 	str.w	r6, [r0, #2048]	; 0x800

	// This section of clock check can be improved with a chek of
	// USB clock source via sysclk()
	// Check USB clock because the source can be a PLL
	while (!Is_otg_clock_usable());
   87128:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   8712c:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87130:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
   87134:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   87138:	d0fa      	beq.n	87130 <udd_attach+0x44>

	// Authorize attach if Vbus is present
	udd_attach_device();
   8713a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   8713e:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87142:	6819      	ldr	r1, [r3, #0]
   87144:	f421 7080 	bic.w	r0, r1, #256	; 0x100
   87148:	6018      	str	r0, [r3, #0]

	// Enable USB line events
	udd_enable_reset_interrupt();
   8714a:	f04f 0608 	mov.w	r6, #8
   8714e:	619e      	str	r6, [r3, #24]
	udd_enable_suspend_interrupt();
   87150:	f04f 0101 	mov.w	r1, #1
   87154:	6199      	str	r1, [r3, #24]
	udd_enable_wake_up_interrupt();
   87156:	f04f 0210 	mov.w	r2, #16
   8715a:	619a      	str	r2, [r3, #24]
	udd_enable_sof_interrupt();
   8715c:	f04f 0504 	mov.w	r5, #4
   87160:	619d      	str	r5, [r3, #24]
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
   87162:	f04f 0002 	mov.w	r0, #2
   87166:	6198      	str	r0, [r3, #24]
#endif
	// Reset following interupts flag
	udd_ack_reset();
   87168:	609e      	str	r6, [r3, #8]
	udd_ack_sof();
   8716a:	609d      	str	r5, [r3, #8]
	udd_ack_msof();
   8716c:	6098      	str	r0, [r3, #8]

	// The first suspend interrupt must be forced
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
   8716e:	60d9      	str	r1, [r3, #12]

	udd_ack_wake_up();
   87170:	609a      	str	r2, [r3, #8]
	otg_freeze_clock();
   87172:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   87176:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   8717a:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8717e:	b93c      	cbnz	r4, 87190 <udd_attach+0xa4>
		cpu_irq_enable();
   87180:	f240 2390 	movw	r3, #656	; 0x290
   87184:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87188:	7019      	strb	r1, [r3, #0]
   8718a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8718e:	b662      	cpsie	i
   87190:	bd70      	pop	{r4, r5, r6, pc}
   87192:	bf00      	nop

00087194 <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
   87194:	b508      	push	{r3, lr}
	otg_unfreeze_clock();
   87196:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   8719a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8719e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   871a2:	f422 4080 	bic.w	r0, r2, #16384	; 0x4000
   871a6:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800

	// Detach device from the bus
	udd_detach_device();
   871aa:	6819      	ldr	r1, [r3, #0]
   871ac:	f441 7280 	orr.w	r2, r1, #256	; 0x100
   871b0:	601a      	str	r2, [r3, #0]
	otg_freeze_clock();
   871b2:	f8d3 0800 	ldr.w	r0, [r3, #2048]	; 0x800
   871b6:	f440 4180 	orr.w	r1, r0, #16384	; 0x4000
   871ba:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
	udd_sleep_mode(false);
   871be:	f04f 0000 	mov.w	r0, #0
   871c2:	f646 03f9 	movw	r3, #26873	; 0x68f9
   871c6:	f2c0 0308 	movt	r3, #8
   871ca:	4798      	blx	r3
   871cc:	bd08      	pop	{r3, pc}
   871ce:	bf00      	nop

000871d0 <UOTGHS_Handler>:
void udd_interrupt(void);
void udd_interrupt(void)
#else
ISR(UDD_USB_INT_FUN)
#endif
{
   871d0:	b570      	push	{r4, r5, r6, lr}
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   871d2:	f646 03e9 	movw	r3, #26857	; 0x68e9
   871d6:	f2c0 0308 	movt	r3, #8
   871da:	4798      	blx	r3
   871dc:	b990      	cbnz	r0, 87204 <UOTGHS_Handler+0x34>
   871de:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   871e2:	f2c4 000a 	movt	r0, #16394	; 0x400a
   871e6:	6841      	ldr	r1, [r0, #4]
   871e8:	f011 0f01 	tst.w	r1, #1
   871ec:	d10a      	bne.n	87204 <UOTGHS_Handler+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   871ee:	b672      	cpsid	i
   871f0:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   871f4:	f240 2090 	movw	r0, #656	; 0x290
   871f8:	f2c2 0007 	movt	r0, #8199	; 0x2007
   871fc:	f04f 0200 	mov.w	r2, #0
   87200:	7002      	strb	r2, [r0, #0]
		return;
   87202:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_sof()) {
   87204:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87208:	f2c4 020a 	movt	r2, #16394	; 0x400a
   8720c:	6853      	ldr	r3, [r2, #4]
   8720e:	f013 0f04 	tst.w	r3, #4
   87212:	d016      	beq.n	87242 <UOTGHS_Handler+0x72>
		udd_ack_sof();
   87214:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   87218:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8721c:	f04f 0004 	mov.w	r0, #4
   87220:	6088      	str	r0, [r1, #8]
		if (Is_udd_full_speed_mode()) {
   87222:	f8d1 2804 	ldr.w	r2, [r1, #2052]	; 0x804
   87226:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   8722a:	d104      	bne.n	87236 <UOTGHS_Handler+0x66>
			udc_sof_notify();
   8722c:	f645 33b9 	movw	r3, #23481	; 0x5bb9
   87230:	f2c0 0308 	movt	r3, #8
   87234:	4798      	blx	r3
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
   87236:	f643 4165 	movw	r1, #15461	; 0x3c65
   8723a:	f2c0 0108 	movt	r1, #8
   8723e:	4788      	blx	r1
#endif
		goto udd_interrupt_sof_end;
   87240:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_msof()) {
   87242:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87246:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8724a:	6841      	ldr	r1, [r0, #4]
   8724c:	f011 0f02 	tst.w	r1, #2
   87250:	d00c      	beq.n	8726c <UOTGHS_Handler+0x9c>
		udd_ack_msof();
   87252:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87256:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8725a:	f04f 0202 	mov.w	r2, #2
   8725e:	6082      	str	r2, [r0, #8]
		udc_sof_notify();
   87260:	f645 33b9 	movw	r3, #23481	; 0x5bb9
   87264:	f2c0 0308 	movt	r3, #8
   87268:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   8726a:	bd70      	pop	{r4, r5, r6, pc}


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0)) {
   8726c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87270:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87274:	6853      	ldr	r3, [r2, #4]
   87276:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   8727a:	f000 8459 	beq.w	87b30 <UOTGHS_Handler+0x960>
	}

	dbg_print("0: ");

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
   8727e:	f24c 2020 	movw	r0, #49696	; 0xc220
   87282:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87286:	f04f 0110 	mov.w	r1, #16
   8728a:	6001      	str	r1, [r0, #0]
	udd_disable_nak_out_interrupt(0);
   8728c:	f04f 0208 	mov.w	r2, #8
   87290:	6002      	str	r2, [r0, #0]

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
   87292:	f24c 1330 	movw	r3, #49456	; 0xc130
   87296:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8729a:	6818      	ldr	r0, [r3, #0]
   8729c:	f010 0f04 	tst.w	r0, #4
   872a0:	f000 80d9 	beq.w	87456 <UOTGHS_Handler+0x286>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   872a4:	f241 6104 	movw	r1, #5636	; 0x1604
   872a8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   872ac:	780a      	ldrb	r2, [r1, #0]
   872ae:	b14a      	cbz	r2, 872c4 <UOTGHS_Handler+0xf4>
		// May be a hidden DATA or ZLP phase or protocol abort
		udd_ctrl_endofrequest();
   872b0:	f646 2089 	movw	r0, #27273	; 0x6a89
   872b4:	f2c0 0008 	movt	r0, #8
   872b8:	4780      	blx	r0

		// Reinitializes control endpoint management
		udd_ctrl_init();
   872ba:	f646 13a5 	movw	r3, #27045	; 0x69a5
   872be:	f2c0 0308 	movt	r3, #8
   872c2:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
   872c4:	f24c 1130 	movw	r1, #49456	; 0xc130
   872c8:	f2c4 010a 	movt	r1, #16394	; 0x400a
   872cc:	680a      	ldr	r2, [r1, #0]
   872ce:	f3c2 500a 	ubfx	r0, r2, #20, #11
   872d2:	2808      	cmp	r0, #8
   872d4:	d00c      	beq.n	872f0 <UOTGHS_Handler+0x120>
		udd_ctrl_stall_data();
   872d6:	f646 2109 	movw	r1, #27145	; 0x6a09
   872da:	f2c0 0108 	movt	r1, #8
   872de:	4788      	blx	r1
		udd_ack_setup_received(0);
   872e0:	f24c 1360 	movw	r3, #49504	; 0xc160
   872e4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   872e8:	f04f 0204 	mov.w	r2, #4
   872ec:	601a      	str	r2, [r3, #0]
   872ee:	bd70      	pop	{r4, r5, r6, pc}
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
   872f0:	f04f 0300 	mov.w	r3, #0
   872f4:	f2c2 0318 	movt	r3, #8216	; 0x2018
   872f8:	7819      	ldrb	r1, [r3, #0]
   872fa:	f641 4010 	movw	r0, #7184	; 0x1c10
   872fe:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87302:	7001      	strb	r1, [r0, #0]
   87304:	f04f 0201 	mov.w	r2, #1
   87308:	f2c2 0218 	movt	r2, #8216	; 0x2018
   8730c:	7813      	ldrb	r3, [r2, #0]
   8730e:	7043      	strb	r3, [r0, #1]
   87310:	f04f 0102 	mov.w	r1, #2
   87314:	f2c2 0118 	movt	r1, #8216	; 0x2018
   87318:	780a      	ldrb	r2, [r1, #0]
   8731a:	7082      	strb	r2, [r0, #2]
   8731c:	f04f 0303 	mov.w	r3, #3
   87320:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87324:	7819      	ldrb	r1, [r3, #0]
   87326:	70c1      	strb	r1, [r0, #3]
   87328:	f04f 0204 	mov.w	r2, #4
   8732c:	f2c2 0218 	movt	r2, #8216	; 0x2018
   87330:	7813      	ldrb	r3, [r2, #0]
   87332:	7103      	strb	r3, [r0, #4]
   87334:	f04f 0105 	mov.w	r1, #5
   87338:	f2c2 0118 	movt	r1, #8216	; 0x2018
   8733c:	780a      	ldrb	r2, [r1, #0]
   8733e:	7142      	strb	r2, [r0, #5]
   87340:	f04f 0306 	mov.w	r3, #6
   87344:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87348:	7819      	ldrb	r1, [r3, #0]
   8734a:	7181      	strb	r1, [r0, #6]
   8734c:	f04f 0207 	mov.w	r2, #7
   87350:	f2c2 0218 	movt	r2, #8216	; 0x2018
   87354:	7813      	ldrb	r3, [r2, #0]
   87356:	71c3      	strb	r3, [r0, #7]
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
   87358:	f645 4001 	movw	r0, #23553	; 0x5c01
   8735c:	f2c0 0008 	movt	r0, #8
   87360:	4780      	blx	r0
   87362:	b960      	cbnz	r0, 8737e <UOTGHS_Handler+0x1ae>
		// Setup request unknow then stall it
		udd_ctrl_stall_data();
   87364:	f646 2209 	movw	r2, #27145	; 0x6a09
   87368:	f2c0 0208 	movt	r2, #8
   8736c:	4790      	blx	r2
		udd_ack_setup_received(0);
   8736e:	f24c 1360 	movw	r3, #49504	; 0xc160
   87372:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87376:	f04f 0004 	mov.w	r0, #4
   8737a:	6018      	str	r0, [r3, #0]
   8737c:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}
	udd_ack_setup_received(0);
   8737e:	f24c 1160 	movw	r1, #49504	; 0xc160
   87382:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87386:	f04f 0204 	mov.w	r2, #4
   8738a:	600a      	str	r2, [r1, #0]

	if (Udd_setup_is_in()) {
   8738c:	f641 4310 	movw	r3, #7184	; 0x1c10
   87390:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87394:	f993 0000 	ldrsb.w	r0, [r3]
   87398:	2800      	cmp	r0, #0
   8739a:	da18      	bge.n	873ce <UOTGHS_Handler+0x1fe>
		// IN data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   8739c:	f04f 0000 	mov.w	r0, #0
   873a0:	f241 5186 	movw	r1, #5510	; 0x1586
   873a4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   873a8:	8008      	strh	r0, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   873aa:	f241 6206 	movw	r2, #5638	; 0x1606
   873ae:	f2c2 0207 	movt	r2, #8199	; 0x2007
   873b2:	8010      	strh	r0, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   873b4:	f241 6304 	movw	r3, #5636	; 0x1604
   873b8:	f2c2 0307 	movt	r3, #8199	; 0x2007
   873bc:	f04f 0002 	mov.w	r0, #2
   873c0:	7018      	strb	r0, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   873c2:	f646 219d 	movw	r1, #27293	; 0x6a9d
   873c6:	f2c0 0108 	movt	r1, #8
   873ca:	4788      	blx	r1
   873cc:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
   873ce:	f641 4110 	movw	r1, #7184	; 0x1c10
   873d2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   873d6:	88ca      	ldrh	r2, [r1, #6]
   873d8:	b92a      	cbnz	r2, 873e6 <UOTGHS_Handler+0x216>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
   873da:	f646 2329 	movw	r3, #27177	; 0x6a29
   873de:	f2c0 0308 	movt	r3, #8
   873e2:	4798      	blx	r3
   873e4:	bd70      	pop	{r4, r5, r6, pc}
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   873e6:	f04f 0300 	mov.w	r3, #0
   873ea:	4618      	mov	r0, r3
   873ec:	f241 5186 	movw	r1, #5510	; 0x1586
   873f0:	f2c2 0107 	movt	r1, #8199	; 0x2007
   873f4:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   873f6:	f241 6206 	movw	r2, #5638	; 0x1606
   873fa:	f2c2 0207 	movt	r2, #8199	; 0x2007
   873fe:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   87400:	f241 6304 	movw	r3, #5636	; 0x1604
   87404:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87408:	f04f 0101 	mov.w	r1, #1
   8740c:	7019      	strb	r1, [r3, #0]
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
   8740e:	f24c 1360 	movw	r3, #49504	; 0xc160
   87412:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87416:	f04f 0210 	mov.w	r2, #16
   8741a:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8741c:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87420:	b672      	cpsid	i
   87422:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87426:	f240 2390 	movw	r3, #656	; 0x290
   8742a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8742e:	7018      	strb	r0, [r3, #0]
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
   87430:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   87434:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87438:	6002      	str	r2, [r0, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8743a:	2900      	cmp	r1, #0
   8743c:	f040 8471 	bne.w	87d22 <UOTGHS_Handler+0xb52>
		cpu_irq_enable();
   87440:	f240 2190 	movw	r1, #656	; 0x290
   87444:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87448:	f04f 0201 	mov.w	r2, #1
   8744c:	700a      	strb	r2, [r1, #0]
   8744e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87452:	b662      	cpsie	i
   87454:	bd70      	pop	{r4, r5, r6, pc}
		dbg_print("stup ");
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
   87456:	f24c 1130 	movw	r1, #49456	; 0xc130
   8745a:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8745e:	680a      	ldr	r2, [r1, #0]
   87460:	f012 0f01 	tst.w	r2, #1
   87464:	d00d      	beq.n	87482 <UOTGHS_Handler+0x2b2>
   87466:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
   8746a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8746e:	6818      	ldr	r0, [r3, #0]
   87470:	f010 0f01 	tst.w	r0, #1
   87474:	d005      	beq.n	87482 <UOTGHS_Handler+0x2b2>
		dbg_print("in ");
		// IN packet sent
		udd_ctrl_in_sent();
   87476:	f646 239d 	movw	r3, #27293	; 0x6a9d
   8747a:	f2c0 0308 	movt	r3, #8
   8747e:	4798      	blx	r3
   87480:	bd70      	pop	{r4, r5, r6, pc}
		return true;
	}
	if (Is_udd_out_received(0)) {
   87482:	f24c 1130 	movw	r1, #49456	; 0xc130
   87486:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8748a:	680a      	ldr	r2, [r1, #0]
   8748c:	f012 0f02 	tst.w	r2, #2
   87490:	f000 80de 	beq.w	87650 <UOTGHS_Handler+0x480>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   87494:	f241 6004 	movw	r0, #5636	; 0x1604
   87498:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8749c:	7801      	ldrb	r1, [r0, #0]
   8749e:	2901      	cmp	r1, #1
   874a0:	d014      	beq.n	874cc <UOTGHS_Handler+0x2fc>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   874a2:	2902      	cmp	r1, #2
   874a4:	d001      	beq.n	874aa <UOTGHS_Handler+0x2da>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   874a6:	2904      	cmp	r1, #4
   874a8:	d105      	bne.n	874b6 <UOTGHS_Handler+0x2e6>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quiclky,
			// - or ZLP OUT received normaly.
			udd_ctrl_endofrequest();
   874aa:	f646 2289 	movw	r2, #27273	; 0x6a89
   874ae:	f2c0 0208 	movt	r2, #8
   874b2:	4790      	blx	r2
   874b4:	e004      	b.n	874c0 <UOTGHS_Handler+0x2f0>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
   874b6:	f646 2109 	movw	r1, #27145	; 0x6a09
   874ba:	f2c0 0108 	movt	r1, #8
   874be:	4788      	blx	r1
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
   874c0:	f646 10a5 	movw	r0, #27045	; 0x69a5
   874c4:	f2c0 0008 	movt	r0, #8
   874c8:	4780      	blx	r0
   874ca:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   874cc:	f24c 1430 	movw	r4, #49456	; 0xc130
   874d0:	f2c4 040a 	movt	r4, #16394	; 0x400a
   874d4:	6826      	ldr	r6, [r4, #0]
   874d6:	f3c6 540a 	ubfx	r4, r6, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   874da:	f641 4310 	movw	r3, #7184	; 0x1c10
   874de:	f2c2 0307 	movt	r3, #8199	; 0x2007
   874e2:	8998      	ldrh	r0, [r3, #12]
   874e4:	f241 6206 	movw	r2, #5638	; 0x1606
   874e8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   874ec:	8816      	ldrh	r6, [r2, #0]
   874ee:	1931      	adds	r1, r6, r4
   874f0:	4288      	cmp	r0, r1
		// Reinitializes control endpoint management
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   874f2:	bfae      	itee	ge
   874f4:	b2a4      	uxthge	r4, r4
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   874f6:	ebc6 0000 	rsblt	r0, r6, r0
   874fa:	b284      	uxthlt	r4, r0
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   874fc:	f641 4310 	movw	r3, #7184	; 0x1c10
   87500:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87504:	6898      	ldr	r0, [r3, #8]
   87506:	1982      	adds	r2, r0, r6
	for (i = 0; i < nb_data; i++) {
   87508:	b3b4      	cbz	r4, 87578 <UOTGHS_Handler+0x3a8>
   8750a:	f04f 0300 	mov.w	r3, #0
   8750e:	f2c2 0318 	movt	r3, #8216	; 0x2018
   87512:	ea6f 0103 	mvn.w	r1, r3
   87516:	1908      	adds	r0, r1, r4
   87518:	f000 0101 	and.w	r1, r0, #1
		*ptr_dest++ = *ptr_src++;
   8751c:	f813 0b01 	ldrb.w	r0, [r3], #1
   87520:	f802 0b01 	strb.w	r0, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   87524:	b2d8      	uxtb	r0, r3
   87526:	42a0      	cmp	r0, r4
   87528:	f0c0 83fc 	bcc.w	87d24 <UOTGHS_Handler+0xb54>
   8752c:	e00e      	b.n	8754c <UOTGHS_Handler+0x37c>
		*ptr_dest++ = *ptr_src++;
   8752e:	4618      	mov	r0, r3
   87530:	f810 5b01 	ldrb.w	r5, [r0], #1
   87534:	4611      	mov	r1, r2
   87536:	f801 5b01 	strb.w	r5, [r1], #1
   8753a:	785d      	ldrb	r5, [r3, #1]
   8753c:	f100 0301 	add.w	r3, r0, #1
   87540:	7055      	strb	r5, [r2, #1]
   87542:	f101 0201 	add.w	r2, r1, #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   87546:	b2d8      	uxtb	r0, r3
   87548:	42a0      	cmp	r0, r4
   8754a:	d3f0      	bcc.n	8752e <UOTGHS_Handler+0x35e>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;
   8754c:	19a6      	adds	r6, r4, r6
   8754e:	b2b6      	uxth	r6, r6
   87550:	f241 6206 	movw	r2, #5638	; 0x1606
   87554:	f2c2 0207 	movt	r2, #8199	; 0x2007
   87558:	8016      	strh	r6, [r2, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   8755a:	2c40      	cmp	r4, #64	; 0x40
   8755c:	d10c      	bne.n	87578 <UOTGHS_Handler+0x3a8>
			|| (udd_g_ctrlreq.req.wLength <=
   8755e:	f641 4310 	movw	r3, #7184	; 0x1c10
   87562:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87566:	88d9      	ldrh	r1, [r3, #6]
					(udd_ctrl_prev_payload_buf_cnt +
   87568:	f241 5086 	movw	r0, #5510	; 0x1586
   8756c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87570:	8802      	ldrh	r2, [r0, #0]
   87572:	1993      	adds	r3, r2, r6
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
			|| (udd_g_ctrlreq.req.wLength <=
   87574:	4299      	cmp	r1, r3
   87576:	dc22      	bgt.n	875be <UOTGHS_Handler+0x3ee>
					(udd_ctrl_prev_payload_buf_cnt +
							udd_ctrl_payload_buf_cnt))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediat calback
		// in case of data receiv generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   87578:	f641 4110 	movw	r1, #7184	; 0x1c10
   8757c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87580:	818e      	strh	r6, [r1, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   87582:	694a      	ldr	r2, [r1, #20]
   87584:	b172      	cbz	r2, 875a4 <UOTGHS_Handler+0x3d4>
			if (!udd_g_ctrlreq.over_under_run()) {
   87586:	4790      	blx	r2
   87588:	b960      	cbnz	r0, 875a4 <UOTGHS_Handler+0x3d4>
				// Stall ZLP
				udd_ctrl_stall_data();
   8758a:	f646 2209 	movw	r2, #27145	; 0x6a09
   8758e:	f2c0 0208 	movt	r2, #8
   87592:	4790      	blx	r2
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
   87594:	f24c 1060 	movw	r0, #49504	; 0xc160
   87598:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8759c:	f04f 0302 	mov.w	r3, #2
   875a0:	6003      	str	r3, [r0, #0]
   875a2:	bd70      	pop	{r4, r5, r6, pc}
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
   875a4:	f24c 1060 	movw	r0, #49504	; 0xc160
   875a8:	f2c4 000a 	movt	r0, #16394	; 0x400a
   875ac:	f04f 0302 	mov.w	r3, #2
   875b0:	6003      	str	r3, [r0, #0]
		udd_ctrl_send_zlp_in();
   875b2:	f646 2129 	movw	r1, #27177	; 0x6a29
   875b6:	f2c0 0108 	movt	r1, #8
   875ba:	4788      	blx	r1
   875bc:	bd70      	pop	{r4, r5, r6, pc}
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   875be:	49ae      	ldr	r1, [pc, #696]	; (87878 <UOTGHS_Handler+0x6a8>)
   875c0:	8988      	ldrh	r0, [r1, #12]
   875c2:	42b0      	cmp	r0, r6
   875c4:	d121      	bne.n	8760a <UOTGHS_Handler+0x43a>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
   875c6:	4aac      	ldr	r2, [pc, #688]	; (87878 <UOTGHS_Handler+0x6a8>)
   875c8:	6953      	ldr	r3, [r2, #20]
   875ca:	b94b      	cbnz	r3, 875e0 <UOTGHS_Handler+0x410>
			// No callback availabled to request a new payload buffer
			udd_ctrl_stall_data();
   875cc:	4aab      	ldr	r2, [pc, #684]	; (8787c <UOTGHS_Handler+0x6ac>)
   875ce:	4790      	blx	r2
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   875d0:	f24c 1060 	movw	r0, #49504	; 0xc160
   875d4:	f2c4 000a 	movt	r0, #16394	; 0x400a
   875d8:	f04f 0302 	mov.w	r3, #2
   875dc:	6003      	str	r3, [r0, #0]
   875de:	bd70      	pop	{r4, r5, r6, pc}
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
   875e0:	4798      	blx	r3
   875e2:	b948      	cbnz	r0, 875f8 <UOTGHS_Handler+0x428>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
   875e4:	48a5      	ldr	r0, [pc, #660]	; (8787c <UOTGHS_Handler+0x6ac>)
   875e6:	4780      	blx	r0
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   875e8:	f24c 1360 	movw	r3, #49504	; 0xc160
   875ec:	f2c4 030a 	movt	r3, #16394	; 0x400a
   875f0:	f04f 0102 	mov.w	r1, #2
   875f4:	6019      	str	r1, [r3, #0]
   875f6:	bd70      	pop	{r4, r5, r6, pc}
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   875f8:	4aa1      	ldr	r2, [pc, #644]	; (87880 <UOTGHS_Handler+0x6b0>)
   875fa:	4ba2      	ldr	r3, [pc, #648]	; (87884 <UOTGHS_Handler+0x6b4>)
   875fc:	8818      	ldrh	r0, [r3, #0]
   875fe:	8811      	ldrh	r1, [r2, #0]
   87600:	1840      	adds	r0, r0, r1
   87602:	8010      	strh	r0, [r2, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_buf_cnt = 0;
   87604:	f04f 0200 	mov.w	r2, #0
   87608:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
   8760a:	f24c 1360 	movw	r3, #49504	; 0xc160
   8760e:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87612:	f04f 0102 	mov.w	r1, #2
   87616:	6019      	str	r1, [r3, #0]
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
   87618:	f04f 0210 	mov.w	r2, #16
   8761c:	601a      	str	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8761e:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87622:	b672      	cpsid	i
   87624:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   87628:	4b97      	ldr	r3, [pc, #604]	; (87888 <UOTGHS_Handler+0x6b8>)
   8762a:	f04f 0000 	mov.w	r0, #0
   8762e:	7018      	strb	r0, [r3, #0]
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
   87630:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
   87634:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87638:	601a      	str	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8763a:	2900      	cmp	r1, #0
   8763c:	f040 8371 	bne.w	87d22 <UOTGHS_Handler+0xb52>
		cpu_irq_enable();
   87640:	4991      	ldr	r1, [pc, #580]	; (87888 <UOTGHS_Handler+0x6b8>)
   87642:	f04f 0201 	mov.w	r2, #1
   87646:	700a      	strb	r2, [r1, #0]
   87648:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8764c:	b662      	cpsie	i
   8764e:	bd70      	pop	{r4, r5, r6, pc}
		dbg_print("out ");
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
   87650:	f24c 1330 	movw	r3, #49456	; 0xc130
   87654:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87658:	6818      	ldr	r0, [r3, #0]
   8765a:	f010 0f08 	tst.w	r0, #8
   8765e:	d01f      	beq.n	876a0 <UOTGHS_Handler+0x4d0>
		dbg_print("nako ");
		// Overflow on OUT packet
		udd_ack_nak_out(0);
   87660:	f24c 1060 	movw	r0, #49504	; 0xc160
   87664:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87668:	f04f 0108 	mov.w	r1, #8
   8766c:	6001      	str	r1, [r0, #0]
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
   8766e:	f24c 1230 	movw	r2, #49456	; 0xc130
   87672:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87676:	6813      	ldr	r3, [r2, #0]
   87678:	f013 0f01 	tst.w	r3, #1
   8767c:	f040 8351 	bne.w	87d22 <UOTGHS_Handler+0xb52>
		return; // Overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   87680:	f241 6004 	movw	r0, #5636	; 0x1604
   87684:	f2c2 0007 	movt	r0, #8199	; 0x2007
   87688:	7801      	ldrb	r1, [r0, #0]
   8768a:	2903      	cmp	r1, #3
   8768c:	f040 8349 	bne.w	87d22 <UOTGHS_Handler+0xb52>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
   87690:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
   87694:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87698:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   8769c:	601a      	str	r2, [r3, #0]
   8769e:	bd70      	pop	{r4, r5, r6, pc}
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
   876a0:	f24c 1130 	movw	r1, #49456	; 0xc130
   876a4:	f2c4 010a 	movt	r1, #16394	; 0x400a
   876a8:	680a      	ldr	r2, [r1, #0]
   876aa:	f012 0f10 	tst.w	r2, #16
   876ae:	f000 823f 	beq.w	87b30 <UOTGHS_Handler+0x960>
		dbg_print("naki ");
		// Underflow on IN packet
		udd_ack_nak_in(0);
   876b2:	f24c 1360 	movw	r3, #49504	; 0xc160
   876b6:	f2c4 030a 	movt	r3, #16394	; 0x400a
   876ba:	f04f 0010 	mov.w	r0, #16
   876be:	6018      	str	r0, [r3, #0]
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
   876c0:	f24c 1130 	movw	r1, #49456	; 0xc130
   876c4:	f2c4 010a 	movt	r1, #16394	; 0x400a
   876c8:	680a      	ldr	r2, [r1, #0]
   876ca:	f012 0f02 	tst.w	r2, #2
   876ce:	f040 8328 	bne.w	87d22 <UOTGHS_Handler+0xb52>
		return; // Underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   876d2:	f241 6304 	movw	r3, #5636	; 0x1604
   876d6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   876da:	7818      	ldrb	r0, [r3, #0]
   876dc:	2801      	cmp	r0, #1
   876de:	d105      	bne.n	876ec <UOTGHS_Handler+0x51c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
   876e0:	f646 2329 	movw	r3, #27177	; 0x6a29
   876e4:	f2c0 0308 	movt	r3, #8
   876e8:	4798      	blx	r3
   876ea:	bd70      	pop	{r4, r5, r6, pc}
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   876ec:	2804      	cmp	r0, #4
   876ee:	f040 8318 	bne.w	87d22 <UOTGHS_Handler+0xb52>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
   876f2:	f24c 11f0 	movw	r1, #49648	; 0xc1f0
   876f6:	f2c4 010a 	movt	r1, #16394	; 0x400a
   876fa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   876fe:	600a      	str	r2, [r1, #0]
   87700:	bd70      	pop	{r4, r5, r6, pc}
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   87702:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87706:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8770a:	685a      	ldr	r2, [r3, #4]
   8770c:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
   87710:	d03c      	beq.n	8778c <UOTGHS_Handler+0x5bc>
   87712:	f04f 0005 	mov.w	r0, #5
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87716:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   8771a:	495c      	ldr	r1, [pc, #368]	; (8788c <UOTGHS_Handler+0x6bc>)
   8771c:	e019      	b.n	87752 <UOTGHS_Handler+0x582>

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   8771e:	f04f 0001 	mov.w	r0, #1
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87722:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   87726:	f241 518c 	movw	r1, #5516	; 0x158c
   8772a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8772e:	e010      	b.n	87752 <UOTGHS_Handler+0x582>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   87730:	f04f 0002 	mov.w	r0, #2
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87734:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   87738:	4955      	ldr	r1, [pc, #340]	; (87890 <UOTGHS_Handler+0x6c0>)
   8773a:	e00a      	b.n	87752 <UOTGHS_Handler+0x582>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   8773c:	f04f 0003 	mov.w	r0, #3
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87740:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   87744:	4953      	ldr	r1, [pc, #332]	; (87894 <UOTGHS_Handler+0x6c4>)
   87746:	e004      	b.n	87752 <UOTGHS_Handler+0x582>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   87748:	f04f 0004 	mov.w	r0, #4
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   8774c:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   87750:	4951      	ldr	r1, [pc, #324]	; (87898 <UOTGHS_Handler+0x6c8>)
#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			if (udd_endpoint_dma_get_status(ep)
   87752:	f44f 4243 	mov.w	r2, #49920	; 0xc300
   87756:	f2c4 020a 	movt	r2, #16394	; 0x400a
   8775a:	eb02 1300 	add.w	r3, r2, r0, lsl #4
   8775e:	68da      	ldr	r2, [r3, #12]
   87760:	f012 0f01 	tst.w	r2, #1
   87764:	f040 82dd 	bne.w	87d22 <UOTGHS_Handler+0xb52>
					& UOTGHS_DEVDMASTATUS_CHANN_ENB) {
				return true; // Ignore EOT_STA interrupt
			}
			dbg_print("dma%x: ", ep);
			udd_disable_endpoint_dma_interrupt(ep);
   87768:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   8776c:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87770:	6154      	str	r4, [r2, #20]
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   87772:	68db      	ldr	r3, [r3, #12]
					UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk)
					>> UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos;
			if (nb_remaining) {
   87774:	0c1b      	lsrs	r3, r3, #16
   87776:	d003      	beq.n	87780 <UOTGHS_Handler+0x5b0>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->buf_cnt -= nb_remaining;
   87778:	68ca      	ldr	r2, [r1, #12]
   8777a:	1ad3      	subs	r3, r2, r3
   8777c:	60cb      	str	r3, [r1, #12]
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->buf_cnt;
   8777e:	608b      	str	r3, [r1, #8]
			}
			udd_ep_trans_done(ep);
   87780:	f646 5151 	movw	r1, #27985	; 0x6d51
   87784:	f2c0 0108 	movt	r1, #8
   87788:	4788      	blx	r1
   8778a:	bd70      	pop	{r4, r5, r6, pc}
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8778c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87790:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87794:	6901      	ldr	r1, [r0, #16]
   87796:	f411 3f00 	tst.w	r1, #131072	; 0x20000
   8779a:	f000 80a9 	beq.w	878f0 <UOTGHS_Handler+0x720>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8779e:	f24c 13d4 	movw	r3, #49620	; 0xc1d4
   877a2:	f2c4 030a 	movt	r3, #16394	; 0x400a
   877a6:	681a      	ldr	r2, [r3, #0]
   877a8:	f012 0f01 	tst.w	r2, #1
   877ac:	d03b      	beq.n	87826 <UOTGHS_Handler+0x656>
					&& Is_udd_in_send(ep)) {
   877ae:	f24c 1044 	movw	r0, #49476	; 0xc144
   877b2:	f2c4 000a 	movt	r0, #16394	; 0x400a
   877b6:	6801      	ldr	r1, [r0, #0]
   877b8:	f011 0f01 	tst.w	r1, #1
   877bc:	d033      	beq.n	87826 <UOTGHS_Handler+0x656>
   877be:	f04f 0205 	mov.w	r2, #5
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   877c2:	f04f 0314 	mov.w	r3, #20
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   877c6:	4831      	ldr	r0, [pc, #196]	; (8788c <UOTGHS_Handler+0x6bc>)
   877c8:	e016      	b.n	877f8 <UOTGHS_Handler+0x628>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   877ca:	f04f 0201 	mov.w	r2, #1
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   877ce:	f04f 0304 	mov.w	r3, #4
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   877d2:	4832      	ldr	r0, [pc, #200]	; (8789c <UOTGHS_Handler+0x6cc>)
   877d4:	e010      	b.n	877f8 <UOTGHS_Handler+0x628>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   877d6:	f04f 0202 	mov.w	r2, #2
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   877da:	f04f 0308 	mov.w	r3, #8
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   877de:	482c      	ldr	r0, [pc, #176]	; (87890 <UOTGHS_Handler+0x6c0>)
   877e0:	e00a      	b.n	877f8 <UOTGHS_Handler+0x628>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   877e2:	f04f 0203 	mov.w	r2, #3
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   877e6:	f04f 030c 	mov.w	r3, #12
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   877ea:	482a      	ldr	r0, [pc, #168]	; (87894 <UOTGHS_Handler+0x6c4>)
   877ec:	e004      	b.n	877f8 <UOTGHS_Handler+0x628>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   877ee:	f04f 0204 	mov.w	r2, #4
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   877f2:	f04f 0310 	mov.w	r3, #16
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   877f6:	4828      	ldr	r0, [pc, #160]	; (87898 <UOTGHS_Handler+0x6c8>)
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
				dbg_print("I ");
				udd_disable_in_send_interrupt(ep);
   877f8:	f24c 2120 	movw	r1, #49696	; 0xc220
   877fc:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87800:	f04f 0501 	mov.w	r5, #1
   87804:	505d      	str	r5, [r3, r1]
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
   87806:	f24c 1460 	movw	r4, #49504	; 0xc160
   8780a:	f2c4 040a 	movt	r4, #16394	; 0x400a
   8780e:	511d      	str	r5, [r3, r4]
				udd_ack_fifocon(ep);
   87810:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   87814:	505c      	str	r4, [r3, r1]
				udd_ep_finish_job(ptr_job, false, ep);
   87816:	f04f 0100 	mov.w	r1, #0
   8781a:	f646 43ed 	movw	r3, #27885	; 0x6ced
   8781e:	f2c0 0308 	movt	r3, #8
   87822:	4798      	blx	r3
   87824:	bd70      	pop	{r4, r5, r6, pc}
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   87826:	f24c 13d4 	movw	r3, #49620	; 0xc1d4
   8782a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8782e:	681a      	ldr	r2, [r3, #0]
   87830:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   87834:	d05c      	beq.n	878f0 <UOTGHS_Handler+0x720>
					&& (0 == udd_nb_busy_bank(ep))) {
   87836:	f24c 1044 	movw	r0, #49476	; 0xc144
   8783a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8783e:	6801      	ldr	r1, [r0, #0]
   87840:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   87844:	d154      	bne.n	878f0 <UOTGHS_Handler+0x720>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   87846:	f04f 0314 	mov.w	r3, #20
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8784a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   8784e:	4a0f      	ldr	r2, [pc, #60]	; (8788c <UOTGHS_Handler+0x6bc>)
   87850:	e02b      	b.n	878aa <UOTGHS_Handler+0x6da>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   87852:	f04f 0304 	mov.w	r3, #4
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   87856:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   8785a:	4a10      	ldr	r2, [pc, #64]	; (8789c <UOTGHS_Handler+0x6cc>)
   8785c:	e025      	b.n	878aa <UOTGHS_Handler+0x6da>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8785e:	f04f 0308 	mov.w	r3, #8
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   87862:	f44f 4180 	mov.w	r1, #16384	; 0x4000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   87866:	4a0a      	ldr	r2, [pc, #40]	; (87890 <UOTGHS_Handler+0x6c0>)
   87868:	e01f      	b.n	878aa <UOTGHS_Handler+0x6da>
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   8786a:	f04f 030c 	mov.w	r3, #12
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8786e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   87872:	4a08      	ldr	r2, [pc, #32]	; (87894 <UOTGHS_Handler+0x6c4>)
   87874:	e019      	b.n	878aa <UOTGHS_Handler+0x6da>
   87876:	bf00      	nop
   87878:	20071c10 	.word	0x20071c10
   8787c:	00086a09 	.word	0x00086a09
   87880:	20071586 	.word	0x20071586
   87884:	20071606 	.word	0x20071606
   87888:	20070290 	.word	0x20070290
   8788c:	200715ec 	.word	0x200715ec
   87890:	200715a4 	.word	0x200715a4
   87894:	200715bc 	.word	0x200715bc
   87898:	200715d4 	.word	0x200715d4
   8789c:	2007158c 	.word	0x2007158c
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   878a0:	f04f 0310 	mov.w	r3, #16
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   878a4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   878a8:	4abf      	ldr	r2, [pc, #764]	; (87ba8 <UOTGHS_Handler+0x9d8>)
			}
			if (Is_udd_bank_interrupt_enabled(ep)
					&& (0 == udd_nb_busy_bank(ep))) {
				dbg_print("EoT ");
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   878aa:	f24c 2020 	movw	r0, #49696	; 0xc220
   878ae:	f2c4 000a 	movt	r0, #16394	; 0x400a
   878b2:	f44f 5480 	mov.w	r4, #4096	; 0x1000
   878b6:	501c      	str	r4, [r3, r0]
				udd_disable_endpoint_interrupt(ep);
   878b8:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   878bc:	f2c4 000a 	movt	r0, #16394	; 0x400a
   878c0:	6141      	str	r1, [r0, #20]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during backgound transfer
				ptr_job->stall_requested = false;
   878c2:	7d11      	ldrb	r1, [r2, #20]
   878c4:	f36f 0182 	bfc	r1, #2, #1
   878c8:	7511      	strb	r1, [r2, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   878ca:	f44f 4241 	mov.w	r2, #49408	; 0xc100
   878ce:	f2c4 020a 	movt	r2, #16394	; 0x400a
   878d2:	5898      	ldr	r0, [r3, r2]
   878d4:	f420 7100 	bic.w	r1, r0, #512	; 0x200
   878d8:	5099      	str	r1, [r3, r2]
				udd_enable_stall_handshake(ep);
   878da:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   878de:	f2c4 020a 	movt	r2, #16394	; 0x400a
   878e2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
   878e6:	5098      	str	r0, [r3, r2]
				udd_reset_data_toggle(ep);
   878e8:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   878ec:	5099      	str	r1, [r3, r2]
   878ee:	bd70      	pop	{r4, r5, r6, pc}
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
   878f0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   878f4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   878f8:	685a      	ldr	r2, [r3, #4]
   878fa:	f012 0f08 	tst.w	r2, #8
   878fe:	d07a      	beq.n	879f6 <UOTGHS_Handler+0x826>
		udd_ack_reset();
   87900:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   87904:	f2c4 040a 	movt	r4, #16394	; 0x400a
   87908:	f04f 0508 	mov.w	r5, #8
   8790c:	60a5      	str	r5, [r4, #8]
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   8790e:	f241 568c 	movw	r6, #5516	; 0x158c
   87912:	f2c2 0607 	movt	r6, #8199	; 0x2007
   87916:	4630      	mov	r0, r6
   87918:	f04f 0101 	mov.w	r1, #1
   8791c:	460a      	mov	r2, r1
   8791e:	f646 45ed 	movw	r5, #27885	; 0x6ced
   87922:	f2c0 0508 	movt	r5, #8
   87926:	47a8      	blx	r5
   87928:	f106 0018 	add.w	r0, r6, #24
   8792c:	f04f 0101 	mov.w	r1, #1
   87930:	f04f 0202 	mov.w	r2, #2
   87934:	47a8      	blx	r5
   87936:	f106 0030 	add.w	r0, r6, #48	; 0x30
   8793a:	f04f 0101 	mov.w	r1, #1
   8793e:	f04f 0203 	mov.w	r2, #3
   87942:	47a8      	blx	r5
   87944:	f106 0048 	add.w	r0, r6, #72	; 0x48
   87948:	f04f 0101 	mov.w	r1, #1
   8794c:	f04f 0204 	mov.w	r2, #4
   87950:	47a8      	blx	r5
   87952:	f106 0060 	add.w	r0, r6, #96	; 0x60
   87956:	f04f 0101 	mov.w	r1, #1
   8795a:	f04f 0205 	mov.w	r2, #5
   8795e:	47a8      	blx	r5
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
   87960:	f645 3355 	movw	r3, #23381	; 0x5b55
   87964:	f2c0 0308 	movt	r3, #8
   87968:	4798      	blx	r3
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
   8796a:	6822      	ldr	r2, [r4, #0]
   8796c:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   87970:	6021      	str	r1, [r4, #0]
	udd_enable_address();
   87972:	6820      	ldr	r0, [r4, #0]
   87974:	f040 0380 	orr.w	r3, r0, #128	; 0x80
   87978:	6023      	str	r3, [r4, #0]

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
   8797a:	f44f 4141 	mov.w	r1, #49408	; 0xc100
   8797e:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87982:	680a      	ldr	r2, [r1, #0]
   87984:	f422 50cb 	bic.w	r0, r2, #6496	; 0x1960
   87988:	f020 031c 	bic.w	r3, r0, #28
   8798c:	f043 0230 	orr.w	r2, r3, #48	; 0x30
   87990:	600a      	str	r2, [r1, #0]
		USB_EP_TYPE_CONTROL,
		0,
		USB_DEVICE_EP_CTRL_SIZE,
		UOTGHS_DEVEPTCFG_EPBK_1_BANK);

	udd_allocate_memory(0);
   87992:	6808      	ldr	r0, [r1, #0]
   87994:	f040 0302 	orr.w	r3, r0, #2
   87998:	600b      	str	r3, [r1, #0]
	udd_enable_endpoint(0);
   8799a:	69e1      	ldr	r1, [r4, #28]
   8799c:	f041 0201 	orr.w	r2, r1, #1
   879a0:	61e2      	str	r2, [r4, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   879a2:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   879a6:	b672      	cpsid	i
   879a8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   879ac:	f240 2390 	movw	r3, #656	; 0x290
   879b0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   879b4:	f04f 0100 	mov.w	r1, #0
   879b8:	7019      	strb	r1, [r3, #0]
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
   879ba:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   879be:	f2c4 020a 	movt	r2, #16394	; 0x400a
   879c2:	f04f 0304 	mov.w	r3, #4
   879c6:	6013      	str	r3, [r2, #0]
	udd_enable_out_received_interrupt(0);
   879c8:	f04f 0102 	mov.w	r1, #2
   879cc:	6011      	str	r1, [r2, #0]
	udd_enable_endpoint_interrupt(0);
   879ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   879d2:	61a2      	str	r2, [r4, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   879d4:	b948      	cbnz	r0, 879ea <UOTGHS_Handler+0x81a>
		cpu_irq_enable();
   879d6:	f240 2090 	movw	r0, #656	; 0x290
   879da:	f2c2 0007 	movt	r0, #8199	; 0x2007
   879de:	f04f 0301 	mov.w	r3, #1
   879e2:	7003      	strb	r3, [r0, #0]
   879e4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   879e8:	b662      	cpsie	i
		// Reset USB Device Stack Core
		udc_reset();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
   879ea:	f646 11a5 	movw	r1, #27045	; 0x69a5
   879ee:	f2c0 0108 	movt	r1, #8
   879f2:	4788      	blx	r1
		goto udd_interrupt_end;
   879f4:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   879f6:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   879fa:	f2c4 000a 	movt	r0, #16394	; 0x400a
   879fe:	6901      	ldr	r1, [r0, #16]
   87a00:	f011 0f01 	tst.w	r1, #1
   87a04:	d02a      	beq.n	87a5c <UOTGHS_Handler+0x88c>
   87a06:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87a0a:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87a0e:	685a      	ldr	r2, [r3, #4]
   87a10:	f012 0f01 	tst.w	r2, #1
   87a14:	d022      	beq.n	87a5c <UOTGHS_Handler+0x88c>
		otg_unfreeze_clock();
   87a16:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   87a1a:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87a1e:	f8d1 0800 	ldr.w	r0, [r1, #2048]	; 0x800
   87a22:	f420 4380 	bic.w	r3, r0, #16384	; 0x4000
   87a26:	f8c1 3800 	str.w	r3, [r1, #2048]	; 0x800
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
   87a2a:	f04f 0201 	mov.w	r2, #1
   87a2e:	614a      	str	r2, [r1, #20]
		udd_enable_wake_up_interrupt();
   87a30:	f04f 0010 	mov.w	r0, #16
   87a34:	6188      	str	r0, [r1, #24]
		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
   87a36:	f8d1 3800 	ldr.w	r3, [r1, #2048]	; 0x800
   87a3a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
   87a3e:	f8c1 2800 	str.w	r2, [r1, #2048]	; 0x800
		udd_sleep_mode(false);  // Enter in SUSPEND mode
   87a42:	f04f 0000 	mov.w	r0, #0
   87a46:	f646 01f9 	movw	r1, #26873	; 0x68f9
   87a4a:	f2c0 0108 	movt	r1, #8
   87a4e:	4788      	blx	r1
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
   87a50:	f643 405d 	movw	r0, #15453	; 0x3c5d
   87a54:	f2c0 0008 	movt	r0, #8
   87a58:	4780      	blx	r0
#endif
		goto udd_interrupt_end;
   87a5a:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
   87a5c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87a60:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87a64:	6901      	ldr	r1, [r0, #16]
   87a66:	f011 0f10 	tst.w	r1, #16
   87a6a:	d034      	beq.n	87ad6 <UOTGHS_Handler+0x906>
   87a6c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87a70:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87a74:	685a      	ldr	r2, [r3, #4]
   87a76:	f012 0f10 	tst.w	r2, #16
   87a7a:	d02c      	beq.n	87ad6 <UOTGHS_Handler+0x906>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
   87a7c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   87a80:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87a84:	f8d1 2800 	ldr.w	r2, [r1, #2048]	; 0x800
   87a88:	f422 4080 	bic.w	r0, r2, #16384	; 0x4000
   87a8c:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
		// Check USB clock ready after suspend and eventually sleep USB clock
		while (!Is_otg_clock_usable()) {
   87a90:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87a94:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87a98:	e003      	b.n	87aa2 <UOTGHS_Handler+0x8d2>
			if (Is_udd_suspend()) {
   87a9a:	685a      	ldr	r2, [r3, #4]
   87a9c:	f012 0f01 	tst.w	r2, #1
   87aa0:	d104      	bne.n	87aac <UOTGHS_Handler+0x8dc>

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
		// Check USB clock ready after suspend and eventually sleep USB clock
		while (!Is_otg_clock_usable()) {
   87aa2:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
   87aa6:	f411 4f80 	tst.w	r1, #16384	; 0x4000
   87aaa:	d0f6      	beq.n	87a9a <UOTGHS_Handler+0x8ca>
			if (Is_udd_suspend()) {
				break; // In case of USB state change in HS
			}
		};
		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
   87aac:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   87ab0:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87ab4:	f04f 0010 	mov.w	r0, #16
   87ab8:	6148      	str	r0, [r1, #20]
		udd_enable_suspend_interrupt();
   87aba:	f04f 0001 	mov.w	r0, #1
   87abe:	6188      	str	r0, [r1, #24]
		udd_sleep_mode(true); // Enter in IDLE mode
   87ac0:	f646 03f9 	movw	r3, #26873	; 0x68f9
   87ac4:	f2c0 0308 	movt	r3, #8
   87ac8:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
   87aca:	f643 4261 	movw	r2, #15457	; 0x3c61
   87ace:	f2c0 0208 	movt	r2, #8
   87ad2:	4790      	blx	r2
#endif
		goto udd_interrupt_end;
   87ad4:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (Is_otg_vbus_transition()) {
   87ad6:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87ada:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87ade:	f8d0 1804 	ldr.w	r1, [r0, #2052]	; 0x804
   87ae2:	f011 0f02 	tst.w	r1, #2
   87ae6:	f000 811c 	beq.w	87d22 <UOTGHS_Handler+0xb52>
		dbg_print("VBus ");
		// Ack Vbus transition and send status to high level
		otg_unfreeze_clock();
   87aea:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87aee:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87af2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   87af6:	f422 4080 	bic.w	r0, r2, #16384	; 0x4000
   87afa:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
		otg_ack_vbus_transition();
   87afe:	f04f 0102 	mov.w	r1, #2
   87b02:	f8c3 1808 	str.w	r1, [r3, #2056]	; 0x808
		otg_freeze_clock();
   87b06:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   87b0a:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   87b0e:	f8c3 0800 	str.w	r0, [r3, #2048]	; 0x800
#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
		if (Is_otg_vbus_high()) {
   87b12:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
   87b16:	f413 6f00 	tst.w	r3, #2048	; 0x800
			udd_attach();
   87b1a:	bf19      	ittee	ne
   87b1c:	f247 03ed 	movwne	r3, #28909	; 0x70ed
   87b20:	f2c0 0308 	movtne	r3, #8
		} else {
			udd_detach();
   87b24:	f247 1395 	movweq	r3, #29077	; 0x7195
   87b28:	f2c0 0308 	movteq	r3, #8
   87b2c:	4798      	blx	r3
   87b2e:	bd70      	pop	{r4, r5, r6, pc}
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87b30:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87b34:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b38:	6901      	ldr	r1, [r0, #16]
   87b3a:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
   87b3e:	d008      	beq.n	87b52 <UOTGHS_Handler+0x982>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   87b40:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87b44:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87b48:	685a      	ldr	r2, [r3, #4]
   87b4a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
   87b4e:	f47f ade6 	bne.w	8771e <UOTGHS_Handler+0x54e>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   87b52:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87b56:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b5a:	6901      	ldr	r1, [r0, #16]
   87b5c:	f411 5f00 	tst.w	r1, #8192	; 0x2000
   87b60:	d024      	beq.n	87bac <UOTGHS_Handler+0x9dc>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   87b62:	f24c 13c4 	movw	r3, #49604	; 0xc1c4
   87b66:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87b6a:	681a      	ldr	r2, [r3, #0]
   87b6c:	f012 0f01 	tst.w	r2, #1
   87b70:	d110      	bne.n	87b94 <UOTGHS_Handler+0x9c4>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   87b72:	f24c 13c4 	movw	r3, #49604	; 0xc1c4
   87b76:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87b7a:	681a      	ldr	r2, [r3, #0]
   87b7c:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   87b80:	d014      	beq.n	87bac <UOTGHS_Handler+0x9dc>
					&& (0 == udd_nb_busy_bank(ep))) {
   87b82:	f24c 1034 	movw	r0, #49460	; 0xc134
   87b86:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b8a:	6801      	ldr	r1, [r0, #0]
   87b8c:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   87b90:	d10c      	bne.n	87bac <UOTGHS_Handler+0x9dc>
   87b92:	e65e      	b.n	87852 <UOTGHS_Handler+0x682>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   87b94:	f24c 1034 	movw	r0, #49460	; 0xc134
   87b98:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87b9c:	6801      	ldr	r1, [r0, #0]
   87b9e:	f011 0f01 	tst.w	r1, #1
   87ba2:	d0e6      	beq.n	87b72 <UOTGHS_Handler+0x9a2>
   87ba4:	e611      	b.n	877ca <UOTGHS_Handler+0x5fa>
   87ba6:	bf00      	nop
   87ba8:	200715d4 	.word	0x200715d4
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87bac:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87bb0:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87bb4:	691a      	ldr	r2, [r3, #16]
   87bb6:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
   87bba:	d008      	beq.n	87bce <UOTGHS_Handler+0x9fe>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   87bbc:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87bc0:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87bc4:	6841      	ldr	r1, [r0, #4]
   87bc6:	f011 6f80 	tst.w	r1, #67108864	; 0x4000000
   87bca:	f47f adb1 	bne.w	87730 <UOTGHS_Handler+0x560>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   87bce:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87bd2:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87bd6:	691a      	ldr	r2, [r3, #16]
   87bd8:	f412 4f80 	tst.w	r2, #16384	; 0x4000
   87bdc:	d021      	beq.n	87c22 <UOTGHS_Handler+0xa52>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   87bde:	f24c 10c8 	movw	r0, #49608	; 0xc1c8
   87be2:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87be6:	6801      	ldr	r1, [r0, #0]
   87be8:	f011 0f01 	tst.w	r1, #1
   87bec:	d110      	bne.n	87c10 <UOTGHS_Handler+0xa40>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   87bee:	f24c 10c8 	movw	r0, #49608	; 0xc1c8
   87bf2:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87bf6:	6801      	ldr	r1, [r0, #0]
   87bf8:	f411 5f80 	tst.w	r1, #4096	; 0x1000
   87bfc:	d011      	beq.n	87c22 <UOTGHS_Handler+0xa52>
					&& (0 == udd_nb_busy_bank(ep))) {
   87bfe:	f24c 1338 	movw	r3, #49464	; 0xc138
   87c02:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87c06:	681a      	ldr	r2, [r3, #0]
   87c08:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   87c0c:	d109      	bne.n	87c22 <UOTGHS_Handler+0xa52>
   87c0e:	e626      	b.n	8785e <UOTGHS_Handler+0x68e>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   87c10:	f24c 1338 	movw	r3, #49464	; 0xc138
   87c14:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87c18:	681a      	ldr	r2, [r3, #0]
   87c1a:	f012 0f01 	tst.w	r2, #1
   87c1e:	d0e6      	beq.n	87bee <UOTGHS_Handler+0xa1e>
   87c20:	e5d9      	b.n	877d6 <UOTGHS_Handler+0x606>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87c22:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87c26:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87c2a:	6901      	ldr	r1, [r0, #16]
   87c2c:	f011 6f00 	tst.w	r1, #134217728	; 0x8000000
   87c30:	d008      	beq.n	87c44 <UOTGHS_Handler+0xa74>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   87c32:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87c36:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87c3a:	685a      	ldr	r2, [r3, #4]
   87c3c:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
   87c40:	f47f ad7c 	bne.w	8773c <UOTGHS_Handler+0x56c>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   87c44:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87c48:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87c4c:	6901      	ldr	r1, [r0, #16]
   87c4e:	f411 4f00 	tst.w	r1, #32768	; 0x8000
   87c52:	d021      	beq.n	87c98 <UOTGHS_Handler+0xac8>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   87c54:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
   87c58:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87c5c:	681a      	ldr	r2, [r3, #0]
   87c5e:	f012 0f01 	tst.w	r2, #1
   87c62:	d110      	bne.n	87c86 <UOTGHS_Handler+0xab6>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   87c64:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
   87c68:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87c6c:	681a      	ldr	r2, [r3, #0]
   87c6e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   87c72:	d011      	beq.n	87c98 <UOTGHS_Handler+0xac8>
					&& (0 == udd_nb_busy_bank(ep))) {
   87c74:	f24c 103c 	movw	r0, #49468	; 0xc13c
   87c78:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87c7c:	6801      	ldr	r1, [r0, #0]
   87c7e:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   87c82:	d109      	bne.n	87c98 <UOTGHS_Handler+0xac8>
   87c84:	e5f1      	b.n	8786a <UOTGHS_Handler+0x69a>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   87c86:	f24c 103c 	movw	r0, #49468	; 0xc13c
   87c8a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87c8e:	6801      	ldr	r1, [r0, #0]
   87c90:	f011 0f01 	tst.w	r1, #1
   87c94:	d0e6      	beq.n	87c64 <UOTGHS_Handler+0xa94>
   87c96:	e5a4      	b.n	877e2 <UOTGHS_Handler+0x612>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87c98:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87c9c:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87ca0:	691a      	ldr	r2, [r3, #16]
   87ca2:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
   87ca6:	d008      	beq.n	87cba <UOTGHS_Handler+0xaea>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   87ca8:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87cac:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87cb0:	6841      	ldr	r1, [r0, #4]
   87cb2:	f011 5f80 	tst.w	r1, #268435456	; 0x10000000
   87cb6:	f47f ad47 	bne.w	87748 <UOTGHS_Handler+0x578>
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   87cba:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87cbe:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87cc2:	691a      	ldr	r2, [r3, #16]
   87cc4:	f412 3f80 	tst.w	r2, #65536	; 0x10000
   87cc8:	d021      	beq.n	87d0e <UOTGHS_Handler+0xb3e>
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   87cca:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
   87cce:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87cd2:	6801      	ldr	r1, [r0, #0]
   87cd4:	f011 0f01 	tst.w	r1, #1
   87cd8:	d110      	bne.n	87cfc <UOTGHS_Handler+0xb2c>
				udd_ack_in_send(ep);
				udd_ack_fifocon(ep);
				udd_ep_finish_job(ptr_job, false, ep);
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   87cda:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
   87cde:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87ce2:	6801      	ldr	r1, [r0, #0]
   87ce4:	f411 5f80 	tst.w	r1, #4096	; 0x1000
   87ce8:	d011      	beq.n	87d0e <UOTGHS_Handler+0xb3e>
					&& (0 == udd_nb_busy_bank(ep))) {
   87cea:	f24c 1340 	movw	r3, #49472	; 0xc140
   87cee:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87cf2:	681a      	ldr	r2, [r3, #0]
   87cf4:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   87cf8:	d109      	bne.n	87d0e <UOTGHS_Handler+0xb3e>
   87cfa:	e5d1      	b.n	878a0 <UOTGHS_Handler+0x6d0>
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
					&& Is_udd_in_send(ep)) {
   87cfc:	f24c 1340 	movw	r3, #49472	; 0xc140
   87d00:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87d04:	681a      	ldr	r2, [r3, #0]
   87d06:	f012 0f01 	tst.w	r2, #1
   87d0a:	d0e6      	beq.n	87cda <UOTGHS_Handler+0xb0a>
   87d0c:	e56f      	b.n	877ee <UOTGHS_Handler+0x61e>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   87d0e:	f44f 4040 	mov.w	r0, #49152	; 0xc000
   87d12:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87d16:	6901      	ldr	r1, [r0, #16]
   87d18:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
   87d1c:	f47f acf1 	bne.w	87702 <UOTGHS_Handler+0x532>
   87d20:	e534      	b.n	8778c <UOTGHS_Handler+0x5bc>
   87d22:	bd70      	pop	{r4, r5, r6, pc}
   87d24:	b249      	sxtb	r1, r1
   87d26:	2900      	cmp	r1, #0
   87d28:	f43f ac01 	beq.w	8752e <UOTGHS_Handler+0x35e>
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
   87d2c:	f813 0b01 	ldrb.w	r0, [r3], #1
   87d30:	f802 0b01 	strb.w	r0, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   87d34:	b2d9      	uxtb	r1, r3
   87d36:	42a1      	cmp	r1, r4
   87d38:	f4ff abf9 	bcc.w	8752e <UOTGHS_Handler+0x35e>
   87d3c:	e406      	b.n	8754c <UOTGHS_Handler+0x37c>
   87d3e:	bf00      	nop

00087d40 <udd_is_high_speed>:


bool udd_is_high_speed(void)
{
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
   87d40:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87d44:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87d48:	f8d3 0804 	ldr.w	r0, [r3, #2052]	; 0x804
#else
	return false;
#endif
}
   87d4c:	f410 5040 	ands.w	r0, r0, #12288	; 0x3000
   87d50:	bf18      	it	ne
   87d52:	2001      	movne	r0, #1
   87d54:	4770      	bx	lr
   87d56:	bf00      	nop

00087d58 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
   87d58:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87d5c:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87d60:	681a      	ldr	r2, [r3, #0]
   87d62:	f022 0180 	bic.w	r1, r2, #128	; 0x80
   87d66:	6019      	str	r1, [r3, #0]
	udd_configure_address(address);
   87d68:	681a      	ldr	r2, [r3, #0]
   87d6a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   87d6e:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   87d72:	ea40 0201 	orr.w	r2, r0, r1
   87d76:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   87d78:	6818      	ldr	r0, [r3, #0]
   87d7a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
   87d7e:	6019      	str	r1, [r3, #0]
   87d80:	4770      	bx	lr
   87d82:	bf00      	nop

00087d84 <udd_getaddress>:
}


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
   87d84:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87d88:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87d8c:	6818      	ldr	r0, [r3, #0]
}
   87d8e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   87d92:	4770      	bx	lr

00087d94 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
   87d94:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87d98:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87d9c:	6a18      	ldr	r0, [r3, #32]
}
   87d9e:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   87da2:	4770      	bx	lr

00087da4 <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
   87da4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87da8:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87dac:	6a18      	ldr	r0, [r3, #32]
}
   87dae:	ea4f 4180 	mov.w	r1, r0, lsl #18
   87db2:	ea4f 4091 	mov.w	r0, r1, lsr #18
   87db6:	4770      	bx	lr

00087db8 <udd_set_setup_payload>:
}


void udd_set_setup_payload(uint8_t *payload, uint16_t payload_size)
{
	udd_g_ctrlreq.payload = payload;
   87db8:	f641 4310 	movw	r3, #7184	; 0x1c10
   87dbc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87dc0:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   87dc2:	8199      	strh	r1, [r3, #12]
   87dc4:	4770      	bx	lr
   87dc6:	bf00      	nop

00087dc8 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
   87dc8:	b510      	push	{r4, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   87dca:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   87dce:	2c05      	cmp	r4, #5
   87dd0:	d82a      	bhi.n	87e28 <udd_ep_free+0x60>
		return;
	}
	udd_disable_endpoint(ep_index);
   87dd2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   87dd6:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87dda:	69d9      	ldr	r1, [r3, #28]
   87ddc:	f04f 0201 	mov.w	r2, #1
   87de0:	fa02 f204 	lsl.w	r2, r2, r4
   87de4:	ea21 0102 	bic.w	r1, r1, r2
   87de8:	61d9      	str	r1, [r3, #28]
	udd_unallocate_memory(ep_index);
   87dea:	f44f 4341 	mov.w	r3, #49408	; 0xc100
   87dee:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87df2:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
   87df6:	f022 0102 	bic.w	r1, r2, #2
   87dfa:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
	udd_ep_abort_job(ep);
   87dfe:	f646 5325 	movw	r3, #27941	; 0x6d25
   87e02:	f2c0 0308 	movt	r3, #8
   87e06:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   87e08:	f104 34ff 	add.w	r4, r4, #4294967295
   87e0c:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   87e10:	f241 528c 	movw	r2, #5516	; 0x158c
   87e14:	f2c2 0207 	movt	r2, #8199	; 0x2007
   87e18:	eb02 04c0 	add.w	r4, r2, r0, lsl #3
   87e1c:	7d21      	ldrb	r1, [r4, #20]
   87e1e:	f36f 0182 	bfc	r1, #2, #1
   87e22:	7521      	strb	r1, [r4, #20]
   87e24:	f104 0410 	add.w	r4, r4, #16
   87e28:	bd10      	pop	{r4, pc}
   87e2a:	bf00      	nop

00087e2c <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	return Is_udd_endpoint_stall_requested(ep_index);
   87e2c:	f000 000f 	and.w	r0, r0, #15
   87e30:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
   87e34:	f2c4 030a 	movt	r3, #16394	; 0x400a
   87e38:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
}
   87e3c:	f3c1 40c0 	ubfx	r0, r1, #19, #1
   87e40:	4770      	bx	lr
   87e42:	bf00      	nop

00087e44 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
   87e44:	b430      	push	{r4, r5}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   87e46:	f000 030f 	and.w	r3, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;

	if (USB_DEVICE_MAX_EP < ep_index) {
   87e4a:	2b05      	cmp	r3, #5
   87e4c:	d87a      	bhi.n	87f44 <udd_ep_set_halt+0x100>
		return false;
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   87e4e:	f24c 12c0 	movw	r2, #49600	; 0xc1c0
   87e52:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87e56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   87e5a:	f411 2f00 	tst.w	r1, #524288	; 0x80000
   87e5e:	d174      	bne.n	87f4a <udd_ep_set_halt+0x106>


bool udd_ep_set_halt(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   87e60:	f103 34ff 	add.w	r4, r3, #4294967295
   87e64:	eb04 0244 	add.w	r2, r4, r4, lsl #1
   87e68:	f241 518c 	movw	r1, #5516	; 0x158c
   87e6c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87e70:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   87e74:	7d11      	ldrb	r1, [r2, #20]
   87e76:	f001 0404 	and.w	r4, r1, #4
   87e7a:	b2e4      	uxtb	r4, r4
   87e7c:	2c00      	cmp	r4, #0
   87e7e:	d167      	bne.n	87f50 <udd_ep_set_halt+0x10c>
		return true; // Already STALL
	}

	if (ptr_job->busy == true) {
   87e80:	f011 0f01 	tst.w	r1, #1
   87e84:	d167      	bne.n	87f56 <udd_ep_set_halt+0x112>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   87e86:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   87e8a:	f1d5 0501 	rsbs	r5, r5, #1
   87e8e:	bf38      	it	cc
   87e90:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   87e92:	b672      	cpsid	i
   87e94:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   87e98:	f240 2190 	movw	r1, #656	; 0x290
   87e9c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   87ea0:	700c      	strb	r4, [r1, #0]
		return false; // Job on going, stall impossible
	}

	flags = cpu_irq_save();
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   87ea2:	f010 0f80 	tst.w	r0, #128	; 0x80
   87ea6:	d027      	beq.n	87ef8 <udd_ep_set_halt+0xb4>
   87ea8:	f24c 1030 	movw	r0, #49456	; 0xc130
   87eac:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87eb0:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
   87eb4:	f411 5f40 	tst.w	r1, #12288	; 0x3000
   87eb8:	d01e      	beq.n	87ef8 <udd_ep_set_halt+0xb4>
		// Delay the stall after the end of IN transfer on USB line
		ptr_job->stall_requested = true;
   87eba:	7d10      	ldrb	r0, [r2, #20]
   87ebc:	f040 0104 	orr.w	r1, r0, #4
   87ec0:	7511      	strb	r1, [r2, #20]
#ifdef UDD_EP_FIFO_SUPPORTED
		udd_disable_in_send_interrupt(ep_index);
		udd_enable_endpoint_bank_autoswitch(ep_index);
#endif
		udd_enable_bank_interrupt(ep_index);
   87ec2:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
   87ec6:	f2c4 000a 	movt	r0, #16394	; 0x400a
   87eca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   87ece:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		udd_enable_endpoint_interrupt(ep_index);
   87ed2:	fa02 f303 	lsl.w	r3, r2, r3
   87ed6:	f44f 4140 	mov.w	r1, #49152	; 0xc000
   87eda:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87ede:	618b      	str	r3, [r1, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87ee0:	b3e5      	cbz	r5, 87f5c <udd_ep_set_halt+0x118>
		cpu_irq_enable();
   87ee2:	f04f 0001 	mov.w	r0, #1
   87ee6:	f240 2290 	movw	r2, #656	; 0x290
   87eea:	f2c2 0207 	movt	r2, #8199	; 0x2007
   87eee:	7010      	strb	r0, [r2, #0]
   87ef0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   87ef4:	b662      	cpsie	i
   87ef6:	e036      	b.n	87f66 <udd_ep_set_halt+0x122>
		cpu_irq_restore(flags);
		return true;
	}
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
   87ef8:	f44f 4241 	mov.w	r2, #49408	; 0xc100
   87efc:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87f00:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
   87f04:	f420 7100 	bic.w	r1, r0, #512	; 0x200
   87f08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	udd_ack_stall(ep_index);
   87f0c:	f24c 1260 	movw	r2, #49504	; 0xc160
   87f10:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87f14:	f04f 0040 	mov.w	r0, #64	; 0x40
   87f18:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	udd_enable_stall_handshake(ep_index);
   87f1c:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   87f20:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87f24:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   87f28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   87f2c:	b1cd      	cbz	r5, 87f62 <udd_ep_set_halt+0x11e>
		cpu_irq_enable();
   87f2e:	f04f 0001 	mov.w	r0, #1
   87f32:	f240 2390 	movw	r3, #656	; 0x290
   87f36:	f2c2 0307 	movt	r3, #8199	; 0x2007
   87f3a:	7018      	strb	r0, [r3, #0]
   87f3c:	f3bf 8f5f 	dmb	sy
   87f40:	b662      	cpsie	i
   87f42:	e010      	b.n	87f66 <udd_ep_set_halt+0x122>
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;

	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
   87f44:	f04f 0000 	mov.w	r0, #0
   87f48:	e00d      	b.n	87f66 <udd_ep_set_halt+0x122>
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
		return true; // Already STALL
   87f4a:	f04f 0001 	mov.w	r0, #1
   87f4e:	e00a      	b.n	87f66 <udd_ep_set_halt+0x122>
   87f50:	f04f 0001 	mov.w	r0, #1
   87f54:	e007      	b.n	87f66 <udd_ep_set_halt+0x122>
	}

	if (ptr_job->busy == true) {
		return false; // Job on going, stall impossible
   87f56:	f04f 0000 	mov.w	r0, #0
   87f5a:	e004      	b.n	87f66 <udd_ep_set_halt+0x122>
		udd_enable_endpoint_bank_autoswitch(ep_index);
#endif
		udd_enable_bank_interrupt(ep_index);
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
		return true;
   87f5c:	f04f 0001 	mov.w	r0, #1
   87f60:	e001      	b.n	87f66 <udd_ep_set_halt+0x122>
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
	udd_ack_stall(ep_index);
	udd_enable_stall_handshake(ep_index);
	cpu_irq_restore(flags);
	return true;
   87f62:	f04f 0001 	mov.w	r0, #1
}
   87f66:	bc30      	pop	{r4, r5}
   87f68:	4770      	bx	lr
   87f6a:	bf00      	nop

00087f6c <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
   87f6c:	b508      	push	{r3, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   87f6e:	f000 000f 	and.w	r0, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
   87f72:	2805      	cmp	r0, #5
   87f74:	d85f      	bhi.n	88036 <udd_ep_clear_halt+0xca>


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   87f76:	f100 33ff 	add.w	r3, r0, #4294967295
   87f7a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   87f7e:	f241 528c 	movw	r2, #5516	; 0x158c
   87f82:	f2c2 0207 	movt	r2, #8199	; 0x2007
   87f86:	eb02 03c1 	add.w	r3, r2, r1, lsl #3
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
		return false;

	if (ptr_job->stall_requested) {
   87f8a:	7d19      	ldrb	r1, [r3, #20]
   87f8c:	f001 0204 	and.w	r2, r1, #4
   87f90:	b2d1      	uxtb	r1, r2
   87f92:	2900      	cmp	r1, #0
   87f94:	d055      	beq.n	88042 <udd_ep_clear_halt+0xd6>
		// Endpoint stall has been requested but not done
		// Remove stall request
		ptr_job->stall_requested = false;
   87f96:	7d1a      	ldrb	r2, [r3, #20]
   87f98:	f36f 0282 	bfc	r2, #2, #1
   87f9c:	751a      	strb	r2, [r3, #20]
		udd_disable_bank_interrupt(ep_index);
   87f9e:	f24c 2120 	movw	r1, #49696	; 0xc220
   87fa2:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87fa6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   87faa:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
		udd_disable_endpoint_interrupt(ep_index);
   87fae:	fa02 f100 	lsl.w	r1, r2, r0
   87fb2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   87fb6:	f2c4 020a 	movt	r2, #16394	; 0x400a
   87fba:	6151      	str	r1, [r2, #20]
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep_index)) {
   87fbc:	ea4f 0280 	mov.w	r2, r0, lsl #2
   87fc0:	f24c 11c0 	movw	r1, #49600	; 0xc1c0
   87fc4:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87fc8:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
   87fcc:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   87fd0:	d024      	beq.n	8801c <udd_ep_clear_halt+0xb0>
		if (Is_udd_stall(ep_index)) {
   87fd2:	f24c 1130 	movw	r1, #49456	; 0xc130
   87fd6:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87fda:	5850      	ldr	r0, [r2, r1]
   87fdc:	f010 0f40 	tst.w	r0, #64	; 0x40
   87fe0:	d00d      	beq.n	87ffe <udd_ep_clear_halt+0x92>
			udd_ack_stall(ep_index);
   87fe2:	f24c 1160 	movw	r1, #49504	; 0xc160
   87fe6:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87fea:	f04f 0040 	mov.w	r0, #64	; 0x40
   87fee:	5050      	str	r0, [r2, r1]
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep_index);
   87ff0:	f24c 11f0 	movw	r1, #49648	; 0xc1f0
   87ff4:	f2c4 010a 	movt	r1, #16394	; 0x400a
   87ff8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   87ffc:	5050      	str	r0, [r2, r1]
		}
		// Disable stall
		udd_disable_stall_handshake(ep_index);
   87ffe:	f24c 2120 	movw	r1, #49696	; 0xc220
   88002:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88006:	f44f 2000 	mov.w	r0, #524288	; 0x80000
   8800a:	5050      	str	r0, [r2, r1]
		udd_enable_endpoint_bank_autoswitch(ep_index);
   8800c:	f44f 4141 	mov.w	r1, #49408	; 0xc100
   88010:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88014:	5850      	ldr	r0, [r2, r1]
   88016:	f440 7000 	orr.w	r0, r0, #512	; 0x200
   8801a:	5050      	str	r0, [r2, r1]
		b_stall_cleared = true;
	}
	if (b_stall_cleared) {
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
   8801c:	7d1a      	ldrb	r2, [r3, #20]
   8801e:	f012 0f01 	tst.w	r2, #1
   88022:	d00b      	beq.n	8803c <udd_ep_clear_halt+0xd0>
			ptr_job->busy = false;
   88024:	7d19      	ldrb	r1, [r3, #20]
   88026:	f36f 0100 	bfc	r1, #0, #1
   8802a:	7519      	strb	r1, [r3, #20]
			ptr_job->call_nohalt();
   8802c:	681b      	ldr	r3, [r3, #0]
   8802e:	4798      	blx	r3
		}
	}
	return true;
   88030:	f04f 0001 	mov.w	r0, #1
   88034:	bd08      	pop	{r3, pc}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
		return false;
   88036:	f04f 0000 	mov.w	r0, #0
   8803a:	bd08      	pop	{r3, pc}
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
   8803c:	f04f 0001 	mov.w	r0, #1
   88040:	bd08      	pop	{r3, pc}
		ptr_job->stall_requested = false;
		udd_disable_bank_interrupt(ep_index);
		udd_disable_endpoint_interrupt(ep_index);
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep_index)) {
   88042:	ea4f 0280 	mov.w	r2, r0, lsl #2
   88046:	f24c 11c0 	movw	r1, #49600	; 0xc1c0
   8804a:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8804e:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
   88052:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   88056:	d1bc      	bne.n	87fd2 <udd_ep_clear_halt+0x66>
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
   88058:	f04f 0001 	mov.w	r0, #1
}
   8805c:	bd08      	pop	{r3, pc}
   8805e:	bf00      	nop

00088060 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   88060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool b_dir_in = Is_udd_endpoint_in(ep & USB_EP_ADDR_MASK);
#endif
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
   88062:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   88066:	2805      	cmp	r0, #5
   88068:	d86c      	bhi.n	88144 <udd_ep_run+0xe4>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
   8806a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   8806e:	f2c4 040a 	movt	r4, #16394	; 0x400a
   88072:	69e4      	ldr	r4, [r4, #28]
   88074:	f04f 0501 	mov.w	r5, #1
   88078:	fa05 f500 	lsl.w	r5, r5, r0
   8807c:	4225      	tst	r5, r4
   8807e:	d064      	beq.n	8814a <udd_ep_run+0xea>
			|| Is_udd_endpoint_stall_requested(ep)
   88080:	f24c 14c0 	movw	r4, #49600	; 0xc1c0
   88084:	f2c4 040a 	movt	r4, #16394	; 0x400a
   88088:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
   8808c:	f414 2f00 	tst.w	r4, #524288	; 0x80000
   88090:	d15e      	bne.n	88150 <udd_ep_run+0xf0>
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
   88092:	f100 35ff 	add.w	r5, r0, #4294967295
   88096:	eb05 0645 	add.w	r6, r5, r5, lsl #1
   8809a:	f241 548c 	movw	r4, #5516	; 0x158c
   8809e:	f2c2 0407 	movt	r4, #8199	; 0x2007
   880a2:	eb04 04c6 	add.w	r4, r4, r6, lsl #3

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
   880a6:	7d25      	ldrb	r5, [r4, #20]
   880a8:	f005 0604 	and.w	r6, r5, #4
   880ac:	b2f6      	uxtb	r6, r6
   880ae:	2e00      	cmp	r6, #0
   880b0:	d151      	bne.n	88156 <udd_ep_run+0xf6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   880b2:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   880b6:	f1d7 0601 	rsbs	r6, r7, #1
   880ba:	bf38      	it	cc
   880bc:	2600      	movcc	r6, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   880be:	b672      	cpsid	i
   880c0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   880c4:	f240 2790 	movw	r7, #656	; 0x290
   880c8:	f2c2 0707 	movt	r7, #8199	; 0x2007
   880cc:	f04f 0c00 	mov.w	ip, #0
   880d0:	f887 c000 	strb.w	ip, [r7]
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
   880d4:	f015 0f01 	tst.w	r5, #1
   880d8:	d009      	beq.n	880ee <udd_ep_run+0x8e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   880da:	2e00      	cmp	r6, #0
   880dc:	d03e      	beq.n	8815c <udd_ep_run+0xfc>
		cpu_irq_enable();
   880de:	f04f 0301 	mov.w	r3, #1
   880e2:	703b      	strb	r3, [r7, #0]
   880e4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   880e8:	b662      	cpsie	i
		cpu_irq_restore(flags);
		return false; // Job already on going
   880ea:	4660      	mov	r0, ip
   880ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	ptr_job->busy = true;
   880ee:	7d25      	ldrb	r5, [r4, #20]
   880f0:	f045 0501 	orr.w	r5, r5, #1
   880f4:	7525      	strb	r5, [r4, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   880f6:	b14e      	cbz	r6, 8810c <udd_ep_run+0xac>
		cpu_irq_enable();
   880f8:	f240 2590 	movw	r5, #656	; 0x290
   880fc:	f2c2 0507 	movt	r5, #8199	; 0x2007
   88100:	f04f 0601 	mov.w	r6, #1
   88104:	702e      	strb	r6, [r5, #0]
   88106:	f3bf 8f5f 	dmb	sy
   8810a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
   8810c:	6062      	str	r2, [r4, #4]
	ptr_job->buf_size = buf_size;
   8810e:	60a3      	str	r3, [r4, #8]
	ptr_job->buf_cnt = 0;
   88110:	f04f 0200 	mov.w	r2, #0
   88114:	60e2      	str	r2, [r4, #12]
	ptr_job->buf_load = 0;
   88116:	6122      	str	r2, [r4, #16]
	ptr_job->call_trans = callback;
   88118:	9a06      	ldr	r2, [sp, #24]
   8811a:	6022      	str	r2, [r4, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   8811c:	b921      	cbnz	r1, 88128 <udd_ep_run+0xc8>
   8811e:	f1d3 0301 	rsbs	r3, r3, #1
   88122:	bf38      	it	cc
   88124:	2300      	movcc	r3, #0
   88126:	e001      	b.n	8812c <udd_ep_run+0xcc>
   88128:	f04f 0301 	mov.w	r3, #1
   8812c:	7d21      	ldrb	r1, [r4, #20]
   8812e:	f363 0141 	bfi	r1, r3, #1, #1
   88132:	7521      	strb	r1, [r4, #20]
#endif // UDD_EP_FIFO_SUPPORTED

#ifdef UDD_EP_DMA_SUPPORTED
	// Request first DMA transfer
	dbg_print("(exDMA%x) ", ep);
	udd_ep_trans_done(ep);
   88134:	f646 5251 	movw	r2, #27985	; 0x6d51
   88138:	f2c0 0208 	movt	r2, #8
   8813c:	4790      	blx	r2
	return true;
   8813e:	f04f 0001 	mov.w	r0, #1
   88142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
   88144:	f04f 0000 	mov.w	r0, #0
   88148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
		return false; // Endpoint is halted
   8814a:	f04f 0000 	mov.w	r0, #0
   8814e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88150:	f04f 0000 	mov.w	r0, #0
   88154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88156:	f04f 0000 	mov.w	r0, #0
   8815a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false; // Job already on going
   8815c:	f04f 0000 	mov.w	r0, #0
	// Request first DMA transfer
	dbg_print("(exDMA%x) ", ep);
	udd_ep_trans_done(ep);
	return true;
#endif
}
   88160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88162:	bf00      	nop

00088164 <udd_ep_alloc>:


#if (0 != USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
   88164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88168:	b085      	sub	sp, #20
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t nb_bank, bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
   8816a:	f000 040f 	and.w	r4, r0, #15

	if (ep > USB_DEVICE_MAX_EP) {
   8816e:	2c05      	cmp	r4, #5
   88170:	f200 8101 	bhi.w	88376 <udd_ep_alloc+0x212>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
   88174:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88178:	f2c4 030a 	movt	r3, #16394	; 0x400a
   8817c:	69db      	ldr	r3, [r3, #28]
   8817e:	f04f 0501 	mov.w	r5, #1
   88182:	fa05 f504 	lsl.w	r5, r5, r4
   88186:	421d      	tst	r5, r3
   88188:	f040 80f8 	bne.w	8837c <udd_ep_alloc+0x218>
		return false;
	}
	dbg_print("alloc(%x, %d) ", ep, MaxEndpointSize);

	// Bank choise
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   8818c:	f001 0303 	and.w	r3, r1, #3
   88190:	2b02      	cmp	r3, #2
   88192:	d006      	beq.n	881a2 <udd_ep_alloc+0x3e>
   88194:	2b03      	cmp	r3, #3
   88196:	f000 80fd 	beq.w	88394 <udd_ep_alloc+0x230>
   8819a:	2b01      	cmp	r3, #1
   8819c:	f040 80f1 	bne.w	88382 <udd_ep_alloc+0x21e>
   881a0:	e007      	b.n	881b2 <udd_ep_alloc+0x4e>
		break;
	case USB_EP_TYPE_INTERRUPT:
		nb_bank = UDD_INTERRUPT_NB_BANK(ep);
		break;
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
   881a2:	f1a4 0604 	sub.w	r6, r4, #4
   881a6:	b2f5      	uxtb	r5, r6
		Assert(false);
		return false;
	}
	switch (nb_bank) {
	case 1:
		bank = UOTGHS_DEVEPTCFG_EPBK_1_BANK >>
   881a8:	2d01      	cmp	r5, #1
   881aa:	bf94      	ite	ls
   881ac:	2500      	movls	r5, #0
   881ae:	2501      	movhi	r5, #1
   881b0:	e001      	b.n	881b6 <udd_ep_alloc+0x52>
				UOTGHS_DEVEPTCFG_EPBK_Pos;
		break;
	case 2:
		bank = UOTGHS_DEVEPTCFG_EPBK_2_BANK >>
   881b2:	f04f 0501 	mov.w	r5, #1
	Assert((MaxEndpointSize == 1023)
		|| !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);

	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   881b6:	f44f 4741 	mov.w	r7, #49408	; 0xc100
   881ba:	f2c4 070a 	movt	r7, #16394	; 0x400a
   881be:	eb07 0684 	add.w	r6, r7, r4, lsl #2
   881c2:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
   881c6:	f423 57cb 	bic.w	r7, r3, #6496	; 0x1960
   881ca:	f027 071c 	bic.w	r7, r7, #28
   881ce:	ea4f 21c1 	mov.w	r1, r1, lsl #11
   881d2:	f401 51c0 	and.w	r1, r1, #6144	; 0x1800
   881d6:	f000 0080 	and.w	r0, r0, #128	; 0x80
   881da:	2800      	cmp	r0, #0
   881dc:	bf14      	ite	ne
   881de:	f44f 7080 	movne.w	r0, #256	; 0x100
   881e2:	2000      	moveq	r0, #0
   881e4:	f5a2 6380 	sub.w	r3, r2, #1024	; 0x400
   881e8:	b29b      	uxth	r3, r3
   881ea:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
   881ee:	d306      	bcc.n	881fe <udd_ep_alloc+0x9a>
   881f0:	2a08      	cmp	r2, #8
   881f2:	d907      	bls.n	88204 <udd_ep_alloc+0xa0>
   881f4:	ea4f 0342 	mov.w	r3, r2, lsl #1
   881f8:	f103 32ff 	add.w	r2, r3, #4294967295
   881fc:	e004      	b.n	88208 <udd_ep_alloc+0xa4>
   881fe:	f240 72ff 	movw	r2, #2047	; 0x7ff
   88202:	e001      	b.n	88208 <udd_ep_alloc+0xa4>
   88204:	f04f 020f 	mov.w	r2, #15
   88208:	fab2 f282 	clz	r2, r2
   8820c:	ea41 0585 	orr.w	r5, r1, r5, lsl #2
   88210:	4305      	orrs	r5, r0
   88212:	f1c2 011c 	rsb	r1, r2, #28
   88216:	ea45 1001 	orr.w	r0, r5, r1, lsl #4
   8821a:	f641 1374 	movw	r3, #6516	; 0x1974
   8821e:	4003      	ands	r3, r0
   88220:	433b      	orrs	r3, r7
   88222:	6033      	str	r3, [r6, #0]
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
   88224:	f04f 0601 	mov.w	r6, #1
   88228:	fa06 f604 	lsl.w	r6, r6, r4
   8822c:	b2b7      	uxth	r7, r6

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   8822e:	2c04      	cmp	r4, #4
   88230:	f200 80b3 	bhi.w	8839a <udd_ep_alloc+0x236>
   88234:	f24c 1114 	movw	r1, #49428	; 0xc114
   88238:	f2c4 010a 	movt	r1, #16394	; 0x400a
   8823c:	f04f 0305 	mov.w	r3, #5
		if (Is_udd_endpoint_enabled(i)) {
   88240:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   88244:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88248:	f04f 0001 	mov.w	r0, #1
   8824c:	ea6f 0504 	mvn.w	r5, r4
   88250:	18ee      	adds	r6, r5, r3
   88252:	ea06 0c00 	and.w	ip, r6, r0
   88256:	69d6      	ldr	r6, [r2, #28]
   88258:	fa00 f503 	lsl.w	r5, r0, r3
   8825c:	4235      	tst	r5, r6
   8825e:	f000 81c3 	beq.w	885e8 <udd_ep_alloc+0x484>
   88262:	e1b5      	b.n	885d0 <udd_ep_alloc+0x46c>
   88264:	46a0      	mov	r8, r4
   88266:	e7ff      	b.n	88268 <udd_ep_alloc+0x104>
   88268:	69d4      	ldr	r4, [r2, #28]
   8826a:	fa00 f603 	lsl.w	r6, r0, r3
   8826e:	4226      	tst	r6, r4
   88270:	d009      	beq.n	88286 <udd_ep_alloc+0x122>
			ep_allocated |= 1 << i;
   88272:	4337      	orrs	r7, r6
   88274:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   88276:	69d4      	ldr	r4, [r2, #28]
   88278:	ea24 0606 	bic.w	r6, r4, r6
   8827c:	61d6      	str	r6, [r2, #28]
			udd_unallocate_memory(i);
   8827e:	680d      	ldr	r5, [r1, #0]
   88280:	f025 0402 	bic.w	r4, r5, #2
   88284:	600c      	str	r4, [r1, #0]
   88286:	f103 33ff 	add.w	r3, r3, #4294967295
   8828a:	f1a1 0904 	sub.w	r9, r1, #4
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
   8828e:	69d4      	ldr	r4, [r2, #28]
   88290:	fa00 f503 	lsl.w	r5, r0, r3
   88294:	4225      	tst	r5, r4
   88296:	f000 81dc 	beq.w	88652 <udd_ep_alloc+0x4ee>
   8829a:	e1cc      	b.n	88636 <udd_ep_alloc+0x4d2>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
   8829c:	fa47 f004 	asr.w	r0, r7, r4
   882a0:	f010 0f01 	tst.w	r0, #1
   882a4:	d05a      	beq.n	8835c <udd_ep_alloc+0x1f8>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   882a6:	f104 33ff 	add.w	r3, r4, #4294967295
   882aa:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
   882ae:	eb09 05cc 	add.w	r5, r9, ip, lsl #3
			bool b_restart = ptr_job->busy;
   882b2:	7d29      	ldrb	r1, [r5, #20]
   882b4:	f001 0201 	and.w	r2, r1, #1
   882b8:	9203      	str	r2, [sp, #12]
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   882ba:	f36f 0100 	bfc	r1, #0, #1
   882be:	7529      	strb	r1, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   882c0:	ea4f 0184 	mov.w	r1, r4, lsl #2
   882c4:	198a      	adds	r2, r1, r6
   882c6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
   882ca:	f040 0302 	orr.w	r3, r0, #2
   882ce:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			udd_enable_endpoint(i);
   882d2:	f8d8 301c 	ldr.w	r3, [r8, #28]
   882d6:	f04f 0001 	mov.w	r0, #1
   882da:	fa00 fb04 	lsl.w	fp, r0, r4
   882de:	ea4b 0303 	orr.w	r3, fp, r3
   882e2:	f8c8 301c 	str.w	r3, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   882e6:	f85a 3024 	ldr.w	r3, [sl, r4, lsl #2]
   882ea:	f413 2f80 	tst.w	r3, #262144	; 0x40000
   882ee:	d110      	bne.n	88312 <udd_ep_alloc+0x1ae>
				dbg_print("ErrRealloc%d ", i);
				if (NULL == ptr_job->call_trans) {
   882f0:	682b      	ldr	r3, [r5, #0]
   882f2:	2b00      	cmp	r3, #0
   882f4:	d048      	beq.n	88388 <udd_ep_alloc+0x224>
					return false;
				}
				if (Is_udd_endpoint_in(i)) {
   882f6:	6811      	ldr	r1, [r2, #0]
   882f8:	f411 7f80 	tst.w	r1, #256	; 0x100
					i |= USB_EP_DIR_IN;
   882fc:	bf18      	it	ne
   882fe:	f044 0480 	orrne.w	r4, r4, #128	; 0x80
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   88302:	f04f 0001 	mov.w	r0, #1
   88306:	68e9      	ldr	r1, [r5, #12]
   88308:	4622      	mov	r2, r4
   8830a:	4798      	blx	r3
						ptr_job->buf_cnt, i);
				return false;
   8830c:	f04f 0000 	mov.w	r0, #0
   88310:	e05d      	b.n	883ce <udd_ep_alloc+0x26a>
			}
			udd_enable_endpoint_bank_autoswitch(i);
   88312:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   88316:	f442 7300 	orr.w	r3, r2, #512	; 0x200
   8831a:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			if (b_restart) {
   8831e:	9a03      	ldr	r2, [sp, #12]
   88320:	b1e2      	cbz	r2, 8835c <udd_ep_alloc+0x1f8>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   88322:	68ea      	ldr	r2, [r5, #12]
   88324:	692b      	ldr	r3, [r5, #16]
   88326:	1ad3      	subs	r3, r2, r3
   88328:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8832a:	5989      	ldr	r1, [r1, r6]
   8832c:	f411 7f80 	tst.w	r1, #256	; 0x100
   88330:	bf14      	ite	ne
   88332:	f044 0080 	orrne.w	r0, r4, #128	; 0x80
   88336:	4620      	moveq	r0, r4
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   88338:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8833a:	f8d5 e004 	ldr.w	lr, [r5, #4]
   8833e:	68ad      	ldr	r5, [r5, #8]
   88340:	f859 203c 	ldr.w	r2, [r9, ip, lsl #3]
   88344:	9200      	str	r2, [sp, #0]
   88346:	f3c1 0140 	ubfx	r1, r1, #1, #1
   8834a:	eb0e 0203 	add.w	r2, lr, r3
   8834e:	1aeb      	subs	r3, r5, r3
   88350:	f248 0561 	movw	r5, #32865	; 0x8061
   88354:	f2c0 0508 	movt	r5, #8
   88358:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   8835a:	b1c0      	cbz	r0, 8838e <udd_ep_alloc+0x22a>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   8835c:	f104 0401 	add.w	r4, r4, #1
   88360:	b2e4      	uxtb	r4, r4
		if (ep_allocated & (1 << i)) {
   88362:	fa47 f004 	asr.w	r0, r7, r4
   88366:	f010 0f01 	tst.w	r0, #1
   8836a:	f000 812a 	beq.w	885c2 <udd_ep_alloc+0x45e>
   8836e:	e0d9      	b.n	88524 <udd_ep_alloc+0x3c0>
					return false;
				}
			}
		}
	}
	return true;
   88370:	f04f 0001 	mov.w	r0, #1
   88374:	e02b      	b.n	883ce <udd_ep_alloc+0x26a>

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;

	if (ep > USB_DEVICE_MAX_EP) {
		return false;
   88376:	f04f 0000 	mov.w	r0, #0
   8837a:	e028      	b.n	883ce <udd_ep_alloc+0x26a>
	}
	if (Is_udd_endpoint_enabled(ep)) {
		return false;
   8837c:	f04f 0000 	mov.w	r0, #0
   88380:	e025      	b.n	883ce <udd_ep_alloc+0x26a>
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
		break;
	default:
		Assert(false);
		return false;
   88382:	f04f 0000 	mov.w	r0, #0
   88386:	e022      	b.n	883ce <udd_ep_alloc+0x26a>
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
			if (!Is_udd_endpoint_configured(i)) {
				dbg_print("ErrRealloc%d ", i);
				if (NULL == ptr_job->call_trans) {
					return false;
   88388:	f04f 0000 	mov.w	r0, #0
   8838c:	e01f      	b.n	883ce <udd_ep_alloc+0x26a>
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
					dbg_print("ErrReRun%d ", i);
					return false;
   8838e:	f04f 0000 	mov.w	r0, #0
   88392:	e01c      	b.n	883ce <udd_ep_alloc+0x26a>
		Assert(false);
		return false;
	}
	switch (nb_bank) {
	case 1:
		bank = UOTGHS_DEVEPTCFG_EPBK_1_BANK >>
   88394:	f04f 0500 	mov.w	r5, #0
   88398:	e70d      	b.n	881b6 <udd_ep_alloc+0x52>
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   8839a:	f241 598c 	movw	r9, #5516	; 0x158c
   8839e:	f2c2 0907 	movt	r9, #8199	; 0x2007
			bool b_restart = ptr_job->busy;
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
			// Re-allocate memory
			udd_allocate_memory(i);
   883a2:	f44f 4641 	mov.w	r6, #49408	; 0xc100
   883a6:	f2c4 060a 	movt	r6, #16394	; 0x400a
			udd_enable_endpoint(i);
   883aa:	f44f 4840 	mov.w	r8, #49152	; 0xc000
   883ae:	f2c4 080a 	movt	r8, #16394	; 0x400a
			if (!Is_udd_endpoint_configured(i)) {
   883b2:	f24c 1a30 	movw	sl, #49456	; 0xc130
   883b6:	f2c4 0a0a 	movt	sl, #16394	; 0x400a
   883ba:	f1c4 0b05 	rsb	fp, r4, #5
   883be:	f00b 0b01 	and.w	fp, fp, #1
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
   883c2:	fa47 f204 	asr.w	r2, r7, r4
   883c6:	f012 0f01 	tst.w	r2, #1
   883ca:	d04c      	beq.n	88466 <udd_ep_alloc+0x302>
   883cc:	e002      	b.n	883d4 <udd_ep_alloc+0x270>
				}
			}
		}
	}
	return true;
}
   883ce:	b005      	add	sp, #20
   883d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   883d4:	f104 30ff 	add.w	r0, r4, #4294967295
   883d8:	eb00 0540 	add.w	r5, r0, r0, lsl #1
   883dc:	eb09 05c5 	add.w	r5, r9, r5, lsl #3
			bool b_restart = ptr_job->busy;
   883e0:	7d2b      	ldrb	r3, [r5, #20]
   883e2:	f003 0c01 	and.w	ip, r3, #1
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   883e6:	f36f 0300 	bfc	r3, #0, #1
   883ea:	752b      	strb	r3, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   883ec:	ea4f 0384 	mov.w	r3, r4, lsl #2
   883f0:	199a      	adds	r2, r3, r6
   883f2:	6811      	ldr	r1, [r2, #0]
   883f4:	f041 0002 	orr.w	r0, r1, #2
   883f8:	6010      	str	r0, [r2, #0]
			udd_enable_endpoint(i);
   883fa:	f8d8 101c 	ldr.w	r1, [r8, #28]
   883fe:	f04f 0001 	mov.w	r0, #1
   88402:	fa00 f004 	lsl.w	r0, r0, r4
   88406:	4301      	orrs	r1, r0
   88408:	f8c8 101c 	str.w	r1, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   8840c:	4453      	add	r3, sl
   8840e:	6818      	ldr	r0, [r3, #0]
   88410:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   88414:	f43f af6c 	beq.w	882f0 <udd_ep_alloc+0x18c>
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
						ptr_job->buf_cnt, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
   88418:	6811      	ldr	r1, [r2, #0]
   8841a:	f441 7300 	orr.w	r3, r1, #512	; 0x200
   8841e:	6013      	str	r3, [r2, #0]
			if (b_restart) {
   88420:	f1bc 0f00 	cmp.w	ip, #0
   88424:	d01f      	beq.n	88466 <udd_ep_alloc+0x302>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   88426:	68e8      	ldr	r0, [r5, #12]
   88428:	6929      	ldr	r1, [r5, #16]
   8842a:	1a43      	subs	r3, r0, r1
   8842c:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8842e:	6812      	ldr	r2, [r2, #0]
   88430:	f412 7f80 	tst.w	r2, #256	; 0x100
   88434:	d012      	beq.n	8845c <udd_ep_alloc+0x2f8>
   88436:	e013      	b.n	88460 <udd_ep_alloc+0x2fc>
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   88438:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8843a:	686a      	ldr	r2, [r5, #4]
   8843c:	f8d5 e008 	ldr.w	lr, [r5, #8]
   88440:	682d      	ldr	r5, [r5, #0]
   88442:	9500      	str	r5, [sp, #0]
   88444:	f3c1 0140 	ubfx	r1, r1, #1, #1
   88448:	18d2      	adds	r2, r2, r3
   8844a:	ebc3 030e 	rsb	r3, r3, lr
   8844e:	f248 0561 	movw	r5, #32865	; 0x8061
   88452:	f2c0 0508 	movt	r5, #8
   88456:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   88458:	b928      	cbnz	r0, 88466 <udd_ep_alloc+0x302>
   8845a:	e798      	b.n	8838e <udd_ep_alloc+0x22a>
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8845c:	4620      	mov	r0, r4
   8845e:	e7eb      	b.n	88438 <udd_ep_alloc+0x2d4>
   88460:	f044 0080 	orr.w	r0, r4, #128	; 0x80
   88464:	e7e8      	b.n	88438 <udd_ep_alloc+0x2d4>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   88466:	f104 0401 	add.w	r4, r4, #1
   8846a:	b2e4      	uxtb	r4, r4
   8846c:	2c06      	cmp	r4, #6
   8846e:	f43f af7f 	beq.w	88370 <udd_ep_alloc+0x20c>
   88472:	fa4f f08b 	sxtb.w	r0, fp
   88476:	2800      	cmp	r0, #0
   88478:	f43f af10 	beq.w	8829c <udd_ep_alloc+0x138>
		if (ep_allocated & (1 << i)) {
   8847c:	fa47 f304 	asr.w	r3, r7, r4
   88480:	f013 0f01 	tst.w	r3, #1
   88484:	d047      	beq.n	88516 <udd_ep_alloc+0x3b2>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   88486:	f104 31ff 	add.w	r1, r4, #4294967295
   8848a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
   8848e:	eb09 05c2 	add.w	r5, r9, r2, lsl #3
			bool b_restart = ptr_job->busy;
   88492:	7d28      	ldrb	r0, [r5, #20]
   88494:	f000 0101 	and.w	r1, r0, #1
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   88498:	f36f 0000 	bfc	r0, #0, #1
   8849c:	7528      	strb	r0, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   8849e:	ea4f 0384 	mov.w	r3, r4, lsl #2
   884a2:	199a      	adds	r2, r3, r6
   884a4:	6810      	ldr	r0, [r2, #0]
   884a6:	f040 0002 	orr.w	r0, r0, #2
   884aa:	6010      	str	r0, [r2, #0]
			udd_enable_endpoint(i);
   884ac:	f8d8 001c 	ldr.w	r0, [r8, #28]
   884b0:	f04f 0b01 	mov.w	fp, #1
   884b4:	fa0b fc04 	lsl.w	ip, fp, r4
   884b8:	ea4c 0000 	orr.w	r0, ip, r0
   884bc:	f8c8 001c 	str.w	r0, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   884c0:	4453      	add	r3, sl
   884c2:	6818      	ldr	r0, [r3, #0]
   884c4:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   884c8:	f43f af12 	beq.w	882f0 <udd_ep_alloc+0x18c>
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
						ptr_job->buf_cnt, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
   884cc:	6813      	ldr	r3, [r2, #0]
   884ce:	f443 7000 	orr.w	r0, r3, #512	; 0x200
   884d2:	6010      	str	r0, [r2, #0]
			if (b_restart) {
   884d4:	b1f9      	cbz	r1, 88516 <udd_ep_alloc+0x3b2>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   884d6:	68e9      	ldr	r1, [r5, #12]
   884d8:	692b      	ldr	r3, [r5, #16]
   884da:	1acb      	subs	r3, r1, r3
   884dc:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   884de:	6812      	ldr	r2, [r2, #0]
   884e0:	f412 7f80 	tst.w	r2, #256	; 0x100
   884e4:	d012      	beq.n	8850c <udd_ep_alloc+0x3a8>
   884e6:	e013      	b.n	88510 <udd_ep_alloc+0x3ac>
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   884e8:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   884ea:	686a      	ldr	r2, [r5, #4]
   884ec:	f8d5 e008 	ldr.w	lr, [r5, #8]
   884f0:	682d      	ldr	r5, [r5, #0]
   884f2:	9500      	str	r5, [sp, #0]
   884f4:	f3c1 0140 	ubfx	r1, r1, #1, #1
   884f8:	18d2      	adds	r2, r2, r3
   884fa:	ebc3 030e 	rsb	r3, r3, lr
   884fe:	f248 0561 	movw	r5, #32865	; 0x8061
   88502:	f2c0 0508 	movt	r5, #8
   88506:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   88508:	b928      	cbnz	r0, 88516 <udd_ep_alloc+0x3b2>
   8850a:	e740      	b.n	8838e <udd_ep_alloc+0x22a>
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   8850c:	4620      	mov	r0, r4
   8850e:	e7eb      	b.n	884e8 <udd_ep_alloc+0x384>
   88510:	f044 0080 	orr.w	r0, r4, #128	; 0x80
   88514:	e7e8      	b.n	884e8 <udd_ep_alloc+0x384>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   88516:	f104 0401 	add.w	r4, r4, #1
   8851a:	b2e4      	uxtb	r4, r4
   8851c:	2c06      	cmp	r4, #6
   8851e:	f47f aebd 	bne.w	8829c <udd_ep_alloc+0x138>
   88522:	e725      	b.n	88370 <udd_ep_alloc+0x20c>
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   88524:	f104 33ff 	add.w	r3, r4, #4294967295
   88528:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
   8852c:	eb09 05cc 	add.w	r5, r9, ip, lsl #3
			bool b_restart = ptr_job->busy;
   88530:	7d29      	ldrb	r1, [r5, #20]
   88532:	f001 0201 	and.w	r2, r1, #1
   88536:	9203      	str	r2, [sp, #12]
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   88538:	f36f 0100 	bfc	r1, #0, #1
   8853c:	7529      	strb	r1, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   8853e:	ea4f 0184 	mov.w	r1, r4, lsl #2
   88542:	198a      	adds	r2, r1, r6
   88544:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
   88548:	f040 0302 	orr.w	r3, r0, #2
   8854c:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			udd_enable_endpoint(i);
   88550:	f8d8 301c 	ldr.w	r3, [r8, #28]
   88554:	f04f 0001 	mov.w	r0, #1
   88558:	fa00 fb04 	lsl.w	fp, r0, r4
   8855c:	ea4b 0303 	orr.w	r3, fp, r3
   88560:	f8c8 301c 	str.w	r3, [r8, #28]
			if (!Is_udd_endpoint_configured(i)) {
   88564:	f85a 0024 	ldr.w	r0, [sl, r4, lsl #2]
   88568:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   8856c:	f43f aec0 	beq.w	882f0 <udd_ep_alloc+0x18c>
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
						ptr_job->buf_cnt, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
   88570:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   88574:	f442 7300 	orr.w	r3, r2, #512	; 0x200
   88578:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			if (b_restart) {
   8857c:	9803      	ldr	r0, [sp, #12]
   8857e:	b300      	cbz	r0, 885c2 <udd_ep_alloc+0x45e>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   88580:	68ea      	ldr	r2, [r5, #12]
   88582:	692b      	ldr	r3, [r5, #16]
   88584:	1ad3      	subs	r3, r2, r3
   88586:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   88588:	5989      	ldr	r1, [r1, r6]
   8858a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8858e:	d013      	beq.n	885b8 <udd_ep_alloc+0x454>
   88590:	e014      	b.n	885bc <udd_ep_alloc+0x458>
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   88592:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   88594:	f8d5 e004 	ldr.w	lr, [r5, #4]
   88598:	68ad      	ldr	r5, [r5, #8]
   8859a:	f859 203c 	ldr.w	r2, [r9, ip, lsl #3]
   8859e:	9200      	str	r2, [sp, #0]
   885a0:	f3c1 0140 	ubfx	r1, r1, #1, #1
   885a4:	eb0e 0203 	add.w	r2, lr, r3
   885a8:	1aeb      	subs	r3, r5, r3
   885aa:	f248 0561 	movw	r5, #32865	; 0x8061
   885ae:	f2c0 0508 	movt	r5, #8
   885b2:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   885b4:	b928      	cbnz	r0, 885c2 <udd_ep_alloc+0x45e>
   885b6:	e6ea      	b.n	8838e <udd_ep_alloc+0x22a>
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   885b8:	4620      	mov	r0, r4
   885ba:	e7ea      	b.n	88592 <udd_ep_alloc+0x42e>
   885bc:	f044 0080 	orr.w	r0, r4, #128	; 0x80
   885c0:	e7e7      	b.n	88592 <udd_ep_alloc+0x42e>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   885c2:	f104 0401 	add.w	r4, r4, #1
   885c6:	b2e4      	uxtb	r4, r4
   885c8:	2c06      	cmp	r4, #6
   885ca:	f47f ae67 	bne.w	8829c <udd_ep_alloc+0x138>
   885ce:	e6cf      	b.n	88370 <udd_ep_alloc+0x20c>
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
			ep_allocated |= 1 << i;
   885d0:	fa00 f603 	lsl.w	r6, r0, r3
   885d4:	4337      	orrs	r7, r6
   885d6:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   885d8:	69d6      	ldr	r6, [r2, #28]
   885da:	ea26 0505 	bic.w	r5, r6, r5
   885de:	61d5      	str	r5, [r2, #28]
			udd_unallocate_memory(i);
   885e0:	680e      	ldr	r6, [r1, #0]
   885e2:	f026 0502 	bic.w	r5, r6, #2
   885e6:	600d      	str	r5, [r1, #0]
   885e8:	f103 33ff 	add.w	r3, r3, #4294967295
   885ec:	f1a1 0104 	sub.w	r1, r1, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   885f0:	b2dd      	uxtb	r5, r3
   885f2:	42a5      	cmp	r5, r4
   885f4:	f67f aed1 	bls.w	8839a <udd_ep_alloc+0x236>
   885f8:	fa4f f68c 	sxtb.w	r6, ip
   885fc:	2e00      	cmp	r6, #0
   885fe:	f43f ae31 	beq.w	88264 <udd_ep_alloc+0x100>
		if (Is_udd_endpoint_enabled(i)) {
   88602:	69d6      	ldr	r6, [r2, #28]
   88604:	fa00 f503 	lsl.w	r5, r0, r3
   88608:	4235      	tst	r5, r6
   8860a:	d009      	beq.n	88620 <udd_ep_alloc+0x4bc>
			ep_allocated |= 1 << i;
   8860c:	432f      	orrs	r7, r5
   8860e:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   88610:	69d6      	ldr	r6, [r2, #28]
   88612:	ea26 0505 	bic.w	r5, r6, r5
   88616:	61d5      	str	r5, [r2, #28]
			udd_unallocate_memory(i);
   88618:	680e      	ldr	r6, [r1, #0]
   8861a:	f026 0502 	bic.w	r5, r6, #2
   8861e:	600d      	str	r5, [r1, #0]
   88620:	f103 33ff 	add.w	r3, r3, #4294967295
   88624:	f1a1 0104 	sub.w	r1, r1, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   88628:	b2dd      	uxtb	r5, r3
   8862a:	42a5      	cmp	r5, r4
   8862c:	bf88      	it	hi
   8862e:	46a0      	movhi	r8, r4
   88630:	f63f ae1a 	bhi.w	88268 <udd_ep_alloc+0x104>
   88634:	e6b1      	b.n	8839a <udd_ep_alloc+0x236>
		if (Is_udd_endpoint_enabled(i)) {
			ep_allocated |= 1 << i;
   88636:	fa00 f603 	lsl.w	r6, r0, r3
   8863a:	4337      	orrs	r7, r6
   8863c:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   8863e:	69d4      	ldr	r4, [r2, #28]
   88640:	ea24 0505 	bic.w	r5, r4, r5
   88644:	61d5      	str	r5, [r2, #28]
			udd_unallocate_memory(i);
   88646:	f851 6c04 	ldr.w	r6, [r1, #-4]
   8864a:	f026 0402 	bic.w	r4, r6, #2
   8864e:	f841 4c04 	str.w	r4, [r1, #-4]
   88652:	f103 33ff 	add.w	r3, r3, #4294967295
   88656:	f1a9 0104 	sub.w	r1, r9, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   8865a:	b2dd      	uxtb	r5, r3
   8865c:	4545      	cmp	r5, r8
   8865e:	f63f ae03 	bhi.w	88268 <udd_ep_alloc+0x104>
   88662:	4644      	mov	r4, r8
   88664:	e699      	b.n	8839a <udd_ep_alloc+0x236>
   88666:	bf00      	nop

00088668 <udd_ep_abort>:
#endif
}


void udd_ep_abort(udd_ep_id_t ep)
{
   88668:	b538      	push	{r3, r4, r5, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8866a:	f000 030f 	and.w	r3, r0, #15
		udd_disable_in_send_interrupt(ep_index);
	} else
#endif
	{
		// Stop DMA transfer
		udd_disable_endpoint_dma_interrupt(ep_index);
   8866e:	f103 32ff 	add.w	r2, r3, #4294967295
   88672:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   88676:	fa01 f102 	lsl.w	r1, r1, r2
   8867a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   8867e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   88682:	6151      	str	r1, [r2, #20]
		udd_endpoint_dma_set_control(ep_index, 0);
   88684:	f44f 4443 	mov.w	r4, #49920	; 0xc300
   88688:	f2c4 040a 	movt	r4, #16394	; 0x400a
   8868c:	eb04 1103 	add.w	r1, r4, r3, lsl #4
   88690:	f04f 0400 	mov.w	r4, #0
   88694:	608c      	str	r4, [r1, #8]
	}
	udd_disable_endpoint_interrupt(ep_index);
   88696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8869a:	fa01 f103 	lsl.w	r1, r1, r3
   8869e:	6151      	str	r1, [r2, #20]
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
   886a0:	f010 0f80 	tst.w	r0, #128	; 0x80
   886a4:	d01c      	beq.n	886e0 <udd_ep_abort+0x78>
		while(udd_nb_busy_bank(ep_index)) {
   886a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   886aa:	f24c 1530 	movw	r5, #49456	; 0xc130
   886ae:	f2c4 050a 	movt	r5, #16394	; 0x400a
   886b2:	1959      	adds	r1, r3, r5
			udd_kill_last_in_bank(ep_index);
   886b4:	f24c 12f0 	movw	r2, #49648	; 0xc1f0
   886b8:	f2c4 020a 	movt	r2, #16394	; 0x400a
   886bc:	189c      	adds	r4, r3, r2
   886be:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			while(Is_udd_kill_last(ep_index));
   886c2:	f24c 12c0 	movw	r2, #49600	; 0xc1c0
   886c6:	f2c4 020a 	movt	r2, #16394	; 0x400a
   886ca:	189a      	adds	r2, r3, r2
   886cc:	e004      	b.n	886d8 <udd_ep_abort+0x70>
	}
	udd_disable_endpoint_interrupt(ep_index);
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
		while(udd_nb_busy_bank(ep_index)) {
			udd_kill_last_in_bank(ep_index);
   886ce:	6025      	str	r5, [r4, #0]
			while(Is_udd_kill_last(ep_index));
   886d0:	6813      	ldr	r3, [r2, #0]
   886d2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   886d6:	d1fb      	bne.n	886d0 <udd_ep_abort+0x68>
		udd_endpoint_dma_set_control(ep_index, 0);
	}
	udd_disable_endpoint_interrupt(ep_index);
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
		while(udd_nb_busy_bank(ep_index)) {
   886d8:	680b      	ldr	r3, [r1, #0]
   886da:	f413 5f40 	tst.w	r3, #12288	; 0x3000
   886de:	d1f6      	bne.n	886ce <udd_ep_abort+0x66>
			udd_kill_last_in_bank(ep_index);
			while(Is_udd_kill_last(ep_index));
		}
	}
	udd_ep_abort_job(ep);
   886e0:	f646 5125 	movw	r1, #27941	; 0x6d25
   886e4:	f2c0 0108 	movt	r1, #8
   886e8:	4788      	blx	r1
   886ea:	bd38      	pop	{r3, r4, r5, pc}

000886ec <udd_ep_wait_stall_clear>:
}


bool udd_ep_wait_stall_clear(udd_ep_id_t ep,
		udd_callback_halt_cleared_t callback)
{
   886ec:	b510      	push	{r4, lr}
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
   886ee:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   886f2:	2805      	cmp	r0, #5
   886f4:	d831      	bhi.n	8875a <udd_ep_wait_stall_clear+0x6e>
		return false;
	}

	ptr_job = &udd_ep_job[ep - 1];

	if (!Is_udd_endpoint_enabled(ep)) {
   886f6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   886fa:	f2c4 030a 	movt	r3, #16394	; 0x400a
   886fe:	69db      	ldr	r3, [r3, #28]
   88700:	f04f 0201 	mov.w	r2, #1
   88704:	fa02 f200 	lsl.w	r2, r2, r0
   88708:	421a      	tst	r2, r3
   8870a:	d029      	beq.n	88760 <udd_ep_wait_stall_clear+0x74>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	ptr_job = &udd_ep_job[ep - 1];
   8870c:	f100 33ff 	add.w	r3, r0, #4294967295
   88710:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   88714:	f241 528c 	movw	r2, #5516	; 0x158c
   88718:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8871c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	if (!Is_udd_endpoint_enabled(ep)) {
		return false; // Endpoint not enabled
	}

	// Wait clear halt endpoint
	if (ptr_job->busy == true) {
   88720:	7d1a      	ldrb	r2, [r3, #20]
   88722:	f012 0f01 	tst.w	r2, #1
   88726:	d11e      	bne.n	88766 <udd_ep_wait_stall_clear+0x7a>
		return false; // Job already on going
	}

	if (Is_udd_endpoint_stall_requested(ep)
   88728:	f24c 14c0 	movw	r4, #49600	; 0xc1c0
   8872c:	f2c4 040a 	movt	r4, #16394	; 0x400a
   88730:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   88734:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   88738:	d103      	bne.n	88742 <udd_ep_wait_stall_clear+0x56>
			|| ptr_job->stall_requested) {
   8873a:	f002 0204 	and.w	r2, r2, #4
   8873e:	b2d0      	uxtb	r0, r2
   88740:	b138      	cbz	r0, 88752 <udd_ep_wait_stall_clear+0x66>
		// Endpoint halted then registes the callback
		ptr_job->busy = true;
   88742:	7d1a      	ldrb	r2, [r3, #20]
   88744:	f042 0001 	orr.w	r0, r2, #1
   88748:	7518      	strb	r0, [r3, #20]
		ptr_job->call_nohalt = callback;
   8874a:	6019      	str	r1, [r3, #0]
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
   8874c:	f04f 0001 	mov.w	r0, #1

	if (Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
		// Endpoint halted then registes the callback
		ptr_job->busy = true;
		ptr_job->call_nohalt = callback;
   88750:	bd10      	pop	{r4, pc}
	} else {
		// endpoint not halted then call directly callback
		callback();
   88752:	4788      	blx	r1
	}
	return true;
   88754:	f04f 0001 	mov.w	r0, #1
   88758:	bd10      	pop	{r4, pc}
{
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
   8875a:	f04f 0000 	mov.w	r0, #0
   8875e:	bd10      	pop	{r4, pc}
	}

	ptr_job = &udd_ep_job[ep - 1];

	if (!Is_udd_endpoint_enabled(ep)) {
		return false; // Endpoint not enabled
   88760:	f04f 0000 	mov.w	r0, #0
   88764:	bd10      	pop	{r4, pc}
	}

	// Wait clear halt endpoint
	if (ptr_job->busy == true) {
		return false; // Job already on going
   88766:	f04f 0000 	mov.w	r0, #0
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
   8876a:	bd10      	pop	{r4, pc}

0008876c <udd_test_mode_j>:

#ifdef USB_DEVICE_HS_SUPPORT

void udd_test_mode_j(void)
{
	udd_enable_hs_test_mode();
   8876c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88770:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88774:	681a      	ldr	r2, [r3, #0]
   88776:	f422 6040 	bic.w	r0, r2, #3072	; 0xc00
   8877a:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
   8877e:	6019      	str	r1, [r3, #0]
	udd_enable_hs_test_mode_j();
   88780:	681a      	ldr	r2, [r3, #0]
   88782:	f442 5000 	orr.w	r0, r2, #8192	; 0x2000
   88786:	6018      	str	r0, [r3, #0]
   88788:	4770      	bx	lr
   8878a:	bf00      	nop

0008878c <udd_test_mode_k>:
}


void udd_test_mode_k(void)
{
	udd_enable_hs_test_mode();
   8878c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   88790:	f2c4 030a 	movt	r3, #16394	; 0x400a
   88794:	681a      	ldr	r2, [r3, #0]
   88796:	f422 6040 	bic.w	r0, r2, #3072	; 0xc00
   8879a:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
   8879e:	6019      	str	r1, [r3, #0]
	udd_enable_hs_test_mode_k();
   887a0:	681a      	ldr	r2, [r3, #0]
   887a2:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
   887a6:	6018      	str	r0, [r3, #0]
   887a8:	4770      	bx	lr
   887aa:	bf00      	nop

000887ac <udd_test_mode_se0_nak>:
}


void udd_test_mode_se0_nak(void)
{
	udd_enable_hs_test_mode();
   887ac:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   887b0:	f2c4 030a 	movt	r3, #16394	; 0x400a
   887b4:	681a      	ldr	r2, [r3, #0]
   887b6:	f422 6040 	bic.w	r0, r2, #3072	; 0xc00
   887ba:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
   887be:	6019      	str	r1, [r3, #0]
   887c0:	4770      	bx	lr
   887c2:	bf00      	nop

000887c4 <udd_test_mode_packet>:
}


void udd_test_mode_packet(void)
{
   887c4:	b470      	push	{r4, r5, r6}
   887c6:	b08f      	sub	sp, #60	; 0x3c
	uint8_t i;
	uint8_t *ptr_dest;
	const uint8_t *ptr_src;

	const uint8_t test_packet[] = {
   887c8:	f64b 757c 	movw	r5, #49020	; 0xbf7c
   887cc:	f2c0 0508 	movt	r5, #8
   887d0:	ac00      	add	r4, sp, #0
   887d2:	6828      	ldr	r0, [r5, #0]
   887d4:	6869      	ldr	r1, [r5, #4]
   887d6:	68aa      	ldr	r2, [r5, #8]
   887d8:	68eb      	ldr	r3, [r5, #12]
   887da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   887dc:	f105 0510 	add.w	r5, r5, #16
   887e0:	4626      	mov	r6, r4
   887e2:	6828      	ldr	r0, [r5, #0]
   887e4:	6869      	ldr	r1, [r5, #4]
   887e6:	68aa      	ldr	r2, [r5, #8]
   887e8:	68eb      	ldr	r3, [r5, #12]
   887ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   887ec:	6928      	ldr	r0, [r5, #16]
   887ee:	6969      	ldr	r1, [r5, #20]
   887f0:	69aa      	ldr	r2, [r5, #24]
   887f2:	69eb      	ldr	r3, [r5, #28]
   887f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   887f6:	6a28      	ldr	r0, [r5, #32]
   887f8:	f846 0f20 	str.w	r0, [r6, #32]!
   887fc:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
   88800:	f105 0520 	add.w	r5, r5, #32
   88804:	7131      	strb	r1, [r6, #4]
		// 00111111, {S0111111 * 9}, S0
		0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
	};

	// Reconfigure control endpoint to bulk IN endpoint
	udd_disable_endpoint(0);
   88806:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   8880a:	f2c4 040a 	movt	r4, #16394	; 0x400a
   8880e:	69e2      	ldr	r2, [r4, #28]
   88810:	f022 0301 	bic.w	r3, r2, #1
   88814:	61e3      	str	r3, [r4, #28]
	udd_configure_endpoint(0, USB_EP_TYPE_BULK, 1,
   88816:	f44f 4041 	mov.w	r0, #49408	; 0xc100
   8881a:	f2c4 000a 	movt	r0, #16394	; 0x400a
   8881e:	6801      	ldr	r1, [r0, #0]
   88820:	f421 52cb 	bic.w	r2, r1, #6496	; 0x1960
   88824:	f022 031c 	bic.w	r3, r2, #28
   88828:	f443 5189 	orr.w	r1, r3, #4384	; 0x1120
   8882c:	f041 0210 	orr.w	r2, r1, #16
   88830:	6002      	str	r2, [r0, #0]
			64, UOTGHS_DEVEPTCFG_EPBK_1_BANK);
	udd_allocate_memory(0);
   88832:	6803      	ldr	r3, [r0, #0]
   88834:	f043 0102 	orr.w	r1, r3, #2
   88838:	6001      	str	r1, [r0, #0]
	udd_enable_endpoint(0);
   8883a:	69e0      	ldr	r0, [r4, #28]
   8883c:	f040 0201 	orr.w	r2, r0, #1
   88840:	61e2      	str	r2, [r4, #28]

	udd_enable_hs_test_mode();
   88842:	6823      	ldr	r3, [r4, #0]
   88844:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
   88848:	f441 6000 	orr.w	r0, r1, #2048	; 0x800
   8884c:	6020      	str	r0, [r4, #0]
	udd_enable_hs_test_mode_packet();
   8884e:	6822      	ldr	r2, [r4, #0]
   88850:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
   88854:	6023      	str	r3, [r4, #0]

	// Send packet on endpoint 0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = test_packet;

	for (i = 0; i < sizeof(test_packet); i++) {
   88856:	f04f 0435 	mov.w	r4, #53	; 0x35
   8885a:	f2c2 0418 	movt	r4, #8216	; 0x2018
   8885e:	f10d 31ff 	add.w	r1, sp, #4294967295
		*ptr_dest++ = *ptr_src++;
   88862:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   88866:	f04f 0300 	mov.w	r3, #0
   8886a:	f2c2 0318 	movt	r3, #8216	; 0x2018
   8886e:	f803 0b01 	strb.w	r0, [r3], #1
   88872:	f101 0001 	add.w	r0, r1, #1
   88876:	7849      	ldrb	r1, [r1, #1]
   88878:	461a      	mov	r2, r3
   8887a:	f802 1b01 	strb.w	r1, [r2], #1
   8887e:	f100 0101 	add.w	r1, r0, #1
   88882:	7840      	ldrb	r0, [r0, #1]
   88884:	7058      	strb	r0, [r3, #1]
   88886:	f102 0301 	add.w	r3, r2, #1

	// Send packet on endpoint 0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = test_packet;

	for (i = 0; i < sizeof(test_packet); i++) {
   8888a:	42a3      	cmp	r3, r4
   8888c:	d1f1      	bne.n	88872 <udd_test_mode_packet+0xae>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ack_fifocon(0);
   8888e:	f24c 2120 	movw	r1, #49696	; 0xc220
   88892:	f2c4 010a 	movt	r1, #16394	; 0x400a
   88896:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   8889a:	600a      	str	r2, [r1, #0]
}
   8889c:	b00f      	add	sp, #60	; 0x3c
   8889e:	bc70      	pop	{r4, r5, r6}
   888a0:	4770      	bx	lr
   888a2:	bf00      	nop

000888a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   888a4:	e7fe      	b.n	888a4 <Dummy_Handler>
   888a6:	bf00      	nop

000888a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   888a8:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   888aa:	f240 0300 	movw	r3, #0
   888ae:	f2c2 0307 	movt	r3, #8199	; 0x2007
   888b2:	f24c 124c 	movw	r2, #49484	; 0xc14c
   888b6:	f2c0 0208 	movt	r2, #8
   888ba:	429a      	cmp	r2, r3
   888bc:	d003      	beq.n	888c6 <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
   888be:	4840      	ldr	r0, [pc, #256]	; (889c0 <Reset_Handler+0x118>)
   888c0:	4940      	ldr	r1, [pc, #256]	; (889c4 <Reset_Handler+0x11c>)
   888c2:	4281      	cmp	r1, r0
   888c4:	d304      	bcc.n	888d0 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   888c6:	4b40      	ldr	r3, [pc, #256]	; (889c8 <Reset_Handler+0x120>)
   888c8:	4a40      	ldr	r2, [pc, #256]	; (889cc <Reset_Handler+0x124>)
   888ca:	429a      	cmp	r2, r3
   888cc:	d325      	bcc.n	8891a <Reset_Handler+0x72>
   888ce:	e042      	b.n	88956 <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   888d0:	4d3f      	ldr	r5, [pc, #252]	; (889d0 <Reset_Handler+0x128>)
   888d2:	4c40      	ldr	r4, [pc, #256]	; (889d4 <Reset_Handler+0x12c>)
   888d4:	1b63      	subs	r3, r4, r5
   888d6:	f023 0503 	bic.w	r5, r3, #3
   888da:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   888de:	f240 0200 	movw	r2, #0
   888e2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   888e6:	f24c 114c 	movw	r1, #49484	; 0xc14c
   888ea:	f2c0 0108 	movt	r1, #8
   888ee:	f105 0004 	add.w	r0, r5, #4
   888f2:	f3c5 0480 	ubfx	r4, r5, #2, #1
   888f6:	585d      	ldr	r5, [r3, r1]
   888f8:	509d      	str	r5, [r3, r2]
   888fa:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   888fe:	4283      	cmp	r3, r0
   88900:	d155      	bne.n	889ae <Reset_Handler+0x106>
   88902:	e7e0      	b.n	888c6 <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
   88904:	585d      	ldr	r5, [r3, r1]
   88906:	509d      	str	r5, [r3, r2]
   88908:	f103 0304 	add.w	r3, r3, #4
   8890c:	585c      	ldr	r4, [r3, r1]
   8890e:	509c      	str	r4, [r3, r2]
   88910:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   88914:	4283      	cmp	r3, r0
   88916:	d1f5      	bne.n	88904 <Reset_Handler+0x5c>
   88918:	e7d5      	b.n	888c6 <Reset_Handler+0x1e>
   8891a:	4d2f      	ldr	r5, [pc, #188]	; (889d8 <Reset_Handler+0x130>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   8891c:	492f      	ldr	r1, [pc, #188]	; (889dc <Reset_Handler+0x134>)
   8891e:	1b48      	subs	r0, r1, r5
   88920:	f020 0403 	bic.w	r4, r0, #3
   88924:	f640 23e0 	movw	r3, #2784	; 0xae0
   88928:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8892c:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   8892e:	f04f 0100 	mov.w	r1, #0
   88932:	1b50      	subs	r0, r2, r5
   88934:	f1a0 0004 	sub.w	r0, r0, #4
   88938:	f3c0 0480 	ubfx	r4, r0, #2, #1
   8893c:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   88940:	4295      	cmp	r5, r2
   88942:	d12d      	bne.n	889a0 <Reset_Handler+0xf8>
   88944:	e007      	b.n	88956 <Reset_Handler+0xae>
   88946:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
   8894a:	6069      	str	r1, [r5, #4]
   8894c:	f105 0508 	add.w	r5, r5, #8
   88950:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   88952:	4295      	cmp	r5, r2
   88954:	d1f7      	bne.n	88946 <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   88956:	f240 0500 	movw	r5, #0
   8895a:	f2c0 0508 	movt	r5, #8
   8895e:	f025 4260 	bic.w	r2, r5, #3758096384	; 0xe0000000
   88962:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   88966:	f44f 406d 	mov.w	r0, #60672	; 0xed00
   8896a:	f2ce 0000 	movt	r0, #57344	; 0xe000
   8896e:	6081      	str	r1, [r0, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   88970:	f105 4460 	add.w	r4, r5, #3758096384	; 0xe0000000
   88974:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
   88978:	d207      	bcs.n	8898a <Reset_Handler+0xe2>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8897a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
   8897e:	f2ce 0300 	movt	r3, #57344	; 0xe000
   88982:	689d      	ldr	r5, [r3, #8]
   88984:	f045 5200 	orr.w	r2, r5, #536870912	; 0x20000000
   88988:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8898a:	f249 21d9 	movw	r1, #37593	; 0x92d9
   8898e:	f2c0 0108 	movt	r1, #8
   88992:	4788      	blx	r1

	/* Branch to main function */
	main();
   88994:	f648 40dd 	movw	r0, #36061	; 0x8cdd
   88998:	f2c0 0008 	movt	r0, #8
   8899c:	4780      	blx	r0
   8899e:	e7fe      	b.n	8899e <Reset_Handler+0xf6>
   889a0:	2c00      	cmp	r4, #0
   889a2:	d0d0      	beq.n	88946 <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   889a4:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   889a8:	4295      	cmp	r5, r2
   889aa:	d1cc      	bne.n	88946 <Reset_Handler+0x9e>
   889ac:	e7d3      	b.n	88956 <Reset_Handler+0xae>
   889ae:	2c00      	cmp	r4, #0
   889b0:	d0a8      	beq.n	88904 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   889b2:	585c      	ldr	r4, [r3, r1]
   889b4:	509c      	str	r4, [r3, r2]
   889b6:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   889ba:	4283      	cmp	r3, r0
   889bc:	d1a2      	bne.n	88904 <Reset_Handler+0x5c>
   889be:	e782      	b.n	888c6 <Reset_Handler+0x1e>
   889c0:	20070ae0 	.word	0x20070ae0
   889c4:	20070000 	.word	0x20070000
   889c8:	20071c2c 	.word	0x20071c2c
   889cc:	20070ae0 	.word	0x20070ae0
   889d0:	20070004 	.word	0x20070004
   889d4:	20070ae3 	.word	0x20070ae3
   889d8:	20070adc 	.word	0x20070adc
   889dc:	20071c27 	.word	0x20071c27

000889e0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   889e0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   889e4:	f2c4 030e 	movt	r3, #16398	; 0x400e
   889e8:	6b18      	ldr	r0, [r3, #48]	; 0x30
   889ea:	f000 0103 	and.w	r1, r0, #3
   889ee:	2903      	cmp	r1, #3
   889f0:	f200 80b1 	bhi.w	88b56 <SystemCoreClockUpdate+0x176>
   889f4:	e8df f001 	tbb	[pc, r1]
   889f8:	4f4f1402 	.word	0x4f4f1402
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   889fc:	f641 2010 	movw	r0, #6672	; 0x1a10
   88a00:	f2c4 000e 	movt	r0, #16398	; 0x400e
   88a04:	6941      	ldr	r1, [r0, #20]
   88a06:	f011 0f80 	tst.w	r1, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   88a0a:	f240 2394 	movw	r3, #660	; 0x294
   88a0e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88a12:	bf14      	ite	ne
   88a14:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   88a18:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   88a1c:	601a      	str	r2, [r3, #0]
   88a1e:	e09a      	b.n	88b56 <SystemCoreClockUpdate+0x176>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   88a20:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   88a24:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88a28:	6a18      	ldr	r0, [r3, #32]
   88a2a:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   88a2e:	d009      	beq.n	88a44 <SystemCoreClockUpdate+0x64>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   88a30:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   88a34:	f2c0 03b7 	movt	r3, #183	; 0xb7
   88a38:	f240 2294 	movw	r2, #660	; 0x294
   88a3c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88a40:	6013      	str	r3, [r2, #0]
   88a42:	e088      	b.n	88b56 <SystemCoreClockUpdate+0x176>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   88a44:	f44f 6110 	mov.w	r1, #2304	; 0x900
   88a48:	f2c0 013d 	movt	r1, #61	; 0x3d
   88a4c:	f240 2294 	movw	r2, #660	; 0x294
   88a50:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88a54:	6011      	str	r1, [r2, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   88a56:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   88a5a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88a5e:	6a18      	ldr	r0, [r3, #32]
   88a60:	f000 0170 	and.w	r1, r0, #112	; 0x70
   88a64:	2910      	cmp	r1, #16
   88a66:	d002      	beq.n	88a6e <SystemCoreClockUpdate+0x8e>
   88a68:	2920      	cmp	r1, #32
   88a6a:	d174      	bne.n	88b56 <SystemCoreClockUpdate+0x176>
   88a6c:	e009      	b.n	88a82 <SystemCoreClockUpdate+0xa2>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   88a6e:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   88a72:	f2c0 007a 	movt	r0, #122	; 0x7a
   88a76:	f240 2194 	movw	r1, #660	; 0x294
   88a7a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88a7e:	6008      	str	r0, [r1, #0]
				break;
   88a80:	e069      	b.n	88b56 <SystemCoreClockUpdate+0x176>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   88a82:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   88a86:	f2c0 03b7 	movt	r3, #183	; 0xb7
   88a8a:	f240 2294 	movw	r2, #660	; 0x294
   88a8e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88a92:	6013      	str	r3, [r2, #0]
				break;
   88a94:	e05f      	b.n	88b56 <SystemCoreClockUpdate+0x176>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   88a96:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   88a9a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   88a9e:	6a13      	ldr	r3, [r2, #32]
   88aa0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   88aa4:	d009      	beq.n	88aba <SystemCoreClockUpdate+0xda>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   88aa6:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   88aaa:	f2c0 01b7 	movt	r1, #183	; 0xb7
   88aae:	f240 2294 	movw	r2, #660	; 0x294
   88ab2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88ab6:	6011      	str	r1, [r2, #0]
   88ab8:	e027      	b.n	88b0a <SystemCoreClockUpdate+0x12a>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   88aba:	f44f 6010 	mov.w	r0, #2304	; 0x900
   88abe:	f2c0 003d 	movt	r0, #61	; 0x3d
   88ac2:	f240 2194 	movw	r1, #660	; 0x294
   88ac6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88aca:	6008      	str	r0, [r1, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   88acc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   88ad0:	f2c4 020e 	movt	r2, #16398	; 0x400e
   88ad4:	6a13      	ldr	r3, [r2, #32]
   88ad6:	f003 0070 	and.w	r0, r3, #112	; 0x70
   88ada:	2810      	cmp	r0, #16
   88adc:	d002      	beq.n	88ae4 <SystemCoreClockUpdate+0x104>
   88ade:	2820      	cmp	r0, #32
   88ae0:	d113      	bne.n	88b0a <SystemCoreClockUpdate+0x12a>
   88ae2:	e009      	b.n	88af8 <SystemCoreClockUpdate+0x118>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   88ae4:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   88ae8:	f2c0 037a 	movt	r3, #122	; 0x7a
   88aec:	f240 2094 	movw	r0, #660	; 0x294
   88af0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   88af4:	6003      	str	r3, [r0, #0]
				break;
   88af6:	e008      	b.n	88b0a <SystemCoreClockUpdate+0x12a>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   88af8:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   88afc:	f2c0 01b7 	movt	r1, #183	; 0xb7
   88b00:	f240 2294 	movw	r2, #660	; 0x294
   88b04:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88b08:	6011      	str	r1, [r2, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   88b0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   88b0e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88b12:	6b18      	ldr	r0, [r3, #48]	; 0x30
   88b14:	f000 0103 	and.w	r1, r0, #3
   88b18:	2902      	cmp	r1, #2
   88b1a:	d113      	bne.n	88b44 <SystemCoreClockUpdate+0x164>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   88b1c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   88b20:	f2c4 010e 	movt	r1, #16398	; 0x400e
   88b24:	6a88      	ldr	r0, [r1, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   88b26:	6a89      	ldr	r1, [r1, #40]	; 0x28
   88b28:	f240 2394 	movw	r3, #660	; 0x294
   88b2c:	f2c2 0307 	movt	r3, #8199	; 0x2007
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   88b30:	f3c0 400a 	ubfx	r0, r0, #16, #11
   88b34:	681a      	ldr	r2, [r3, #0]
   88b36:	fb00 2002 	mla	r0, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   88b3a:	b2c9      	uxtb	r1, r1
   88b3c:	fbb0 f2f1 	udiv	r2, r0, r1
   88b40:	601a      	str	r2, [r3, #0]
   88b42:	e008      	b.n	88b56 <SystemCoreClockUpdate+0x176>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   88b44:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
   88b48:	f6c0 634e 	movt	r3, #3662	; 0xe4e
   88b4c:	f240 2294 	movw	r2, #660	; 0x294
   88b50:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88b54:	6013      	str	r3, [r2, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   88b56:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   88b5a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   88b5e:	6b10      	ldr	r0, [r2, #48]	; 0x30
   88b60:	f000 0170 	and.w	r1, r0, #112	; 0x70
   88b64:	2970      	cmp	r1, #112	; 0x70
   88b66:	d10e      	bne.n	88b86 <SystemCoreClockUpdate+0x1a6>
		SystemCoreClock /= 3U;
   88b68:	f240 2394 	movw	r3, #660	; 0x294
   88b6c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88b70:	6818      	ldr	r0, [r3, #0]
   88b72:	f64a 22ab 	movw	r2, #43691	; 0xaaab
   88b76:	f6ca 22aa 	movt	r2, #43690	; 0xaaaa
   88b7a:	fba2 0100 	umull	r0, r1, r2, r0
   88b7e:	ea4f 0051 	mov.w	r0, r1, lsr #1
   88b82:	6018      	str	r0, [r3, #0]
   88b84:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   88b86:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   88b8a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   88b90:	f240 2094 	movw	r0, #660	; 0x294
   88b94:	f2c2 0007 	movt	r0, #8199	; 0x2007
   88b98:	f3c2 1102 	ubfx	r1, r2, #4, #3
   88b9c:	6803      	ldr	r3, [r0, #0]
   88b9e:	fa23 f301 	lsr.w	r3, r3, r1
   88ba2:	6003      	str	r3, [r0, #0]
   88ba4:	4770      	bx	lr
   88ba6:	bf00      	nop

00088ba8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   88ba8:	f64e 23bf 	movw	r3, #60095	; 0xeabf
   88bac:	f2c0 1321 	movt	r3, #289	; 0x121
   88bb0:	4298      	cmp	r0, r3
   88bb2:	d80c      	bhi.n	88bce <system_init_flash+0x26>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   88bb4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   88bb8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88bbc:	f04f 0000 	mov.w	r0, #0
   88bc0:	6018      	str	r0, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   88bc2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
   88bc6:	f2c4 010e 	movt	r1, #16398	; 0x400e
   88bca:	6008      	str	r0, [r1, #0]
   88bcc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   88bce:	f24f 017f 	movw	r1, #61567	; 0xf07f
   88bd2:	f2c0 21fa 	movt	r1, #762	; 0x2fa
   88bd6:	4288      	cmp	r0, r1
   88bd8:	d80c      	bhi.n	88bf4 <system_init_flash+0x4c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   88bda:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   88bde:	f2c4 000e 	movt	r0, #16398	; 0x400e
   88be2:	f44f 7180 	mov.w	r1, #256	; 0x100
   88be6:	6001      	str	r1, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   88be8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
   88bec:	f2c4 020e 	movt	r2, #16398	; 0x400e
   88bf0:	6011      	str	r1, [r2, #0]
   88bf2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   88bf4:	f648 73ff 	movw	r3, #36863	; 0x8fff
   88bf8:	f2c0 33d0 	movt	r3, #976	; 0x3d0
   88bfc:	4298      	cmp	r0, r3
   88bfe:	d80c      	bhi.n	88c1a <system_init_flash+0x72>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   88c00:	f44f 6120 	mov.w	r1, #2560	; 0xa00
   88c04:	f2c4 010e 	movt	r1, #16398	; 0x400e
   88c08:	f44f 7200 	mov.w	r2, #512	; 0x200
   88c0c:	600a      	str	r2, [r1, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   88c0e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   88c12:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88c16:	601a      	str	r2, [r3, #0]
   88c18:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   88c1a:	f24b 31ff 	movw	r1, #46079	; 0xb3ff
   88c1e:	f2c0 41c4 	movt	r1, #1220	; 0x4c4
   88c22:	4288      	cmp	r0, r1
   88c24:	d80c      	bhi.n	88c40 <system_init_flash+0x98>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   88c26:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   88c2a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   88c2e:	f44f 7240 	mov.w	r2, #768	; 0x300
   88c32:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   88c34:	f44f 6040 	mov.w	r0, #3072	; 0xc00
   88c38:	f2c4 000e 	movt	r0, #16398	; 0x400e
   88c3c:	6002      	str	r2, [r0, #0]
   88c3e:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   88c40:	f644 237f 	movw	r3, #19071	; 0x4a7f
   88c44:	f2c0 535d 	movt	r3, #1373	; 0x55d
   88c48:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   88c4a:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   88c4e:	f2c4 000e 	movt	r0, #16398	; 0x400e
   88c52:	bf94      	ite	ls
   88c54:	f44f 6280 	movls.w	r2, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   88c58:	f44f 62a0 	movhi.w	r2, #1280	; 0x500
   88c5c:	6002      	str	r2, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   88c5e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
   88c62:	f2c4 010e 	movt	r1, #16398	; 0x400e
   88c66:	600a      	str	r2, [r1, #0]
   88c68:	4770      	bx	lr
   88c6a:	bf00      	nop

00088c6c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   88c6c:	f241 6308 	movw	r3, #5640	; 0x1608
   88c70:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88c74:	6819      	ldr	r1, [r3, #0]
   88c76:	b941      	cbnz	r1, 88c8a <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
   88c78:	f241 6308 	movw	r3, #5640	; 0x1608
   88c7c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88c80:	f643 4230 	movw	r2, #15408	; 0x3c30
   88c84:	f2c2 0207 	movt	r2, #8199	; 0x2007
   88c88:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   88c8a:	f241 6108 	movw	r1, #5640	; 0x1608
   88c8e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88c92:	680b      	ldr	r3, [r1, #0]

	heap += incr;
   88c94:	1818      	adds	r0, r3, r0
   88c96:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap;
}
   88c98:	4618      	mov	r0, r3
   88c9a:	4770      	bx	lr

00088c9c <main_msc_enable>:
static bool main_b_cdc_enable = false;


bool main_msc_enable(void)
{
	main_b_msc_enable = true;
   88c9c:	f04f 0001 	mov.w	r0, #1
   88ca0:	f241 630c 	movw	r3, #5644	; 0x160c
   88ca4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88ca8:	7018      	strb	r0, [r3, #0]
	return true;
}
   88caa:	4770      	bx	lr

00088cac <main_msc_disable>:
void main_msc_disable(void)
{
	main_b_msc_enable = false;
   88cac:	f241 630c 	movw	r3, #5644	; 0x160c
   88cb0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88cb4:	f04f 0200 	mov.w	r2, #0
   88cb8:	701a      	strb	r2, [r3, #0]
   88cba:	4770      	bx	lr

00088cbc <main_cdc_enable>:
}
bool main_cdc_enable(uint8_t port)
{
	main_b_cdc_enable = true;
   88cbc:	f04f 0001 	mov.w	r0, #1
   88cc0:	f241 630d 	movw	r3, #5645	; 0x160d
   88cc4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88cc8:	7018      	strb	r0, [r3, #0]
	return true;
}
   88cca:	4770      	bx	lr

00088ccc <main_cdc_disable>:
void main_cdc_disable(uint8_t port)
{
	main_b_cdc_enable = false;
   88ccc:	f241 630d 	movw	r3, #5645	; 0x160d
   88cd0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88cd4:	f04f 0200 	mov.w	r2, #0
   88cd8:	701a      	strb	r2, [r3, #0]
   88cda:	4770      	bx	lr

00088cdc <main>:
}

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
   88cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	irq_initialize_vectors();
	cpu_irq_enable();
   88cde:	f04f 0401 	mov.w	r4, #1
   88ce2:	f240 2390 	movw	r3, #656	; 0x290
   88ce6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88cea:	701c      	strb	r4, [r3, #0]
   88cec:	f3bf 8f5f 	dmb	sy
   88cf0:	b662      	cpsie	i
	wdt_disable(WDT);
   88cf2:	f641 2050 	movw	r0, #6736	; 0x1a50
   88cf6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   88cfa:	f641 0115 	movw	r1, #6165	; 0x1815
   88cfe:	f2c0 0108 	movt	r1, #8
   88d02:	4788      	blx	r1
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
   88d04:	f641 4008 	movw	r0, #7176	; 0x1c08
   88d08:	f2c2 0007 	movt	r0, #8199	; 0x2007
   88d0c:	f04f 0200 	mov.w	r2, #0
   88d10:	7002      	strb	r2, [r0, #0]
   88d12:	7042      	strb	r2, [r0, #1]
   88d14:	7082      	strb	r2, [r0, #2]
   88d16:	70c2      	strb	r2, [r0, #3]
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   88d18:	7104      	strb	r4, [r0, #4]

	// Initialize the sleep manager
	sleepmgr_init();

	// Board initialization
	sysclk_init();
   88d1a:	f244 05a1 	movw	r5, #16545	; 0x40a1
   88d1e:	f2c0 0508 	movt	r5, #8
   88d22:	47a8      	blx	r5
	init_board();
   88d24:	f641 061d 	movw	r6, #6173	; 0x181d
   88d28:	f2c0 0608 	movt	r6, #8
   88d2c:	47b0      	blx	r6
	init_pwm();
   88d2e:	f641 272d 	movw	r7, #6701	; 0x1a2d
   88d32:	f2c0 0708 	movt	r7, #8
   88d36:	47b8      	blx	r7
	init_i2c();
   88d38:	f641 14dd 	movw	r4, #6621	; 0x19dd
   88d3c:	f2c0 0408 	movt	r4, #8
   88d40:	47a0      	blx	r4

	// Module initialization	
	init_module_peripherals_bp();
   88d42:	f641 13d1 	movw	r3, #6609	; 0x19d1
   88d46:	f2c0 0308 	movt	r3, #8
   88d4a:	4798      	blx	r3

	/* Initialize SD MMC stack */
	delay_ms(200);
   88d4c:	f44f 409f 	mov.w	r0, #20352	; 0x4f80
   88d50:	f2c0 0012 	movt	r0, #18
   88d54:	f240 0101 	movw	r1, #1
   88d58:	f2c2 0107 	movt	r1, #8199	; 0x2007
   88d5c:	4788      	blx	r1
	sd_mmc_init();
   88d5e:	f240 4069 	movw	r0, #1129	; 0x469
   88d62:	f2c0 0008 	movt	r0, #8
   88d66:	4780      	blx	r0

	// Start USB stack to authorize VBus monitoring
	udc_start();
   88d68:	f645 3245 	movw	r2, #23365	; 0x5b45
   88d6c:	f2c0 0208 	movt	r2, #8
   88d70:	4790      	blx	r2
	
	// Init SCPI parser
    console_init();	
   88d72:	f643 55d1 	movw	r5, #15825	; 0x3dd1
   88d76:	f2c0 0508 	movt	r5, #8
   88d7a:	47a8      	blx	r5
	
	while (true) 
	{
		console_process();
   88d7c:	f643 55e9 	movw	r5, #15849	; 0x3de9
   88d80:	f2c0 0508 	movt	r5, #8
		
 		if(get_user_button_status() == RETURN_OK)
   88d84:	f641 3489 	movw	r4, #7049	; 0x1b89
   88d88:	f2c0 0408 	movt	r4, #8
 		{
 			set_user_led_colour(0, 100, 0);
   88d8c:	f641 3745 	movw	r7, #6981	; 0x1b45
   88d90:	f2c0 0708 	movt	r7, #8
 			enable_12v();
   88d94:	f641 369d 	movw	r6, #7069	; 0x1b9d
   88d98:	f2c0 0608 	movt	r6, #8
	// Init SCPI parser
    console_init();	
	
	while (true) 
	{
		console_process();
   88d9c:	47a8      	blx	r5
		
 		if(get_user_button_status() == RETURN_OK)
   88d9e:	47a0      	blx	r4
   88da0:	2801      	cmp	r0, #1
   88da2:	d106      	bne.n	88db2 <main+0xd6>
 		{
 			set_user_led_colour(0, 100, 0);
   88da4:	f04f 0000 	mov.w	r0, #0
   88da8:	f04f 0164 	mov.w	r1, #100	; 0x64
   88dac:	4602      	mov	r2, r0
   88dae:	47b8      	blx	r7
 			enable_12v();
   88db0:	47b0      	blx	r6
// 		else if(get_ok_12v_status() == RETURN_OK)
// 			set_user_led_colour(100, 0, 0);
// 		else
// 			set_user_led_colour(0, 0, 0);			

		if (main_b_msc_enable) 
   88db2:	f241 630c 	movw	r3, #5644	; 0x160c
   88db6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   88dba:	7819      	ldrb	r1, [r3, #0]
   88dbc:	2900      	cmp	r1, #0
   88dbe:	d0ed      	beq.n	88d9c <main+0xc0>
		{
			if (!udi_msc_process_trans()) 
   88dc0:	f245 70a1 	movw	r0, #22433	; 0x57a1
   88dc4:	f2c0 0008 	movt	r0, #8
   88dc8:	4780      	blx	r0
   88dca:	e7e7      	b.n	88d9c <main+0xc0>

00088dcc <round>:
   88dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88dce:	f3c1 570a 	ubfx	r7, r1, #20, #11
   88dd2:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   88dd6:	2e13      	cmp	r6, #19
   88dd8:	4602      	mov	r2, r0
   88dda:	460b      	mov	r3, r1
   88ddc:	4604      	mov	r4, r0
   88dde:	460d      	mov	r5, r1
   88de0:	dc18      	bgt.n	88e14 <round+0x48>
   88de2:	2e00      	cmp	r6, #0
   88de4:	da08      	bge.n	88df8 <round+0x2c>
   88de6:	1c73      	adds	r3, r6, #1
   88de8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   88dec:	d130      	bne.n	88e50 <round+0x84>
   88dee:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
   88df2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
   88df6:	e02b      	b.n	88e50 <round+0x84>
   88df8:	4818      	ldr	r0, [pc, #96]	; (88e5c <round+0x90>)
   88dfa:	fa40 f006 	asr.w	r0, r0, r6
   88dfe:	4208      	tst	r0, r1
   88e00:	d100      	bne.n	88e04 <round+0x38>
   88e02:	b342      	cbz	r2, 88e56 <round+0x8a>
   88e04:	f44f 2400 	mov.w	r4, #524288	; 0x80000
   88e08:	fa44 f606 	asr.w	r6, r4, r6
   88e0c:	19ad      	adds	r5, r5, r6
   88e0e:	ea25 0500 	bic.w	r5, r5, r0
   88e12:	e01d      	b.n	88e50 <round+0x84>
   88e14:	2e33      	cmp	r6, #51	; 0x33
   88e16:	dd07      	ble.n	88e28 <round+0x5c>
   88e18:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   88e1c:	d11b      	bne.n	88e56 <round+0x8a>
   88e1e:	f000 f825 	bl	88e6c <__adddf3>
   88e22:	4602      	mov	r2, r0
   88e24:	460b      	mov	r3, r1
   88e26:	e016      	b.n	88e56 <round+0x8a>
   88e28:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
   88e2c:	f04f 30ff 	mov.w	r0, #4294967295
   88e30:	fa20 f101 	lsr.w	r1, r0, r1
   88e34:	4211      	tst	r1, r2
   88e36:	d00e      	beq.n	88e56 <round+0x8a>
   88e38:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   88e3c:	2301      	movs	r3, #1
   88e3e:	1cba      	adds	r2, r7, #2
   88e40:	fa03 f702 	lsl.w	r7, r3, r2
   88e44:	193c      	adds	r4, r7, r4
   88e46:	bf28      	it	cs
   88e48:	18ed      	addcs	r5, r5, r3
   88e4a:	ea24 0401 	bic.w	r4, r4, r1
   88e4e:	e000      	b.n	88e52 <round+0x86>
   88e50:	2400      	movs	r4, #0
   88e52:	462b      	mov	r3, r5
   88e54:	4622      	mov	r2, r4
   88e56:	4610      	mov	r0, r2
   88e58:	4619      	mov	r1, r3
   88e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88e5c:	000fffff 	.word	0x000fffff

00088e60 <__aeabi_drsub>:
   88e60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   88e64:	e002      	b.n	88e6c <__adddf3>
   88e66:	bf00      	nop

00088e68 <__aeabi_dsub>:
   88e68:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00088e6c <__adddf3>:
   88e6c:	b530      	push	{r4, r5, lr}
   88e6e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   88e72:	ea4f 0543 	mov.w	r5, r3, lsl #1
   88e76:	ea94 0f05 	teq	r4, r5
   88e7a:	bf08      	it	eq
   88e7c:	ea90 0f02 	teqeq	r0, r2
   88e80:	bf1f      	itttt	ne
   88e82:	ea54 0c00 	orrsne.w	ip, r4, r0
   88e86:	ea55 0c02 	orrsne.w	ip, r5, r2
   88e8a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   88e8e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   88e92:	f000 80e2 	beq.w	8905a <__adddf3+0x1ee>
   88e96:	ea4f 5454 	mov.w	r4, r4, lsr #21
   88e9a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   88e9e:	bfb8      	it	lt
   88ea0:	426d      	neglt	r5, r5
   88ea2:	dd0c      	ble.n	88ebe <__adddf3+0x52>
   88ea4:	442c      	add	r4, r5
   88ea6:	ea80 0202 	eor.w	r2, r0, r2
   88eaa:	ea81 0303 	eor.w	r3, r1, r3
   88eae:	ea82 0000 	eor.w	r0, r2, r0
   88eb2:	ea83 0101 	eor.w	r1, r3, r1
   88eb6:	ea80 0202 	eor.w	r2, r0, r2
   88eba:	ea81 0303 	eor.w	r3, r1, r3
   88ebe:	2d36      	cmp	r5, #54	; 0x36
   88ec0:	bf88      	it	hi
   88ec2:	bd30      	pophi	{r4, r5, pc}
   88ec4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   88ec8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   88ecc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   88ed0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   88ed4:	d002      	beq.n	88edc <__adddf3+0x70>
   88ed6:	4240      	negs	r0, r0
   88ed8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   88edc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   88ee0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   88ee4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   88ee8:	d002      	beq.n	88ef0 <__adddf3+0x84>
   88eea:	4252      	negs	r2, r2
   88eec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   88ef0:	ea94 0f05 	teq	r4, r5
   88ef4:	f000 80a7 	beq.w	89046 <__adddf3+0x1da>
   88ef8:	f1a4 0401 	sub.w	r4, r4, #1
   88efc:	f1d5 0e20 	rsbs	lr, r5, #32
   88f00:	db0d      	blt.n	88f1e <__adddf3+0xb2>
   88f02:	fa02 fc0e 	lsl.w	ip, r2, lr
   88f06:	fa22 f205 	lsr.w	r2, r2, r5
   88f0a:	1880      	adds	r0, r0, r2
   88f0c:	f141 0100 	adc.w	r1, r1, #0
   88f10:	fa03 f20e 	lsl.w	r2, r3, lr
   88f14:	1880      	adds	r0, r0, r2
   88f16:	fa43 f305 	asr.w	r3, r3, r5
   88f1a:	4159      	adcs	r1, r3
   88f1c:	e00e      	b.n	88f3c <__adddf3+0xd0>
   88f1e:	f1a5 0520 	sub.w	r5, r5, #32
   88f22:	f10e 0e20 	add.w	lr, lr, #32
   88f26:	2a01      	cmp	r2, #1
   88f28:	fa03 fc0e 	lsl.w	ip, r3, lr
   88f2c:	bf28      	it	cs
   88f2e:	f04c 0c02 	orrcs.w	ip, ip, #2
   88f32:	fa43 f305 	asr.w	r3, r3, r5
   88f36:	18c0      	adds	r0, r0, r3
   88f38:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   88f3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   88f40:	d507      	bpl.n	88f52 <__adddf3+0xe6>
   88f42:	f04f 0e00 	mov.w	lr, #0
   88f46:	f1dc 0c00 	rsbs	ip, ip, #0
   88f4a:	eb7e 0000 	sbcs.w	r0, lr, r0
   88f4e:	eb6e 0101 	sbc.w	r1, lr, r1
   88f52:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   88f56:	d31b      	bcc.n	88f90 <__adddf3+0x124>
   88f58:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   88f5c:	d30c      	bcc.n	88f78 <__adddf3+0x10c>
   88f5e:	0849      	lsrs	r1, r1, #1
   88f60:	ea5f 0030 	movs.w	r0, r0, rrx
   88f64:	ea4f 0c3c 	mov.w	ip, ip, rrx
   88f68:	f104 0401 	add.w	r4, r4, #1
   88f6c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   88f70:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   88f74:	f080 809a 	bcs.w	890ac <__adddf3+0x240>
   88f78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   88f7c:	bf08      	it	eq
   88f7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   88f82:	f150 0000 	adcs.w	r0, r0, #0
   88f86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   88f8a:	ea41 0105 	orr.w	r1, r1, r5
   88f8e:	bd30      	pop	{r4, r5, pc}
   88f90:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   88f94:	4140      	adcs	r0, r0
   88f96:	eb41 0101 	adc.w	r1, r1, r1
   88f9a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   88f9e:	f1a4 0401 	sub.w	r4, r4, #1
   88fa2:	d1e9      	bne.n	88f78 <__adddf3+0x10c>
   88fa4:	f091 0f00 	teq	r1, #0
   88fa8:	bf04      	itt	eq
   88faa:	4601      	moveq	r1, r0
   88fac:	2000      	moveq	r0, #0
   88fae:	fab1 f381 	clz	r3, r1
   88fb2:	bf08      	it	eq
   88fb4:	3320      	addeq	r3, #32
   88fb6:	f1a3 030b 	sub.w	r3, r3, #11
   88fba:	f1b3 0220 	subs.w	r2, r3, #32
   88fbe:	da0c      	bge.n	88fda <__adddf3+0x16e>
   88fc0:	320c      	adds	r2, #12
   88fc2:	dd08      	ble.n	88fd6 <__adddf3+0x16a>
   88fc4:	f102 0c14 	add.w	ip, r2, #20
   88fc8:	f1c2 020c 	rsb	r2, r2, #12
   88fcc:	fa01 f00c 	lsl.w	r0, r1, ip
   88fd0:	fa21 f102 	lsr.w	r1, r1, r2
   88fd4:	e00c      	b.n	88ff0 <__adddf3+0x184>
   88fd6:	f102 0214 	add.w	r2, r2, #20
   88fda:	bfd8      	it	le
   88fdc:	f1c2 0c20 	rsble	ip, r2, #32
   88fe0:	fa01 f102 	lsl.w	r1, r1, r2
   88fe4:	fa20 fc0c 	lsr.w	ip, r0, ip
   88fe8:	bfdc      	itt	le
   88fea:	ea41 010c 	orrle.w	r1, r1, ip
   88fee:	4090      	lslle	r0, r2
   88ff0:	1ae4      	subs	r4, r4, r3
   88ff2:	bfa2      	ittt	ge
   88ff4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   88ff8:	4329      	orrge	r1, r5
   88ffa:	bd30      	popge	{r4, r5, pc}
   88ffc:	ea6f 0404 	mvn.w	r4, r4
   89000:	3c1f      	subs	r4, #31
   89002:	da1c      	bge.n	8903e <__adddf3+0x1d2>
   89004:	340c      	adds	r4, #12
   89006:	dc0e      	bgt.n	89026 <__adddf3+0x1ba>
   89008:	f104 0414 	add.w	r4, r4, #20
   8900c:	f1c4 0220 	rsb	r2, r4, #32
   89010:	fa20 f004 	lsr.w	r0, r0, r4
   89014:	fa01 f302 	lsl.w	r3, r1, r2
   89018:	ea40 0003 	orr.w	r0, r0, r3
   8901c:	fa21 f304 	lsr.w	r3, r1, r4
   89020:	ea45 0103 	orr.w	r1, r5, r3
   89024:	bd30      	pop	{r4, r5, pc}
   89026:	f1c4 040c 	rsb	r4, r4, #12
   8902a:	f1c4 0220 	rsb	r2, r4, #32
   8902e:	fa20 f002 	lsr.w	r0, r0, r2
   89032:	fa01 f304 	lsl.w	r3, r1, r4
   89036:	ea40 0003 	orr.w	r0, r0, r3
   8903a:	4629      	mov	r1, r5
   8903c:	bd30      	pop	{r4, r5, pc}
   8903e:	fa21 f004 	lsr.w	r0, r1, r4
   89042:	4629      	mov	r1, r5
   89044:	bd30      	pop	{r4, r5, pc}
   89046:	f094 0f00 	teq	r4, #0
   8904a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8904e:	bf06      	itte	eq
   89050:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   89054:	3401      	addeq	r4, #1
   89056:	3d01      	subne	r5, #1
   89058:	e74e      	b.n	88ef8 <__adddf3+0x8c>
   8905a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8905e:	bf18      	it	ne
   89060:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   89064:	d029      	beq.n	890ba <__adddf3+0x24e>
   89066:	ea94 0f05 	teq	r4, r5
   8906a:	bf08      	it	eq
   8906c:	ea90 0f02 	teqeq	r0, r2
   89070:	d005      	beq.n	8907e <__adddf3+0x212>
   89072:	ea54 0c00 	orrs.w	ip, r4, r0
   89076:	bf04      	itt	eq
   89078:	4619      	moveq	r1, r3
   8907a:	4610      	moveq	r0, r2
   8907c:	bd30      	pop	{r4, r5, pc}
   8907e:	ea91 0f03 	teq	r1, r3
   89082:	bf1e      	ittt	ne
   89084:	2100      	movne	r1, #0
   89086:	2000      	movne	r0, #0
   89088:	bd30      	popne	{r4, r5, pc}
   8908a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8908e:	d105      	bne.n	8909c <__adddf3+0x230>
   89090:	0040      	lsls	r0, r0, #1
   89092:	4149      	adcs	r1, r1
   89094:	bf28      	it	cs
   89096:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8909a:	bd30      	pop	{r4, r5, pc}
   8909c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   890a0:	bf3c      	itt	cc
   890a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   890a6:	bd30      	popcc	{r4, r5, pc}
   890a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   890ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   890b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   890b4:	f04f 0000 	mov.w	r0, #0
   890b8:	bd30      	pop	{r4, r5, pc}
   890ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   890be:	bf1a      	itte	ne
   890c0:	4619      	movne	r1, r3
   890c2:	4610      	movne	r0, r2
   890c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   890c8:	bf1c      	itt	ne
   890ca:	460b      	movne	r3, r1
   890cc:	4602      	movne	r2, r0
   890ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   890d2:	bf06      	itte	eq
   890d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   890d8:	ea91 0f03 	teqeq	r1, r3
   890dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   890e0:	bd30      	pop	{r4, r5, pc}
   890e2:	bf00      	nop

000890e4 <__aeabi_ui2d>:
   890e4:	f090 0f00 	teq	r0, #0
   890e8:	bf04      	itt	eq
   890ea:	2100      	moveq	r1, #0
   890ec:	4770      	bxeq	lr
   890ee:	b530      	push	{r4, r5, lr}
   890f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   890f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   890f8:	f04f 0500 	mov.w	r5, #0
   890fc:	f04f 0100 	mov.w	r1, #0
   89100:	e750      	b.n	88fa4 <__adddf3+0x138>
   89102:	bf00      	nop

00089104 <__aeabi_i2d>:
   89104:	f090 0f00 	teq	r0, #0
   89108:	bf04      	itt	eq
   8910a:	2100      	moveq	r1, #0
   8910c:	4770      	bxeq	lr
   8910e:	b530      	push	{r4, r5, lr}
   89110:	f44f 6480 	mov.w	r4, #1024	; 0x400
   89114:	f104 0432 	add.w	r4, r4, #50	; 0x32
   89118:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8911c:	bf48      	it	mi
   8911e:	4240      	negmi	r0, r0
   89120:	f04f 0100 	mov.w	r1, #0
   89124:	e73e      	b.n	88fa4 <__adddf3+0x138>
   89126:	bf00      	nop

00089128 <__aeabi_f2d>:
   89128:	0042      	lsls	r2, r0, #1
   8912a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8912e:	ea4f 0131 	mov.w	r1, r1, rrx
   89132:	ea4f 7002 	mov.w	r0, r2, lsl #28
   89136:	bf1f      	itttt	ne
   89138:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8913c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   89140:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   89144:	4770      	bxne	lr
   89146:	f092 0f00 	teq	r2, #0
   8914a:	bf14      	ite	ne
   8914c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   89150:	4770      	bxeq	lr
   89152:	b530      	push	{r4, r5, lr}
   89154:	f44f 7460 	mov.w	r4, #896	; 0x380
   89158:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8915c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   89160:	e720      	b.n	88fa4 <__adddf3+0x138>
   89162:	bf00      	nop

00089164 <__aeabi_ul2d>:
   89164:	ea50 0201 	orrs.w	r2, r0, r1
   89168:	bf08      	it	eq
   8916a:	4770      	bxeq	lr
   8916c:	b530      	push	{r4, r5, lr}
   8916e:	f04f 0500 	mov.w	r5, #0
   89172:	e00a      	b.n	8918a <__aeabi_l2d+0x16>

00089174 <__aeabi_l2d>:
   89174:	ea50 0201 	orrs.w	r2, r0, r1
   89178:	bf08      	it	eq
   8917a:	4770      	bxeq	lr
   8917c:	b530      	push	{r4, r5, lr}
   8917e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   89182:	d502      	bpl.n	8918a <__aeabi_l2d+0x16>
   89184:	4240      	negs	r0, r0
   89186:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8918a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8918e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   89192:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   89196:	f43f aedc 	beq.w	88f52 <__adddf3+0xe6>
   8919a:	f04f 0203 	mov.w	r2, #3
   8919e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   891a2:	bf18      	it	ne
   891a4:	3203      	addne	r2, #3
   891a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   891aa:	bf18      	it	ne
   891ac:	3203      	addne	r2, #3
   891ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   891b2:	f1c2 0320 	rsb	r3, r2, #32
   891b6:	fa00 fc03 	lsl.w	ip, r0, r3
   891ba:	fa20 f002 	lsr.w	r0, r0, r2
   891be:	fa01 fe03 	lsl.w	lr, r1, r3
   891c2:	ea40 000e 	orr.w	r0, r0, lr
   891c6:	fa21 f102 	lsr.w	r1, r1, r2
   891ca:	4414      	add	r4, r2
   891cc:	e6c1      	b.n	88f52 <__adddf3+0xe6>
   891ce:	bf00      	nop

000891d0 <__aeabi_d2uiz>:
   891d0:	004a      	lsls	r2, r1, #1
   891d2:	d211      	bcs.n	891f8 <__aeabi_d2uiz+0x28>
   891d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   891d8:	d211      	bcs.n	891fe <__aeabi_d2uiz+0x2e>
   891da:	d50d      	bpl.n	891f8 <__aeabi_d2uiz+0x28>
   891dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   891e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   891e4:	d40e      	bmi.n	89204 <__aeabi_d2uiz+0x34>
   891e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   891ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   891ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   891f2:	fa23 f002 	lsr.w	r0, r3, r2
   891f6:	4770      	bx	lr
   891f8:	f04f 0000 	mov.w	r0, #0
   891fc:	4770      	bx	lr
   891fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   89202:	d102      	bne.n	8920a <__aeabi_d2uiz+0x3a>
   89204:	f04f 30ff 	mov.w	r0, #4294967295
   89208:	4770      	bx	lr
   8920a:	f04f 0000 	mov.w	r0, #0
   8920e:	4770      	bx	lr

00089210 <__register_exitproc>:
   89210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   89214:	4698      	mov	r8, r3
   89216:	4b23      	ldr	r3, [pc, #140]	; (892a4 <__register_exitproc+0x94>)
   89218:	4606      	mov	r6, r0
   8921a:	681c      	ldr	r4, [r3, #0]
   8921c:	460f      	mov	r7, r1
   8921e:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
   89222:	4691      	mov	r9, r2
   89224:	b918      	cbnz	r0, 8922e <__register_exitproc+0x1e>
   89226:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
   8922a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   8922e:	6841      	ldr	r1, [r0, #4]
   89230:	291f      	cmp	r1, #31
   89232:	dd16      	ble.n	89262 <__register_exitproc+0x52>
   89234:	481c      	ldr	r0, [pc, #112]	; (892a8 <__register_exitproc+0x98>)
   89236:	b918      	cbnz	r0, 89240 <__register_exitproc+0x30>
   89238:	f04f 30ff 	mov.w	r0, #4294967295
   8923c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   89240:	f44f 70c8 	mov.w	r0, #400	; 0x190
   89244:	f3af 8000 	nop.w
   89248:	2800      	cmp	r0, #0
   8924a:	d0f5      	beq.n	89238 <__register_exitproc+0x28>
   8924c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
   89250:	2500      	movs	r5, #0
   89252:	6045      	str	r5, [r0, #4]
   89254:	6002      	str	r2, [r0, #0]
   89256:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   8925a:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
   8925e:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
   89262:	b1b6      	cbz	r6, 89292 <__register_exitproc+0x82>
   89264:	6844      	ldr	r4, [r0, #4]
   89266:	2201      	movs	r2, #1
   89268:	fa02 f204 	lsl.w	r2, r2, r4
   8926c:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
   89270:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   89274:	4311      	orrs	r1, r2
   89276:	2e02      	cmp	r6, #2
   89278:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
   8927c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
   89280:	461c      	mov	r4, r3
   89282:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
   89286:	d104      	bne.n	89292 <__register_exitproc+0x82>
   89288:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
   8928c:	431a      	orrs	r2, r3
   8928e:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
   89292:	6841      	ldr	r1, [r0, #4]
   89294:	1c8b      	adds	r3, r1, #2
   89296:	1c4a      	adds	r2, r1, #1
   89298:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
   8929c:	6042      	str	r2, [r0, #4]
   8929e:	2000      	movs	r0, #0
   892a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   892a4:	0008c0b8 	.word	0x0008c0b8
   892a8:	00000000 	.word	0x00000000

000892ac <__libc_fini_array>:
   892ac:	b570      	push	{r4, r5, r6, lr}
   892ae:	4b08      	ldr	r3, [pc, #32]	; (892d0 <__libc_fini_array+0x24>)
   892b0:	4c08      	ldr	r4, [pc, #32]	; (892d4 <__libc_fini_array+0x28>)
   892b2:	2500      	movs	r5, #0
   892b4:	1ae0      	subs	r0, r4, r3
   892b6:	1084      	asrs	r4, r0, #2
   892b8:	eb03 0684 	add.w	r6, r3, r4, lsl #2
   892bc:	3d04      	subs	r5, #4
   892be:	b11c      	cbz	r4, 892c8 <__libc_fini_array+0x1c>
   892c0:	5972      	ldr	r2, [r6, r5]
   892c2:	4790      	blx	r2
   892c4:	3c01      	subs	r4, #1
   892c6:	e7f9      	b.n	892bc <__libc_fini_array+0x10>
   892c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   892cc:	f002 bf32 	b.w	8c134 <_fini>
   892d0:	0008c140 	.word	0x0008c140
   892d4:	0008c144 	.word	0x0008c144

000892d8 <__libc_init_array>:
   892d8:	b538      	push	{r3, r4, r5, lr}
   892da:	4d0e      	ldr	r5, [pc, #56]	; (89314 <__libc_init_array+0x3c>)
   892dc:	4b0e      	ldr	r3, [pc, #56]	; (89318 <__libc_init_array+0x40>)
   892de:	2400      	movs	r4, #0
   892e0:	1ae8      	subs	r0, r5, r3
   892e2:	1085      	asrs	r5, r0, #2
   892e4:	42ac      	cmp	r4, r5
   892e6:	d005      	beq.n	892f4 <__libc_init_array+0x1c>
   892e8:	490b      	ldr	r1, [pc, #44]	; (89318 <__libc_init_array+0x40>)
   892ea:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
   892ee:	4790      	blx	r2
   892f0:	3401      	adds	r4, #1
   892f2:	e7f7      	b.n	892e4 <__libc_init_array+0xc>
   892f4:	f002 ff14 	bl	8c120 <_init>
   892f8:	4908      	ldr	r1, [pc, #32]	; (8931c <__libc_init_array+0x44>)
   892fa:	4a09      	ldr	r2, [pc, #36]	; (89320 <__libc_init_array+0x48>)
   892fc:	1a54      	subs	r4, r2, r1
   892fe:	10a5      	asrs	r5, r4, #2
   89300:	2400      	movs	r4, #0
   89302:	42ac      	cmp	r4, r5
   89304:	d005      	beq.n	89312 <__libc_init_array+0x3a>
   89306:	4b05      	ldr	r3, [pc, #20]	; (8931c <__libc_init_array+0x44>)
   89308:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8930c:	4780      	blx	r0
   8930e:	3401      	adds	r4, #1
   89310:	e7f7      	b.n	89302 <__libc_init_array+0x2a>
   89312:	bd38      	pop	{r3, r4, r5, pc}
   89314:	0008c12c 	.word	0x0008c12c
   89318:	0008c12c 	.word	0x0008c12c
   8931c:	0008c12c 	.word	0x0008c12c
   89320:	0008c134 	.word	0x0008c134

00089324 <memcpy>:
   89324:	b510      	push	{r4, lr}
   89326:	2300      	movs	r3, #0
   89328:	4293      	cmp	r3, r2
   8932a:	d003      	beq.n	89334 <memcpy+0x10>
   8932c:	5ccc      	ldrb	r4, [r1, r3]
   8932e:	54c4      	strb	r4, [r0, r3]
   89330:	3301      	adds	r3, #1
   89332:	e7f9      	b.n	89328 <memcpy+0x4>
   89334:	bd10      	pop	{r4, pc}

00089336 <memmove>:
   89336:	4281      	cmp	r1, r0
   89338:	b570      	push	{r4, r5, r6, lr}
   8933a:	d20e      	bcs.n	8935a <memmove+0x24>
   8933c:	188c      	adds	r4, r1, r2
   8933e:	42a0      	cmp	r0, r4
   89340:	d20b      	bcs.n	8935a <memmove+0x24>
   89342:	1885      	adds	r5, r0, r2
   89344:	4613      	mov	r3, r2
   89346:	f113 33ff 	adds.w	r3, r3, #4294967295
   8934a:	d305      	bcc.n	89358 <memmove+0x22>
   8934c:	4251      	negs	r1, r2
   8934e:	1866      	adds	r6, r4, r1
   89350:	5cf6      	ldrb	r6, [r6, r3]
   89352:	1869      	adds	r1, r5, r1
   89354:	54ce      	strb	r6, [r1, r3]
   89356:	e7f6      	b.n	89346 <memmove+0x10>
   89358:	bd70      	pop	{r4, r5, r6, pc}
   8935a:	2300      	movs	r3, #0
   8935c:	4293      	cmp	r3, r2
   8935e:	d003      	beq.n	89368 <memmove+0x32>
   89360:	5ccc      	ldrb	r4, [r1, r3]
   89362:	54c4      	strb	r4, [r0, r3]
   89364:	3301      	adds	r3, #1
   89366:	e7f9      	b.n	8935c <memmove+0x26>
   89368:	bd70      	pop	{r4, r5, r6, pc}
	...

0008936c <_snprintf_r>:
   8936c:	b408      	push	{r3}
   8936e:	b530      	push	{r4, r5, lr}
   89370:	1e14      	subs	r4, r2, #0
   89372:	b09c      	sub	sp, #112	; 0x70
   89374:	4605      	mov	r5, r0
   89376:	da04      	bge.n	89382 <_snprintf_r+0x16>
   89378:	208b      	movs	r0, #139	; 0x8b
   8937a:	6028      	str	r0, [r5, #0]
   8937c:	f04f 30ff 	mov.w	r0, #4294967295
   89380:	e01e      	b.n	893c0 <_snprintf_r+0x54>
   89382:	f44f 7302 	mov.w	r3, #520	; 0x208
   89386:	f8ad 3014 	strh.w	r3, [sp, #20]
   8938a:	9102      	str	r1, [sp, #8]
   8938c:	9106      	str	r1, [sp, #24]
   8938e:	d001      	beq.n	89394 <_snprintf_r+0x28>
   89390:	1e60      	subs	r0, r4, #1
   89392:	e000      	b.n	89396 <_snprintf_r+0x2a>
   89394:	4620      	mov	r0, r4
   89396:	f64f 71ff 	movw	r1, #65535	; 0xffff
   8939a:	ab20      	add	r3, sp, #128	; 0x80
   8939c:	9004      	str	r0, [sp, #16]
   8939e:	9007      	str	r0, [sp, #28]
   893a0:	f8ad 1016 	strh.w	r1, [sp, #22]
   893a4:	4628      	mov	r0, r5
   893a6:	a902      	add	r1, sp, #8
   893a8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   893aa:	9301      	str	r3, [sp, #4]
   893ac:	f000 f922 	bl	895f4 <_svfprintf_r>
   893b0:	1c43      	adds	r3, r0, #1
   893b2:	da01      	bge.n	893b8 <_snprintf_r+0x4c>
   893b4:	228b      	movs	r2, #139	; 0x8b
   893b6:	602a      	str	r2, [r5, #0]
   893b8:	b114      	cbz	r4, 893c0 <_snprintf_r+0x54>
   893ba:	9b02      	ldr	r3, [sp, #8]
   893bc:	2100      	movs	r1, #0
   893be:	7019      	strb	r1, [r3, #0]
   893c0:	b01c      	add	sp, #112	; 0x70
   893c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   893c6:	b001      	add	sp, #4
   893c8:	4770      	bx	lr

000893ca <snprintf>:
   893ca:	b40c      	push	{r2, r3}
   893cc:	b530      	push	{r4, r5, lr}
   893ce:	4b17      	ldr	r3, [pc, #92]	; (8942c <snprintf+0x62>)
   893d0:	1e0c      	subs	r4, r1, #0
   893d2:	b09d      	sub	sp, #116	; 0x74
   893d4:	681d      	ldr	r5, [r3, #0]
   893d6:	da04      	bge.n	893e2 <snprintf+0x18>
   893d8:	208b      	movs	r0, #139	; 0x8b
   893da:	6028      	str	r0, [r5, #0]
   893dc:	f04f 30ff 	mov.w	r0, #4294967295
   893e0:	e01e      	b.n	89420 <snprintf+0x56>
   893e2:	f44f 7102 	mov.w	r1, #520	; 0x208
   893e6:	f8ad 1014 	strh.w	r1, [sp, #20]
   893ea:	9002      	str	r0, [sp, #8]
   893ec:	9006      	str	r0, [sp, #24]
   893ee:	d001      	beq.n	893f4 <snprintf+0x2a>
   893f0:	1e60      	subs	r0, r4, #1
   893f2:	e000      	b.n	893f6 <snprintf+0x2c>
   893f4:	4620      	mov	r0, r4
   893f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
   893fa:	9004      	str	r0, [sp, #16]
   893fc:	9007      	str	r0, [sp, #28]
   893fe:	f8ad 2016 	strh.w	r2, [sp, #22]
   89402:	ab21      	add	r3, sp, #132	; 0x84
   89404:	9a20      	ldr	r2, [sp, #128]	; 0x80
   89406:	4628      	mov	r0, r5
   89408:	a902      	add	r1, sp, #8
   8940a:	9301      	str	r3, [sp, #4]
   8940c:	f000 f8f2 	bl	895f4 <_svfprintf_r>
   89410:	1c42      	adds	r2, r0, #1
   89412:	da01      	bge.n	89418 <snprintf+0x4e>
   89414:	238b      	movs	r3, #139	; 0x8b
   89416:	602b      	str	r3, [r5, #0]
   89418:	b114      	cbz	r4, 89420 <snprintf+0x56>
   8941a:	9a02      	ldr	r2, [sp, #8]
   8941c:	2100      	movs	r1, #0
   8941e:	7011      	strb	r1, [r2, #0]
   89420:	b01d      	add	sp, #116	; 0x74
   89422:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   89426:	b002      	add	sp, #8
   89428:	4770      	bx	lr
   8942a:	bf00      	nop
   8942c:	200702a0 	.word	0x200702a0

00089430 <strlen>:
   89430:	4603      	mov	r3, r0
   89432:	f813 2b01 	ldrb.w	r2, [r3], #1
   89436:	2a00      	cmp	r2, #0
   89438:	d1fb      	bne.n	89432 <strlen+0x2>
   8943a:	1a18      	subs	r0, r3, r0
   8943c:	3801      	subs	r0, #1
   8943e:	4770      	bx	lr

00089440 <strncasecmp>:
   89440:	4b0f      	ldr	r3, [pc, #60]	; (89480 <strncasecmp+0x40>)
   89442:	b5f0      	push	{r4, r5, r6, r7, lr}
   89444:	681e      	ldr	r6, [r3, #0]
   89446:	2300      	movs	r3, #0
   89448:	4293      	cmp	r3, r2
   8944a:	d015      	beq.n	89478 <strncasecmp+0x38>
   8944c:	5cc5      	ldrb	r5, [r0, r3]
   8944e:	1974      	adds	r4, r6, r5
   89450:	7867      	ldrb	r7, [r4, #1]
   89452:	f007 0403 	and.w	r4, r7, #3
   89456:	2c01      	cmp	r4, #1
   89458:	5ccc      	ldrb	r4, [r1, r3]
   8945a:	bf08      	it	eq
   8945c:	3520      	addeq	r5, #32
   8945e:	1937      	adds	r7, r6, r4
   89460:	787f      	ldrb	r7, [r7, #1]
   89462:	f007 0703 	and.w	r7, r7, #3
   89466:	2f01      	cmp	r7, #1
   89468:	bf08      	it	eq
   8946a:	3420      	addeq	r4, #32
   8946c:	1b2d      	subs	r5, r5, r4
   8946e:	d104      	bne.n	8947a <strncasecmp+0x3a>
   89470:	3301      	adds	r3, #1
   89472:	2c00      	cmp	r4, #0
   89474:	d1e8      	bne.n	89448 <strncasecmp+0x8>
   89476:	e000      	b.n	8947a <strncasecmp+0x3a>
   89478:	2500      	movs	r5, #0
   8947a:	4628      	mov	r0, r5
   8947c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8947e:	bf00      	nop
   89480:	20070298 	.word	0x20070298

00089484 <strncmp>:
   89484:	b570      	push	{r4, r5, r6, lr}
   89486:	b192      	cbz	r2, 894ae <strncmp+0x2a>
   89488:	460b      	mov	r3, r1
   8948a:	4605      	mov	r5, r0
   8948c:	b91a      	cbnz	r2, 89496 <strncmp+0x12>
   8948e:	7828      	ldrb	r0, [r5, #0]
   89490:	7819      	ldrb	r1, [r3, #0]
   89492:	1a40      	subs	r0, r0, r1
   89494:	bd70      	pop	{r4, r5, r6, pc}
   89496:	f810 6b01 	ldrb.w	r6, [r0], #1
   8949a:	781c      	ldrb	r4, [r3, #0]
   8949c:	3101      	adds	r1, #1
   8949e:	42b4      	cmp	r4, r6
   894a0:	d1f5      	bne.n	8948e <strncmp+0xa>
   894a2:	2a01      	cmp	r2, #1
   894a4:	d0f3      	beq.n	8948e <strncmp+0xa>
   894a6:	3a01      	subs	r2, #1
   894a8:	2c00      	cmp	r4, #0
   894aa:	d1ed      	bne.n	89488 <strncmp+0x4>
   894ac:	e7ef      	b.n	8948e <strncmp+0xa>
   894ae:	4610      	mov	r0, r2
   894b0:	bd70      	pop	{r4, r5, r6, pc}

000894b2 <strnlen>:
   894b2:	b510      	push	{r4, lr}
   894b4:	4603      	mov	r3, r0
   894b6:	1841      	adds	r1, r0, r1
   894b8:	428b      	cmp	r3, r1
   894ba:	461a      	mov	r2, r3
   894bc:	d101      	bne.n	894c2 <strnlen+0x10>
   894be:	1a10      	subs	r0, r2, r0
   894c0:	bd10      	pop	{r4, pc}
   894c2:	7814      	ldrb	r4, [r2, #0]
   894c4:	3301      	adds	r3, #1
   894c6:	2c00      	cmp	r4, #0
   894c8:	d1f6      	bne.n	894b8 <strnlen+0x6>
   894ca:	e7f8      	b.n	894be <strnlen+0xc>

000894cc <_strtol_r>:
   894cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   894d0:	9001      	str	r0, [sp, #4]
   894d2:	4840      	ldr	r0, [pc, #256]	; (895d4 <_strtol_r+0x108>)
   894d4:	f8d0 9000 	ldr.w	r9, [r0]
   894d8:	4608      	mov	r0, r1
   894da:	4604      	mov	r4, r0
   894dc:	f814 5b01 	ldrb.w	r5, [r4], #1
   894e0:	eb09 0605 	add.w	r6, r9, r5
   894e4:	7877      	ldrb	r7, [r6, #1]
   894e6:	4620      	mov	r0, r4
   894e8:	f007 0608 	and.w	r6, r7, #8
   894ec:	b2f7      	uxtb	r7, r6
   894ee:	2f00      	cmp	r7, #0
   894f0:	d1f3      	bne.n	894da <_strtol_r+0xe>
   894f2:	2d2d      	cmp	r5, #45	; 0x2d
   894f4:	d103      	bne.n	894fe <_strtol_r+0x32>
   894f6:	f814 5b01 	ldrb.w	r5, [r4], #1
   894fa:	2701      	movs	r7, #1
   894fc:	e004      	b.n	89508 <_strtol_r+0x3c>
   894fe:	2d2b      	cmp	r5, #43	; 0x2b
   89500:	bf04      	itt	eq
   89502:	4624      	moveq	r4, r4
   89504:	f814 5b01 	ldrbeq.w	r5, [r4], #1
   89508:	2b00      	cmp	r3, #0
   8950a:	d05c      	beq.n	895c6 <_strtol_r+0xfa>
   8950c:	2b10      	cmp	r3, #16
   8950e:	d107      	bne.n	89520 <_strtol_r+0x54>
   89510:	2d30      	cmp	r5, #48	; 0x30
   89512:	d105      	bne.n	89520 <_strtol_r+0x54>
   89514:	7825      	ldrb	r5, [r4, #0]
   89516:	2d78      	cmp	r5, #120	; 0x78
   89518:	d14e      	bne.n	895b8 <_strtol_r+0xec>
   8951a:	7865      	ldrb	r5, [r4, #1]
   8951c:	2310      	movs	r3, #16
   8951e:	3402      	adds	r4, #2
   89520:	2f00      	cmp	r7, #0
   89522:	bf0c      	ite	eq
   89524:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   89528:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   8952c:	fbb0 faf3 	udiv	sl, r0, r3
   89530:	2600      	movs	r6, #0
   89532:	fb03 081a 	mls	r8, r3, sl, r0
   89536:	4630      	mov	r0, r6
   89538:	eb09 0c05 	add.w	ip, r9, r5
   8953c:	f89c c001 	ldrb.w	ip, [ip, #1]
   89540:	f00c 0b04 	and.w	fp, ip, #4
   89544:	fa5f fb8b 	uxtb.w	fp, fp
   89548:	f1bb 0f00 	cmp.w	fp, #0
   8954c:	d001      	beq.n	89552 <_strtol_r+0x86>
   8954e:	3d30      	subs	r5, #48	; 0x30
   89550:	e00b      	b.n	8956a <_strtol_r+0x9e>
   89552:	f01c 0c03 	ands.w	ip, ip, #3
   89556:	d01b      	beq.n	89590 <_strtol_r+0xc4>
   89558:	f1bc 0f01 	cmp.w	ip, #1
   8955c:	bf14      	ite	ne
   8955e:	f04f 0c57 	movne.w	ip, #87	; 0x57
   89562:	f04f 0c37 	moveq.w	ip, #55	; 0x37
   89566:	ebcc 0505 	rsb	r5, ip, r5
   8956a:	429d      	cmp	r5, r3
   8956c:	da10      	bge.n	89590 <_strtol_r+0xc4>
   8956e:	f1b6 3fff 	cmp.w	r6, #4294967295
   89572:	d00a      	beq.n	8958a <_strtol_r+0xbe>
   89574:	4550      	cmp	r0, sl
   89576:	d806      	bhi.n	89586 <_strtol_r+0xba>
   89578:	d101      	bne.n	8957e <_strtol_r+0xb2>
   8957a:	4545      	cmp	r5, r8
   8957c:	dc03      	bgt.n	89586 <_strtol_r+0xba>
   8957e:	fb03 5000 	mla	r0, r3, r0, r5
   89582:	2601      	movs	r6, #1
   89584:	e001      	b.n	8958a <_strtol_r+0xbe>
   89586:	f04f 36ff 	mov.w	r6, #4294967295
   8958a:	f814 5b01 	ldrb.w	r5, [r4], #1
   8958e:	e7d3      	b.n	89538 <_strtol_r+0x6c>
   89590:	1c73      	adds	r3, r6, #1
   89592:	d10a      	bne.n	895aa <_strtol_r+0xde>
   89594:	2f00      	cmp	r7, #0
   89596:	9901      	ldr	r1, [sp, #4]
   89598:	bf0c      	ite	eq
   8959a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8959e:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   895a2:	2322      	movs	r3, #34	; 0x22
   895a4:	600b      	str	r3, [r1, #0]
   895a6:	b922      	cbnz	r2, 895b2 <_strtol_r+0xe6>
   895a8:	e011      	b.n	895ce <_strtol_r+0x102>
   895aa:	b107      	cbz	r7, 895ae <_strtol_r+0xe2>
   895ac:	4240      	negs	r0, r0
   895ae:	b172      	cbz	r2, 895ce <_strtol_r+0x102>
   895b0:	b106      	cbz	r6, 895b4 <_strtol_r+0xe8>
   895b2:	1e61      	subs	r1, r4, #1
   895b4:	6011      	str	r1, [r2, #0]
   895b6:	e00a      	b.n	895ce <_strtol_r+0x102>
   895b8:	2d58      	cmp	r5, #88	; 0x58
   895ba:	d0ae      	beq.n	8951a <_strtol_r+0x4e>
   895bc:	2530      	movs	r5, #48	; 0x30
   895be:	2b00      	cmp	r3, #0
   895c0:	d1ae      	bne.n	89520 <_strtol_r+0x54>
   895c2:	2308      	movs	r3, #8
   895c4:	e7ac      	b.n	89520 <_strtol_r+0x54>
   895c6:	2d30      	cmp	r5, #48	; 0x30
   895c8:	d0a4      	beq.n	89514 <_strtol_r+0x48>
   895ca:	230a      	movs	r3, #10
   895cc:	e7a8      	b.n	89520 <_strtol_r+0x54>
   895ce:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   895d2:	bf00      	nop
   895d4:	20070298 	.word	0x20070298

000895d8 <strtol>:
   895d8:	b530      	push	{r4, r5, lr}
   895da:	4613      	mov	r3, r2
   895dc:	4a04      	ldr	r2, [pc, #16]	; (895f0 <strtol+0x18>)
   895de:	4605      	mov	r5, r0
   895e0:	460c      	mov	r4, r1
   895e2:	6810      	ldr	r0, [r2, #0]
   895e4:	4629      	mov	r1, r5
   895e6:	4622      	mov	r2, r4
   895e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   895ec:	f7ff bf6e 	b.w	894cc <_strtol_r>
   895f0:	200702a0 	.word	0x200702a0

000895f4 <_svfprintf_r>:
   895f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   895f8:	461e      	mov	r6, r3
   895fa:	898b      	ldrh	r3, [r1, #12]
   895fc:	4689      	mov	r9, r1
   895fe:	f003 0180 	and.w	r1, r3, #128	; 0x80
   89602:	4614      	mov	r4, r2
   89604:	b20a      	sxth	r2, r1
   89606:	b0a9      	sub	sp, #164	; 0xa4
   89608:	4683      	mov	fp, r0
   8960a:	b19a      	cbz	r2, 89634 <_svfprintf_r+0x40>
   8960c:	f8d9 3010 	ldr.w	r3, [r9, #16]
   89610:	b983      	cbnz	r3, 89634 <_svfprintf_r+0x40>
   89612:	2140      	movs	r1, #64	; 0x40
   89614:	f000 fcfe 	bl	8a014 <_malloc_r>
   89618:	f8c9 0000 	str.w	r0, [r9]
   8961c:	f8c9 0010 	str.w	r0, [r9, #16]
   89620:	b928      	cbnz	r0, 8962e <_svfprintf_r+0x3a>
   89622:	220c      	movs	r2, #12
   89624:	f8cb 2000 	str.w	r2, [fp]
   89628:	f04f 30ff 	mov.w	r0, #4294967295
   8962c:	e3da      	b.n	89de4 <_svfprintf_r+0x7f0>
   8962e:	2040      	movs	r0, #64	; 0x40
   89630:	f8c9 0014 	str.w	r0, [r9, #20]
   89634:	2100      	movs	r1, #0
   89636:	ad18      	add	r5, sp, #96	; 0x60
   89638:	950b      	str	r5, [sp, #44]	; 0x2c
   8963a:	910d      	str	r1, [sp, #52]	; 0x34
   8963c:	910c      	str	r1, [sp, #48]	; 0x30
   8963e:	9401      	str	r4, [sp, #4]
   89640:	9105      	str	r1, [sp, #20]
   89642:	9104      	str	r1, [sp, #16]
   89644:	46a8      	mov	r8, r5
   89646:	9b01      	ldr	r3, [sp, #4]
   89648:	461c      	mov	r4, r3
   8964a:	f813 2b01 	ldrb.w	r2, [r3], #1
   8964e:	b91a      	cbnz	r2, 89658 <_svfprintf_r+0x64>
   89650:	9801      	ldr	r0, [sp, #4]
   89652:	1a25      	subs	r5, r4, r0
   89654:	d103      	bne.n	8965e <_svfprintf_r+0x6a>
   89656:	e01d      	b.n	89694 <_svfprintf_r+0xa0>
   89658:	2a25      	cmp	r2, #37	; 0x25
   8965a:	d1f5      	bne.n	89648 <_svfprintf_r+0x54>
   8965c:	e7f8      	b.n	89650 <_svfprintf_r+0x5c>
   8965e:	9a01      	ldr	r2, [sp, #4]
   89660:	990d      	ldr	r1, [sp, #52]	; 0x34
   89662:	e888 0024 	stmia.w	r8, {r2, r5}
   89666:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   89668:	194b      	adds	r3, r1, r5
   8966a:	1c50      	adds	r0, r2, #1
   8966c:	2807      	cmp	r0, #7
   8966e:	930d      	str	r3, [sp, #52]	; 0x34
   89670:	900c      	str	r0, [sp, #48]	; 0x30
   89672:	dc02      	bgt.n	8967a <_svfprintf_r+0x86>
   89674:	f108 0808 	add.w	r8, r8, #8
   89678:	e009      	b.n	8968e <_svfprintf_r+0x9a>
   8967a:	4658      	mov	r0, fp
   8967c:	4649      	mov	r1, r9
   8967e:	aa0b      	add	r2, sp, #44	; 0x2c
   89680:	f001 f858 	bl	8a734 <__ssprint_r>
   89684:	2800      	cmp	r0, #0
   89686:	f040 83a2 	bne.w	89dce <_svfprintf_r+0x7da>
   8968a:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8968e:	9904      	ldr	r1, [sp, #16]
   89690:	194b      	adds	r3, r1, r5
   89692:	9304      	str	r3, [sp, #16]
   89694:	7822      	ldrb	r2, [r4, #0]
   89696:	2a00      	cmp	r2, #0
   89698:	f000 8392 	beq.w	89dc0 <_svfprintf_r+0x7cc>
   8969c:	2200      	movs	r2, #0
   8969e:	3401      	adds	r4, #1
   896a0:	9401      	str	r4, [sp, #4]
   896a2:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   896a6:	f04f 3cff 	mov.w	ip, #4294967295
   896aa:	9203      	str	r2, [sp, #12]
   896ac:	4617      	mov	r7, r2
   896ae:	9801      	ldr	r0, [sp, #4]
   896b0:	f810 3b01 	ldrb.w	r3, [r0], #1
   896b4:	9001      	str	r0, [sp, #4]
   896b6:	2b63      	cmp	r3, #99	; 0x63
   896b8:	f000 80b3 	beq.w	89822 <_svfprintf_r+0x22e>
   896bc:	dc33      	bgt.n	89726 <_svfprintf_r+0x132>
   896be:	2b39      	cmp	r3, #57	; 0x39
   896c0:	dc1a      	bgt.n	896f8 <_svfprintf_r+0x104>
   896c2:	2b31      	cmp	r3, #49	; 0x31
   896c4:	f280 8091 	bge.w	897ea <_svfprintf_r+0x1f6>
   896c8:	2b2b      	cmp	r3, #43	; 0x2b
   896ca:	d101      	bne.n	896d0 <_svfprintf_r+0xdc>
   896cc:	461a      	mov	r2, r3
   896ce:	e7ee      	b.n	896ae <_svfprintf_r+0xba>
   896d0:	dc0a      	bgt.n	896e8 <_svfprintf_r+0xf4>
   896d2:	2b23      	cmp	r3, #35	; 0x23
   896d4:	d055      	beq.n	89782 <_svfprintf_r+0x18e>
   896d6:	2b2a      	cmp	r3, #42	; 0x2a
   896d8:	d056      	beq.n	89788 <_svfprintf_r+0x194>
   896da:	2b20      	cmp	r3, #32
   896dc:	f040 81f5 	bne.w	89aca <_svfprintf_r+0x4d6>
   896e0:	2a00      	cmp	r2, #0
   896e2:	bf08      	it	eq
   896e4:	2220      	moveq	r2, #32
   896e6:	e7e2      	b.n	896ae <_svfprintf_r+0xba>
   896e8:	2b2e      	cmp	r3, #46	; 0x2e
   896ea:	d058      	beq.n	8979e <_svfprintf_r+0x1aa>
   896ec:	2b30      	cmp	r3, #48	; 0x30
   896ee:	d079      	beq.n	897e4 <_svfprintf_r+0x1f0>
   896f0:	2b2d      	cmp	r3, #45	; 0x2d
   896f2:	f040 81ea 	bne.w	89aca <_svfprintf_r+0x4d6>
   896f6:	e04f      	b.n	89798 <_svfprintf_r+0x1a4>
   896f8:	2b4f      	cmp	r3, #79	; 0x4f
   896fa:	f000 80de 	beq.w	898ba <_svfprintf_r+0x2c6>
   896fe:	dc07      	bgt.n	89710 <_svfprintf_r+0x11c>
   89700:	2b44      	cmp	r3, #68	; 0x44
   89702:	f040 81e2 	bne.w	89aca <_svfprintf_r+0x4d6>
   89706:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8970a:	f047 0710 	orr.w	r7, r7, #16
   8970e:	e090      	b.n	89832 <_svfprintf_r+0x23e>
   89710:	2b55      	cmp	r3, #85	; 0x55
   89712:	f000 811f 	beq.w	89954 <_svfprintf_r+0x360>
   89716:	2b58      	cmp	r3, #88	; 0x58
   89718:	f040 81d7 	bne.w	89aca <_svfprintf_r+0x4d6>
   8971c:	4dae      	ldr	r5, [pc, #696]	; (899d8 <_svfprintf_r+0x3e4>)
   8971e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   89722:	9505      	str	r5, [sp, #20]
   89724:	e130      	b.n	89988 <_svfprintf_r+0x394>
   89726:	2b6f      	cmp	r3, #111	; 0x6f
   89728:	f000 80c9 	beq.w	898be <_svfprintf_r+0x2ca>
   8972c:	dc10      	bgt.n	89750 <_svfprintf_r+0x15c>
   8972e:	2b69      	cmp	r3, #105	; 0x69
   89730:	d024      	beq.n	8977c <_svfprintf_r+0x188>
   89732:	dc07      	bgt.n	89744 <_svfprintf_r+0x150>
   89734:	2b64      	cmp	r3, #100	; 0x64
   89736:	d021      	beq.n	8977c <_svfprintf_r+0x188>
   89738:	2b68      	cmp	r3, #104	; 0x68
   8973a:	f040 81c6 	bne.w	89aca <_svfprintf_r+0x4d6>
   8973e:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   89742:	e7b4      	b.n	896ae <_svfprintf_r+0xba>
   89744:	2b6c      	cmp	r3, #108	; 0x6c
   89746:	d05f      	beq.n	89808 <_svfprintf_r+0x214>
   89748:	2b6e      	cmp	r3, #110	; 0x6e
   8974a:	f040 81be 	bne.w	89aca <_svfprintf_r+0x4d6>
   8974e:	e096      	b.n	8987e <_svfprintf_r+0x28a>
   89750:	2b73      	cmp	r3, #115	; 0x73
   89752:	f000 80df 	beq.w	89914 <_svfprintf_r+0x320>
   89756:	dc06      	bgt.n	89766 <_svfprintf_r+0x172>
   89758:	2b70      	cmp	r3, #112	; 0x70
   8975a:	f000 80cd 	beq.w	898f8 <_svfprintf_r+0x304>
   8975e:	2b71      	cmp	r3, #113	; 0x71
   89760:	f040 81b3 	bne.w	89aca <_svfprintf_r+0x4d6>
   89764:	e05a      	b.n	8981c <_svfprintf_r+0x228>
   89766:	2b75      	cmp	r3, #117	; 0x75
   89768:	f000 80f6 	beq.w	89958 <_svfprintf_r+0x364>
   8976c:	2b78      	cmp	r3, #120	; 0x78
   8976e:	f040 81ac 	bne.w	89aca <_svfprintf_r+0x4d6>
   89772:	4d9a      	ldr	r5, [pc, #616]	; (899dc <_svfprintf_r+0x3e8>)
   89774:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   89778:	9505      	str	r5, [sp, #20]
   8977a:	e105      	b.n	89988 <_svfprintf_r+0x394>
   8977c:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   89780:	e057      	b.n	89832 <_svfprintf_r+0x23e>
   89782:	f047 0701 	orr.w	r7, r7, #1
   89786:	e792      	b.n	896ae <_svfprintf_r+0xba>
   89788:	1d33      	adds	r3, r6, #4
   8978a:	6836      	ldr	r6, [r6, #0]
   8978c:	2e00      	cmp	r6, #0
   8978e:	9603      	str	r6, [sp, #12]
   89790:	da15      	bge.n	897be <_svfprintf_r+0x1ca>
   89792:	4270      	negs	r0, r6
   89794:	9003      	str	r0, [sp, #12]
   89796:	461e      	mov	r6, r3
   89798:	f047 0704 	orr.w	r7, r7, #4
   8979c:	e787      	b.n	896ae <_svfprintf_r+0xba>
   8979e:	9901      	ldr	r1, [sp, #4]
   897a0:	f811 3b01 	ldrb.w	r3, [r1], #1
   897a4:	2b2a      	cmp	r3, #42	; 0x2a
   897a6:	9101      	str	r1, [sp, #4]
   897a8:	d10b      	bne.n	897c2 <_svfprintf_r+0x1ce>
   897aa:	f8d6 c000 	ldr.w	ip, [r6]
   897ae:	1d33      	adds	r3, r6, #4
   897b0:	f1bc 0f00 	cmp.w	ip, #0
   897b4:	da03      	bge.n	897be <_svfprintf_r+0x1ca>
   897b6:	461e      	mov	r6, r3
   897b8:	f04f 3cff 	mov.w	ip, #4294967295
   897bc:	e777      	b.n	896ae <_svfprintf_r+0xba>
   897be:	461e      	mov	r6, r3
   897c0:	e775      	b.n	896ae <_svfprintf_r+0xba>
   897c2:	f04f 0c00 	mov.w	ip, #0
   897c6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   897ca:	2809      	cmp	r0, #9
   897cc:	d807      	bhi.n	897de <_svfprintf_r+0x1ea>
   897ce:	9901      	ldr	r1, [sp, #4]
   897d0:	230a      	movs	r3, #10
   897d2:	fb03 0c0c 	mla	ip, r3, ip, r0
   897d6:	f811 3b01 	ldrb.w	r3, [r1], #1
   897da:	9101      	str	r1, [sp, #4]
   897dc:	e7f3      	b.n	897c6 <_svfprintf_r+0x1d2>
   897de:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
   897e2:	e768      	b.n	896b6 <_svfprintf_r+0xc2>
   897e4:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   897e8:	e761      	b.n	896ae <_svfprintf_r+0xba>
   897ea:	9801      	ldr	r0, [sp, #4]
   897ec:	2100      	movs	r1, #0
   897ee:	3b30      	subs	r3, #48	; 0x30
   897f0:	240a      	movs	r4, #10
   897f2:	fb04 3101 	mla	r1, r4, r1, r3
   897f6:	f810 3b01 	ldrb.w	r3, [r0], #1
   897fa:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
   897fe:	2c09      	cmp	r4, #9
   89800:	9001      	str	r0, [sp, #4]
   89802:	d9f4      	bls.n	897ee <_svfprintf_r+0x1fa>
   89804:	9103      	str	r1, [sp, #12]
   89806:	e756      	b.n	896b6 <_svfprintf_r+0xc2>
   89808:	9901      	ldr	r1, [sp, #4]
   8980a:	780b      	ldrb	r3, [r1, #0]
   8980c:	2b6c      	cmp	r3, #108	; 0x6c
   8980e:	d102      	bne.n	89816 <_svfprintf_r+0x222>
   89810:	1c48      	adds	r0, r1, #1
   89812:	9001      	str	r0, [sp, #4]
   89814:	e002      	b.n	8981c <_svfprintf_r+0x228>
   89816:	f047 0710 	orr.w	r7, r7, #16
   8981a:	e748      	b.n	896ae <_svfprintf_r+0xba>
   8981c:	f047 0720 	orr.w	r7, r7, #32
   89820:	e745      	b.n	896ae <_svfprintf_r+0xba>
   89822:	6832      	ldr	r2, [r6, #0]
   89824:	2500      	movs	r5, #0
   89826:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   8982a:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8982e:	3604      	adds	r6, #4
   89830:	e155      	b.n	89ade <_svfprintf_r+0x4ea>
   89832:	06ba      	lsls	r2, r7, #26
   89834:	d507      	bpl.n	89846 <_svfprintf_r+0x252>
   89836:	3607      	adds	r6, #7
   89838:	f026 0507 	bic.w	r5, r6, #7
   8983c:	f105 0608 	add.w	r6, r5, #8
   89840:	e9d5 4500 	ldrd	r4, r5, [r5]
   89844:	e00f      	b.n	89866 <_svfprintf_r+0x272>
   89846:	f017 0f10 	tst.w	r7, #16
   8984a:	f106 0104 	add.w	r1, r6, #4
   8984e:	d001      	beq.n	89854 <_svfprintf_r+0x260>
   89850:	6832      	ldr	r2, [r6, #0]
   89852:	e005      	b.n	89860 <_svfprintf_r+0x26c>
   89854:	f017 0f40 	tst.w	r7, #64	; 0x40
   89858:	6832      	ldr	r2, [r6, #0]
   8985a:	d001      	beq.n	89860 <_svfprintf_r+0x26c>
   8985c:	b214      	sxth	r4, r2
   8985e:	e000      	b.n	89862 <_svfprintf_r+0x26e>
   89860:	4614      	mov	r4, r2
   89862:	17e5      	asrs	r5, r4, #31
   89864:	460e      	mov	r6, r1
   89866:	2c00      	cmp	r4, #0
   89868:	f175 0200 	sbcs.w	r2, r5, #0
   8986c:	f280 80b8 	bge.w	899e0 <_svfprintf_r+0x3ec>
   89870:	232d      	movs	r3, #45	; 0x2d
   89872:	4264      	negs	r4, r4
   89874:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   89878:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   8987c:	e0b0      	b.n	899e0 <_svfprintf_r+0x3ec>
   8987e:	f017 0f20 	tst.w	r7, #32
   89882:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   89886:	f106 0204 	add.w	r2, r6, #4
   8988a:	d005      	beq.n	89898 <_svfprintf_r+0x2a4>
   8988c:	9c04      	ldr	r4, [sp, #16]
   8988e:	6835      	ldr	r5, [r6, #0]
   89890:	17e0      	asrs	r0, r4, #31
   89892:	602c      	str	r4, [r5, #0]
   89894:	6068      	str	r0, [r5, #4]
   89896:	e004      	b.n	898a2 <_svfprintf_r+0x2ae>
   89898:	06fb      	lsls	r3, r7, #27
   8989a:	d504      	bpl.n	898a6 <_svfprintf_r+0x2b2>
   8989c:	6833      	ldr	r3, [r6, #0]
   8989e:	9904      	ldr	r1, [sp, #16]
   898a0:	6019      	str	r1, [r3, #0]
   898a2:	4616      	mov	r6, r2
   898a4:	e6cf      	b.n	89646 <_svfprintf_r+0x52>
   898a6:	6830      	ldr	r0, [r6, #0]
   898a8:	9c04      	ldr	r4, [sp, #16]
   898aa:	f017 0f40 	tst.w	r7, #64	; 0x40
   898ae:	f106 0604 	add.w	r6, r6, #4
   898b2:	bf14      	ite	ne
   898b4:	8004      	strhne	r4, [r0, #0]
   898b6:	6004      	streq	r4, [r0, #0]
   898b8:	e6c5      	b.n	89646 <_svfprintf_r+0x52>
   898ba:	f047 0710 	orr.w	r7, r7, #16
   898be:	f017 0020 	ands.w	r0, r7, #32
   898c2:	d008      	beq.n	898d6 <_svfprintf_r+0x2e2>
   898c4:	1df3      	adds	r3, r6, #7
   898c6:	f023 0507 	bic.w	r5, r3, #7
   898ca:	f105 0608 	add.w	r6, r5, #8
   898ce:	e9d5 4500 	ldrd	r4, r5, [r5]
   898d2:	2000      	movs	r0, #0
   898d4:	e07c      	b.n	899d0 <_svfprintf_r+0x3dc>
   898d6:	f017 0110 	ands.w	r1, r7, #16
   898da:	f106 0204 	add.w	r2, r6, #4
   898de:	d106      	bne.n	898ee <_svfprintf_r+0x2fa>
   898e0:	f017 0040 	ands.w	r0, r7, #64	; 0x40
   898e4:	d003      	beq.n	898ee <_svfprintf_r+0x2fa>
   898e6:	8834      	ldrh	r4, [r6, #0]
   898e8:	2500      	movs	r5, #0
   898ea:	4616      	mov	r6, r2
   898ec:	e7f1      	b.n	898d2 <_svfprintf_r+0x2de>
   898ee:	6836      	ldr	r6, [r6, #0]
   898f0:	2500      	movs	r5, #0
   898f2:	4634      	mov	r4, r6
   898f4:	4616      	mov	r6, r2
   898f6:	e06b      	b.n	899d0 <_svfprintf_r+0x3dc>
   898f8:	4b38      	ldr	r3, [pc, #224]	; (899dc <_svfprintf_r+0x3e8>)
   898fa:	2130      	movs	r1, #48	; 0x30
   898fc:	2278      	movs	r2, #120	; 0x78
   898fe:	6834      	ldr	r4, [r6, #0]
   89900:	2500      	movs	r5, #0
   89902:	f047 0702 	orr.w	r7, r7, #2
   89906:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   8990a:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
   8990e:	3604      	adds	r6, #4
   89910:	9305      	str	r3, [sp, #20]
   89912:	e05c      	b.n	899ce <_svfprintf_r+0x3da>
   89914:	4631      	mov	r1, r6
   89916:	2500      	movs	r5, #0
   89918:	f8d1 a000 	ldr.w	sl, [r1]
   8991c:	3604      	adds	r6, #4
   8991e:	45ac      	cmp	ip, r5
   89920:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   89924:	4650      	mov	r0, sl
   89926:	db11      	blt.n	8994c <_svfprintf_r+0x358>
   89928:	4662      	mov	r2, ip
   8992a:	4629      	mov	r1, r5
   8992c:	f8cd c000 	str.w	ip, [sp]
   89930:	f000 fd72 	bl	8a418 <memchr>
   89934:	f8dd c000 	ldr.w	ip, [sp]
   89938:	2800      	cmp	r0, #0
   8993a:	f000 80d4 	beq.w	89ae6 <_svfprintf_r+0x4f2>
   8993e:	ebca 0400 	rsb	r4, sl, r0
   89942:	4564      	cmp	r4, ip
   89944:	f340 80d1 	ble.w	89aea <_svfprintf_r+0x4f6>
   89948:	4664      	mov	r4, ip
   8994a:	e0ce      	b.n	89aea <_svfprintf_r+0x4f6>
   8994c:	f7ff fd70 	bl	89430 <strlen>
   89950:	4604      	mov	r4, r0
   89952:	e0ca      	b.n	89aea <_svfprintf_r+0x4f6>
   89954:	f047 0710 	orr.w	r7, r7, #16
   89958:	06bd      	lsls	r5, r7, #26
   8995a:	d506      	bpl.n	8996a <_svfprintf_r+0x376>
   8995c:	1df0      	adds	r0, r6, #7
   8995e:	f020 0407 	bic.w	r4, r0, #7
   89962:	f104 0608 	add.w	r6, r4, #8
   89966:	cc30      	ldmia	r4, {r4, r5}
   89968:	e00c      	b.n	89984 <_svfprintf_r+0x390>
   8996a:	f017 0f10 	tst.w	r7, #16
   8996e:	f106 0304 	add.w	r3, r6, #4
   89972:	d103      	bne.n	8997c <_svfprintf_r+0x388>
   89974:	067c      	lsls	r4, r7, #25
   89976:	d501      	bpl.n	8997c <_svfprintf_r+0x388>
   89978:	8834      	ldrh	r4, [r6, #0]
   8997a:	e001      	b.n	89980 <_svfprintf_r+0x38c>
   8997c:	6835      	ldr	r5, [r6, #0]
   8997e:	462c      	mov	r4, r5
   89980:	2500      	movs	r5, #0
   89982:	461e      	mov	r6, r3
   89984:	2001      	movs	r0, #1
   89986:	e023      	b.n	899d0 <_svfprintf_r+0x3dc>
   89988:	06b8      	lsls	r0, r7, #26
   8998a:	d507      	bpl.n	8999c <_svfprintf_r+0x3a8>
   8998c:	1df4      	adds	r4, r6, #7
   8998e:	f024 0107 	bic.w	r1, r4, #7
   89992:	f101 0608 	add.w	r6, r1, #8
   89996:	e9d1 4500 	ldrd	r4, r5, [r1]
   8999a:	e00c      	b.n	899b6 <_svfprintf_r+0x3c2>
   8999c:	f017 0f10 	tst.w	r7, #16
   899a0:	f106 0004 	add.w	r0, r6, #4
   899a4:	d103      	bne.n	899ae <_svfprintf_r+0x3ba>
   899a6:	0679      	lsls	r1, r7, #25
   899a8:	d501      	bpl.n	899ae <_svfprintf_r+0x3ba>
   899aa:	8834      	ldrh	r4, [r6, #0]
   899ac:	e001      	b.n	899b2 <_svfprintf_r+0x3be>
   899ae:	6836      	ldr	r6, [r6, #0]
   899b0:	4634      	mov	r4, r6
   899b2:	2500      	movs	r5, #0
   899b4:	4606      	mov	r6, r0
   899b6:	07fa      	lsls	r2, r7, #31
   899b8:	d509      	bpl.n	899ce <_svfprintf_r+0x3da>
   899ba:	ea54 0205 	orrs.w	r2, r4, r5
   899be:	d006      	beq.n	899ce <_svfprintf_r+0x3da>
   899c0:	2230      	movs	r2, #48	; 0x30
   899c2:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
   899c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   899ca:	f047 0702 	orr.w	r7, r7, #2
   899ce:	2002      	movs	r0, #2
   899d0:	2100      	movs	r1, #0
   899d2:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
   899d6:	e004      	b.n	899e2 <_svfprintf_r+0x3ee>
   899d8:	0008c0de 	.word	0x0008c0de
   899dc:	0008c0ef 	.word	0x0008c0ef
   899e0:	2001      	movs	r0, #1
   899e2:	f1bc 0f00 	cmp.w	ip, #0
   899e6:	bfa8      	it	ge
   899e8:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   899ec:	ea54 0105 	orrs.w	r1, r4, r5
   899f0:	d102      	bne.n	899f8 <_svfprintf_r+0x404>
   899f2:	f1bc 0f00 	cmp.w	ip, #0
   899f6:	d058      	beq.n	89aaa <_svfprintf_r+0x4b6>
   899f8:	2801      	cmp	r0, #1
   899fa:	d01d      	beq.n	89a38 <_svfprintf_r+0x444>
   899fc:	2802      	cmp	r0, #2
   899fe:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   89a02:	d041      	beq.n	89a88 <_svfprintf_r+0x494>
   89a04:	f004 0207 	and.w	r2, r4, #7
   89a08:	08e4      	lsrs	r4, r4, #3
   89a0a:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
   89a0e:	08e9      	lsrs	r1, r5, #3
   89a10:	4604      	mov	r4, r0
   89a12:	460d      	mov	r5, r1
   89a14:	3230      	adds	r2, #48	; 0x30
   89a16:	ea54 0105 	orrs.w	r1, r4, r5
   89a1a:	469a      	mov	sl, r3
   89a1c:	701a      	strb	r2, [r3, #0]
   89a1e:	f103 33ff 	add.w	r3, r3, #4294967295
   89a22:	d1ef      	bne.n	89a04 <_svfprintf_r+0x410>
   89a24:	07f8      	lsls	r0, r7, #31
   89a26:	4655      	mov	r5, sl
   89a28:	d54a      	bpl.n	89ac0 <_svfprintf_r+0x4cc>
   89a2a:	2a30      	cmp	r2, #48	; 0x30
   89a2c:	d048      	beq.n	89ac0 <_svfprintf_r+0x4cc>
   89a2e:	2230      	movs	r2, #48	; 0x30
   89a30:	469a      	mov	sl, r3
   89a32:	f805 2c01 	strb.w	r2, [r5, #-1]
   89a36:	e043      	b.n	89ac0 <_svfprintf_r+0x4cc>
   89a38:	2d00      	cmp	r5, #0
   89a3a:	bf08      	it	eq
   89a3c:	2c0a      	cmpeq	r4, #10
   89a3e:	d203      	bcs.n	89a48 <_svfprintf_r+0x454>
   89a40:	3430      	adds	r4, #48	; 0x30
   89a42:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
   89a46:	e036      	b.n	89ab6 <_svfprintf_r+0x4c2>
   89a48:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   89a4c:	9302      	str	r3, [sp, #8]
   89a4e:	4620      	mov	r0, r4
   89a50:	4629      	mov	r1, r5
   89a52:	220a      	movs	r2, #10
   89a54:	2300      	movs	r3, #0
   89a56:	f8cd c000 	str.w	ip, [sp]
   89a5a:	f001 fae5 	bl	8b028 <__aeabi_uldivmod>
   89a5e:	9802      	ldr	r0, [sp, #8]
   89a60:	3230      	adds	r2, #48	; 0x30
   89a62:	f800 2901 	strb.w	r2, [r0], #-1
   89a66:	4629      	mov	r1, r5
   89a68:	220a      	movs	r2, #10
   89a6a:	2300      	movs	r3, #0
   89a6c:	f8dd a008 	ldr.w	sl, [sp, #8]
   89a70:	9002      	str	r0, [sp, #8]
   89a72:	4620      	mov	r0, r4
   89a74:	f001 fad8 	bl	8b028 <__aeabi_uldivmod>
   89a78:	4604      	mov	r4, r0
   89a7a:	460d      	mov	r5, r1
   89a7c:	ea54 0105 	orrs.w	r1, r4, r5
   89a80:	f8dd c000 	ldr.w	ip, [sp]
   89a84:	d1e3      	bne.n	89a4e <_svfprintf_r+0x45a>
   89a86:	e01b      	b.n	89ac0 <_svfprintf_r+0x4cc>
   89a88:	9905      	ldr	r1, [sp, #20]
   89a8a:	f004 000f 	and.w	r0, r4, #15
   89a8e:	0924      	lsrs	r4, r4, #4
   89a90:	5c0a      	ldrb	r2, [r1, r0]
   89a92:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
   89a96:	0929      	lsrs	r1, r5, #4
   89a98:	4604      	mov	r4, r0
   89a9a:	460d      	mov	r5, r1
   89a9c:	469a      	mov	sl, r3
   89a9e:	f803 2901 	strb.w	r2, [r3], #-1
   89aa2:	ea54 0205 	orrs.w	r2, r4, r5
   89aa6:	d1ef      	bne.n	89a88 <_svfprintf_r+0x494>
   89aa8:	e00a      	b.n	89ac0 <_svfprintf_r+0x4cc>
   89aaa:	b938      	cbnz	r0, 89abc <_svfprintf_r+0x4c8>
   89aac:	07f9      	lsls	r1, r7, #31
   89aae:	d505      	bpl.n	89abc <_svfprintf_r+0x4c8>
   89ab0:	2030      	movs	r0, #48	; 0x30
   89ab2:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
   89ab6:	f10d 0a5f 	add.w	sl, sp, #95	; 0x5f
   89aba:	e001      	b.n	89ac0 <_svfprintf_r+0x4cc>
   89abc:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
   89ac0:	ad18      	add	r5, sp, #96	; 0x60
   89ac2:	ebca 0405 	rsb	r4, sl, r5
   89ac6:	4665      	mov	r5, ip
   89ac8:	e00f      	b.n	89aea <_svfprintf_r+0x4f6>
   89aca:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   89ace:	2b00      	cmp	r3, #0
   89ad0:	f000 8176 	beq.w	89dc0 <_svfprintf_r+0x7cc>
   89ad4:	2500      	movs	r5, #0
   89ad6:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   89ada:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   89ade:	2401      	movs	r4, #1
   89ae0:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   89ae4:	e001      	b.n	89aea <_svfprintf_r+0x4f6>
   89ae6:	4664      	mov	r4, ip
   89ae8:	4605      	mov	r5, r0
   89aea:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   89aee:	42ac      	cmp	r4, r5
   89af0:	bfac      	ite	ge
   89af2:	4621      	movge	r1, r4
   89af4:	4629      	movlt	r1, r5
   89af6:	9102      	str	r1, [sp, #8]
   89af8:	b113      	cbz	r3, 89b00 <_svfprintf_r+0x50c>
   89afa:	9802      	ldr	r0, [sp, #8]
   89afc:	1c42      	adds	r2, r0, #1
   89afe:	9202      	str	r2, [sp, #8]
   89b00:	f017 0102 	ands.w	r1, r7, #2
   89b04:	9106      	str	r1, [sp, #24]
   89b06:	d002      	beq.n	89b0e <_svfprintf_r+0x51a>
   89b08:	9b02      	ldr	r3, [sp, #8]
   89b0a:	1c98      	adds	r0, r3, #2
   89b0c:	9002      	str	r0, [sp, #8]
   89b0e:	f017 0284 	ands.w	r2, r7, #132	; 0x84
   89b12:	9207      	str	r2, [sp, #28]
   89b14:	d13c      	bne.n	89b90 <_svfprintf_r+0x59c>
   89b16:	9903      	ldr	r1, [sp, #12]
   89b18:	9b02      	ldr	r3, [sp, #8]
   89b1a:	1acb      	subs	r3, r1, r3
   89b1c:	2b00      	cmp	r3, #0
   89b1e:	dd37      	ble.n	89b90 <_svfprintf_r+0x59c>
   89b20:	48a5      	ldr	r0, [pc, #660]	; (89db8 <_svfprintf_r+0x7c4>)
   89b22:	2b10      	cmp	r3, #16
   89b24:	f8c8 0000 	str.w	r0, [r8]
   89b28:	dd1b      	ble.n	89b62 <_svfprintf_r+0x56e>
   89b2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   89b2c:	2110      	movs	r1, #16
   89b2e:	980d      	ldr	r0, [sp, #52]	; 0x34
   89b30:	f8c8 1004 	str.w	r1, [r8, #4]
   89b34:	1c51      	adds	r1, r2, #1
   89b36:	3010      	adds	r0, #16
   89b38:	2907      	cmp	r1, #7
   89b3a:	900d      	str	r0, [sp, #52]	; 0x34
   89b3c:	910c      	str	r1, [sp, #48]	; 0x30
   89b3e:	dc02      	bgt.n	89b46 <_svfprintf_r+0x552>
   89b40:	f108 0808 	add.w	r8, r8, #8
   89b44:	e00b      	b.n	89b5e <_svfprintf_r+0x56a>
   89b46:	4658      	mov	r0, fp
   89b48:	4649      	mov	r1, r9
   89b4a:	aa0b      	add	r2, sp, #44	; 0x2c
   89b4c:	9300      	str	r3, [sp, #0]
   89b4e:	f000 fdf1 	bl	8a734 <__ssprint_r>
   89b52:	9b00      	ldr	r3, [sp, #0]
   89b54:	2800      	cmp	r0, #0
   89b56:	f040 813a 	bne.w	89dce <_svfprintf_r+0x7da>
   89b5a:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89b5e:	3b10      	subs	r3, #16
   89b60:	e7de      	b.n	89b20 <_svfprintf_r+0x52c>
   89b62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   89b64:	f8c8 3004 	str.w	r3, [r8, #4]
   89b68:	18d1      	adds	r1, r2, r3
   89b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   89b6c:	910d      	str	r1, [sp, #52]	; 0x34
   89b6e:	1c58      	adds	r0, r3, #1
   89b70:	2807      	cmp	r0, #7
   89b72:	900c      	str	r0, [sp, #48]	; 0x30
   89b74:	dc02      	bgt.n	89b7c <_svfprintf_r+0x588>
   89b76:	f108 0808 	add.w	r8, r8, #8
   89b7a:	e009      	b.n	89b90 <_svfprintf_r+0x59c>
   89b7c:	4658      	mov	r0, fp
   89b7e:	4649      	mov	r1, r9
   89b80:	aa0b      	add	r2, sp, #44	; 0x2c
   89b82:	f000 fdd7 	bl	8a734 <__ssprint_r>
   89b86:	2800      	cmp	r0, #0
   89b88:	f040 8121 	bne.w	89dce <_svfprintf_r+0x7da>
   89b8c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89b90:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   89b94:	b1da      	cbz	r2, 89bce <_svfprintf_r+0x5da>
   89b96:	f10d 0127 	add.w	r1, sp, #39	; 0x27
   89b9a:	f8c8 1000 	str.w	r1, [r8]
   89b9e:	990c      	ldr	r1, [sp, #48]	; 0x30
   89ba0:	2301      	movs	r3, #1
   89ba2:	980d      	ldr	r0, [sp, #52]	; 0x34
   89ba4:	f8c8 3004 	str.w	r3, [r8, #4]
   89ba8:	1c4b      	adds	r3, r1, #1
   89baa:	1c42      	adds	r2, r0, #1
   89bac:	2b07      	cmp	r3, #7
   89bae:	920d      	str	r2, [sp, #52]	; 0x34
   89bb0:	930c      	str	r3, [sp, #48]	; 0x30
   89bb2:	dc02      	bgt.n	89bba <_svfprintf_r+0x5c6>
   89bb4:	f108 0808 	add.w	r8, r8, #8
   89bb8:	e009      	b.n	89bce <_svfprintf_r+0x5da>
   89bba:	4658      	mov	r0, fp
   89bbc:	4649      	mov	r1, r9
   89bbe:	aa0b      	add	r2, sp, #44	; 0x2c
   89bc0:	f000 fdb8 	bl	8a734 <__ssprint_r>
   89bc4:	2800      	cmp	r0, #0
   89bc6:	f040 8102 	bne.w	89dce <_svfprintf_r+0x7da>
   89bca:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89bce:	9806      	ldr	r0, [sp, #24]
   89bd0:	b1d0      	cbz	r0, 89c08 <_svfprintf_r+0x614>
   89bd2:	aa0a      	add	r2, sp, #40	; 0x28
   89bd4:	f8c8 2000 	str.w	r2, [r8]
   89bd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   89bda:	2102      	movs	r1, #2
   89bdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   89bde:	f8c8 1004 	str.w	r1, [r8, #4]
   89be2:	1c51      	adds	r1, r2, #1
   89be4:	1c98      	adds	r0, r3, #2
   89be6:	2907      	cmp	r1, #7
   89be8:	900d      	str	r0, [sp, #52]	; 0x34
   89bea:	910c      	str	r1, [sp, #48]	; 0x30
   89bec:	dc02      	bgt.n	89bf4 <_svfprintf_r+0x600>
   89bee:	f108 0808 	add.w	r8, r8, #8
   89bf2:	e009      	b.n	89c08 <_svfprintf_r+0x614>
   89bf4:	4658      	mov	r0, fp
   89bf6:	4649      	mov	r1, r9
   89bf8:	aa0b      	add	r2, sp, #44	; 0x2c
   89bfa:	f000 fd9b 	bl	8a734 <__ssprint_r>
   89bfe:	2800      	cmp	r0, #0
   89c00:	f040 80e5 	bne.w	89dce <_svfprintf_r+0x7da>
   89c04:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89c08:	9b07      	ldr	r3, [sp, #28]
   89c0a:	2b80      	cmp	r3, #128	; 0x80
   89c0c:	d13c      	bne.n	89c88 <_svfprintf_r+0x694>
   89c0e:	9803      	ldr	r0, [sp, #12]
   89c10:	9a02      	ldr	r2, [sp, #8]
   89c12:	1a83      	subs	r3, r0, r2
   89c14:	2b00      	cmp	r3, #0
   89c16:	dd37      	ble.n	89c88 <_svfprintf_r+0x694>
   89c18:	4968      	ldr	r1, [pc, #416]	; (89dbc <_svfprintf_r+0x7c8>)
   89c1a:	2b10      	cmp	r3, #16
   89c1c:	f8c8 1000 	str.w	r1, [r8]
   89c20:	dd1b      	ble.n	89c5a <_svfprintf_r+0x666>
   89c22:	980c      	ldr	r0, [sp, #48]	; 0x30
   89c24:	2210      	movs	r2, #16
   89c26:	990d      	ldr	r1, [sp, #52]	; 0x34
   89c28:	f8c8 2004 	str.w	r2, [r8, #4]
   89c2c:	1c42      	adds	r2, r0, #1
   89c2e:	3110      	adds	r1, #16
   89c30:	2a07      	cmp	r2, #7
   89c32:	910d      	str	r1, [sp, #52]	; 0x34
   89c34:	920c      	str	r2, [sp, #48]	; 0x30
   89c36:	dc02      	bgt.n	89c3e <_svfprintf_r+0x64a>
   89c38:	f108 0808 	add.w	r8, r8, #8
   89c3c:	e00b      	b.n	89c56 <_svfprintf_r+0x662>
   89c3e:	4658      	mov	r0, fp
   89c40:	4649      	mov	r1, r9
   89c42:	aa0b      	add	r2, sp, #44	; 0x2c
   89c44:	9300      	str	r3, [sp, #0]
   89c46:	f000 fd75 	bl	8a734 <__ssprint_r>
   89c4a:	9b00      	ldr	r3, [sp, #0]
   89c4c:	2800      	cmp	r0, #0
   89c4e:	f040 80be 	bne.w	89dce <_svfprintf_r+0x7da>
   89c52:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89c56:	3b10      	subs	r3, #16
   89c58:	e7de      	b.n	89c18 <_svfprintf_r+0x624>
   89c5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   89c5c:	980d      	ldr	r0, [sp, #52]	; 0x34
   89c5e:	1c51      	adds	r1, r2, #1
   89c60:	f8c8 3004 	str.w	r3, [r8, #4]
   89c64:	2907      	cmp	r1, #7
   89c66:	4403      	add	r3, r0
   89c68:	930d      	str	r3, [sp, #52]	; 0x34
   89c6a:	910c      	str	r1, [sp, #48]	; 0x30
   89c6c:	dc02      	bgt.n	89c74 <_svfprintf_r+0x680>
   89c6e:	f108 0808 	add.w	r8, r8, #8
   89c72:	e009      	b.n	89c88 <_svfprintf_r+0x694>
   89c74:	4658      	mov	r0, fp
   89c76:	4649      	mov	r1, r9
   89c78:	aa0b      	add	r2, sp, #44	; 0x2c
   89c7a:	f000 fd5b 	bl	8a734 <__ssprint_r>
   89c7e:	2800      	cmp	r0, #0
   89c80:	f040 80a5 	bne.w	89dce <_svfprintf_r+0x7da>
   89c84:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89c88:	1b2d      	subs	r5, r5, r4
   89c8a:	2d00      	cmp	r5, #0
   89c8c:	dd34      	ble.n	89cf8 <_svfprintf_r+0x704>
   89c8e:	484b      	ldr	r0, [pc, #300]	; (89dbc <_svfprintf_r+0x7c8>)
   89c90:	2d10      	cmp	r5, #16
   89c92:	f8c8 0000 	str.w	r0, [r8]
   89c96:	dd19      	ble.n	89ccc <_svfprintf_r+0x6d8>
   89c98:	980c      	ldr	r0, [sp, #48]	; 0x30
   89c9a:	990d      	ldr	r1, [sp, #52]	; 0x34
   89c9c:	1c43      	adds	r3, r0, #1
   89c9e:	2210      	movs	r2, #16
   89ca0:	3110      	adds	r1, #16
   89ca2:	2b07      	cmp	r3, #7
   89ca4:	f8c8 2004 	str.w	r2, [r8, #4]
   89ca8:	910d      	str	r1, [sp, #52]	; 0x34
   89caa:	930c      	str	r3, [sp, #48]	; 0x30
   89cac:	dc02      	bgt.n	89cb4 <_svfprintf_r+0x6c0>
   89cae:	f108 0808 	add.w	r8, r8, #8
   89cb2:	e009      	b.n	89cc8 <_svfprintf_r+0x6d4>
   89cb4:	4658      	mov	r0, fp
   89cb6:	4649      	mov	r1, r9
   89cb8:	aa0b      	add	r2, sp, #44	; 0x2c
   89cba:	f000 fd3b 	bl	8a734 <__ssprint_r>
   89cbe:	2800      	cmp	r0, #0
   89cc0:	f040 8085 	bne.w	89dce <_svfprintf_r+0x7da>
   89cc4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89cc8:	3d10      	subs	r5, #16
   89cca:	e7e0      	b.n	89c8e <_svfprintf_r+0x69a>
   89ccc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   89cce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   89cd0:	1c51      	adds	r1, r2, #1
   89cd2:	f8c8 5004 	str.w	r5, [r8, #4]
   89cd6:	2907      	cmp	r1, #7
   89cd8:	441d      	add	r5, r3
   89cda:	950d      	str	r5, [sp, #52]	; 0x34
   89cdc:	910c      	str	r1, [sp, #48]	; 0x30
   89cde:	dc02      	bgt.n	89ce6 <_svfprintf_r+0x6f2>
   89ce0:	f108 0808 	add.w	r8, r8, #8
   89ce4:	e008      	b.n	89cf8 <_svfprintf_r+0x704>
   89ce6:	4658      	mov	r0, fp
   89ce8:	4649      	mov	r1, r9
   89cea:	aa0b      	add	r2, sp, #44	; 0x2c
   89cec:	f000 fd22 	bl	8a734 <__ssprint_r>
   89cf0:	2800      	cmp	r0, #0
   89cf2:	d16c      	bne.n	89dce <_svfprintf_r+0x7da>
   89cf4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89cf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   89cfa:	980d      	ldr	r0, [sp, #52]	; 0x34
   89cfc:	1c5a      	adds	r2, r3, #1
   89cfe:	f8c8 4004 	str.w	r4, [r8, #4]
   89d02:	2a07      	cmp	r2, #7
   89d04:	4404      	add	r4, r0
   89d06:	f8c8 a000 	str.w	sl, [r8]
   89d0a:	940d      	str	r4, [sp, #52]	; 0x34
   89d0c:	920c      	str	r2, [sp, #48]	; 0x30
   89d0e:	dc02      	bgt.n	89d16 <_svfprintf_r+0x722>
   89d10:	f108 0308 	add.w	r3, r8, #8
   89d14:	e007      	b.n	89d26 <_svfprintf_r+0x732>
   89d16:	4658      	mov	r0, fp
   89d18:	4649      	mov	r1, r9
   89d1a:	aa0b      	add	r2, sp, #44	; 0x2c
   89d1c:	f000 fd0a 	bl	8a734 <__ssprint_r>
   89d20:	2800      	cmp	r0, #0
   89d22:	d154      	bne.n	89dce <_svfprintf_r+0x7da>
   89d24:	ab18      	add	r3, sp, #96	; 0x60
   89d26:	077a      	lsls	r2, r7, #29
   89d28:	d40b      	bmi.n	89d42 <_svfprintf_r+0x74e>
   89d2a:	9804      	ldr	r0, [sp, #16]
   89d2c:	9b02      	ldr	r3, [sp, #8]
   89d2e:	9a03      	ldr	r2, [sp, #12]
   89d30:	990d      	ldr	r1, [sp, #52]	; 0x34
   89d32:	4293      	cmp	r3, r2
   89d34:	bfac      	ite	ge
   89d36:	18c0      	addge	r0, r0, r3
   89d38:	1880      	addlt	r0, r0, r2
   89d3a:	9004      	str	r0, [sp, #16]
   89d3c:	2900      	cmp	r1, #0
   89d3e:	d036      	beq.n	89dae <_svfprintf_r+0x7ba>
   89d40:	e02f      	b.n	89da2 <_svfprintf_r+0x7ae>
   89d42:	9c03      	ldr	r4, [sp, #12]
   89d44:	9902      	ldr	r1, [sp, #8]
   89d46:	1a64      	subs	r4, r4, r1
   89d48:	2c00      	cmp	r4, #0
   89d4a:	ddee      	ble.n	89d2a <_svfprintf_r+0x736>
   89d4c:	481a      	ldr	r0, [pc, #104]	; (89db8 <_svfprintf_r+0x7c4>)
   89d4e:	2c10      	cmp	r4, #16
   89d50:	6018      	str	r0, [r3, #0]
   89d52:	dd15      	ble.n	89d80 <_svfprintf_r+0x78c>
   89d54:	990c      	ldr	r1, [sp, #48]	; 0x30
   89d56:	2010      	movs	r0, #16
   89d58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   89d5a:	6058      	str	r0, [r3, #4]
   89d5c:	1c48      	adds	r0, r1, #1
   89d5e:	3210      	adds	r2, #16
   89d60:	2807      	cmp	r0, #7
   89d62:	920d      	str	r2, [sp, #52]	; 0x34
   89d64:	900c      	str	r0, [sp, #48]	; 0x30
   89d66:	dc01      	bgt.n	89d6c <_svfprintf_r+0x778>
   89d68:	3308      	adds	r3, #8
   89d6a:	e007      	b.n	89d7c <_svfprintf_r+0x788>
   89d6c:	4658      	mov	r0, fp
   89d6e:	4649      	mov	r1, r9
   89d70:	aa0b      	add	r2, sp, #44	; 0x2c
   89d72:	f000 fcdf 	bl	8a734 <__ssprint_r>
   89d76:	2800      	cmp	r0, #0
   89d78:	d129      	bne.n	89dce <_svfprintf_r+0x7da>
   89d7a:	ab18      	add	r3, sp, #96	; 0x60
   89d7c:	3c10      	subs	r4, #16
   89d7e:	e7e5      	b.n	89d4c <_svfprintf_r+0x758>
   89d80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   89d82:	605c      	str	r4, [r3, #4]
   89d84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   89d86:	1c51      	adds	r1, r2, #1
   89d88:	191c      	adds	r4, r3, r4
   89d8a:	2907      	cmp	r1, #7
   89d8c:	940d      	str	r4, [sp, #52]	; 0x34
   89d8e:	910c      	str	r1, [sp, #48]	; 0x30
   89d90:	ddcb      	ble.n	89d2a <_svfprintf_r+0x736>
   89d92:	4658      	mov	r0, fp
   89d94:	4649      	mov	r1, r9
   89d96:	aa0b      	add	r2, sp, #44	; 0x2c
   89d98:	f000 fccc 	bl	8a734 <__ssprint_r>
   89d9c:	2800      	cmp	r0, #0
   89d9e:	d0c4      	beq.n	89d2a <_svfprintf_r+0x736>
   89da0:	e015      	b.n	89dce <_svfprintf_r+0x7da>
   89da2:	4658      	mov	r0, fp
   89da4:	4649      	mov	r1, r9
   89da6:	aa0b      	add	r2, sp, #44	; 0x2c
   89da8:	f000 fcc4 	bl	8a734 <__ssprint_r>
   89dac:	b978      	cbnz	r0, 89dce <_svfprintf_r+0x7da>
   89dae:	2500      	movs	r5, #0
   89db0:	950c      	str	r5, [sp, #48]	; 0x30
   89db2:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   89db6:	e446      	b.n	89646 <_svfprintf_r+0x52>
   89db8:	0008c0be 	.word	0x0008c0be
   89dbc:	0008c0ce 	.word	0x0008c0ce
   89dc0:	980d      	ldr	r0, [sp, #52]	; 0x34
   89dc2:	b120      	cbz	r0, 89dce <_svfprintf_r+0x7da>
   89dc4:	4658      	mov	r0, fp
   89dc6:	4649      	mov	r1, r9
   89dc8:	aa0b      	add	r2, sp, #44	; 0x2c
   89dca:	f000 fcb3 	bl	8a734 <__ssprint_r>
   89dce:	f8b9 200c 	ldrh.w	r2, [r9, #12]
   89dd2:	9b04      	ldr	r3, [sp, #16]
   89dd4:	f002 0140 	and.w	r1, r2, #64	; 0x40
   89dd8:	b208      	sxth	r0, r1
   89dda:	2800      	cmp	r0, #0
   89ddc:	bf18      	it	ne
   89dde:	f04f 33ff 	movne.w	r3, #4294967295
   89de2:	4618      	mov	r0, r3
   89de4:	b029      	add	sp, #164	; 0xa4
   89de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89dea:	bf00      	nop

00089dec <register_fini>:
   89dec:	4b02      	ldr	r3, [pc, #8]	; (89df8 <register_fini+0xc>)
   89dee:	b113      	cbz	r3, 89df6 <register_fini+0xa>
   89df0:	4802      	ldr	r0, [pc, #8]	; (89dfc <register_fini+0x10>)
   89df2:	f000 b805 	b.w	89e00 <atexit>
   89df6:	4770      	bx	lr
   89df8:	00000000 	.word	0x00000000
   89dfc:	000892ad 	.word	0x000892ad

00089e00 <atexit>:
   89e00:	4601      	mov	r1, r0
   89e02:	2000      	movs	r0, #0
   89e04:	4602      	mov	r2, r0
   89e06:	4603      	mov	r3, r0
   89e08:	f7ff ba02 	b.w	89210 <__register_exitproc>

00089e0c <_malloc_trim_r>:
   89e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89e0e:	4d23      	ldr	r5, [pc, #140]	; (89e9c <_malloc_trim_r+0x90>)
   89e10:	460e      	mov	r6, r1
   89e12:	4604      	mov	r4, r0
   89e14:	f000 fb0e 	bl	8a434 <__malloc_lock>
   89e18:	68ab      	ldr	r3, [r5, #8]
   89e1a:	685f      	ldr	r7, [r3, #4]
   89e1c:	f027 0703 	bic.w	r7, r7, #3
   89e20:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
   89e24:	1b81      	subs	r1, r0, r6
   89e26:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   89e2a:	f022 060f 	bic.w	r6, r2, #15
   89e2e:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
   89e32:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
   89e36:	da04      	bge.n	89e42 <_malloc_trim_r+0x36>
   89e38:	4620      	mov	r0, r4
   89e3a:	f000 fafc 	bl	8a436 <__malloc_unlock>
   89e3e:	2000      	movs	r0, #0
   89e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89e42:	2100      	movs	r1, #0
   89e44:	4620      	mov	r0, r4
   89e46:	f000 fc65 	bl	8a714 <_sbrk_r>
   89e4a:	68ab      	ldr	r3, [r5, #8]
   89e4c:	19d9      	adds	r1, r3, r7
   89e4e:	4288      	cmp	r0, r1
   89e50:	d1f2      	bne.n	89e38 <_malloc_trim_r+0x2c>
   89e52:	4271      	negs	r1, r6
   89e54:	4620      	mov	r0, r4
   89e56:	f000 fc5d 	bl	8a714 <_sbrk_r>
   89e5a:	3001      	adds	r0, #1
   89e5c:	d110      	bne.n	89e80 <_malloc_trim_r+0x74>
   89e5e:	2100      	movs	r1, #0
   89e60:	4620      	mov	r0, r4
   89e62:	f000 fc57 	bl	8a714 <_sbrk_r>
   89e66:	68ab      	ldr	r3, [r5, #8]
   89e68:	1ac2      	subs	r2, r0, r3
   89e6a:	2a0f      	cmp	r2, #15
   89e6c:	dde4      	ble.n	89e38 <_malloc_trim_r+0x2c>
   89e6e:	490c      	ldr	r1, [pc, #48]	; (89ea0 <_malloc_trim_r+0x94>)
   89e70:	f042 0201 	orr.w	r2, r2, #1
   89e74:	6809      	ldr	r1, [r1, #0]
   89e76:	605a      	str	r2, [r3, #4]
   89e78:	1a40      	subs	r0, r0, r1
   89e7a:	490a      	ldr	r1, [pc, #40]	; (89ea4 <_malloc_trim_r+0x98>)
   89e7c:	6008      	str	r0, [r1, #0]
   89e7e:	e7db      	b.n	89e38 <_malloc_trim_r+0x2c>
   89e80:	4b08      	ldr	r3, [pc, #32]	; (89ea4 <_malloc_trim_r+0x98>)
   89e82:	68a8      	ldr	r0, [r5, #8]
   89e84:	681a      	ldr	r2, [r3, #0]
   89e86:	1bbf      	subs	r7, r7, r6
   89e88:	f047 0701 	orr.w	r7, r7, #1
   89e8c:	6047      	str	r7, [r0, #4]
   89e8e:	1b96      	subs	r6, r2, r6
   89e90:	4620      	mov	r0, r4
   89e92:	601e      	str	r6, [r3, #0]
   89e94:	f000 facf 	bl	8a436 <__malloc_unlock>
   89e98:	2001      	movs	r0, #1
   89e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89e9c:	200706d0 	.word	0x200706d0
   89ea0:	20070ad8 	.word	0x20070ad8
   89ea4:	20071614 	.word	0x20071614

00089ea8 <_free_r>:
   89ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89eaa:	4606      	mov	r6, r0
   89eac:	460d      	mov	r5, r1
   89eae:	2900      	cmp	r1, #0
   89eb0:	f000 80a6 	beq.w	8a000 <_free_r+0x158>
   89eb4:	f000 fabe 	bl	8a434 <__malloc_lock>
   89eb8:	f855 cc04 	ldr.w	ip, [r5, #-4]
   89ebc:	4f51      	ldr	r7, [pc, #324]	; (8a004 <_free_r+0x15c>)
   89ebe:	f1a5 0308 	sub.w	r3, r5, #8
   89ec2:	f02c 0201 	bic.w	r2, ip, #1
   89ec6:	189c      	adds	r4, r3, r2
   89ec8:	68b9      	ldr	r1, [r7, #8]
   89eca:	6860      	ldr	r0, [r4, #4]
   89ecc:	428c      	cmp	r4, r1
   89ece:	f020 0003 	bic.w	r0, r0, #3
   89ed2:	f00c 0101 	and.w	r1, ip, #1
   89ed6:	d11c      	bne.n	89f12 <_free_r+0x6a>
   89ed8:	1882      	adds	r2, r0, r2
   89eda:	b939      	cbnz	r1, 89eec <_free_r+0x44>
   89edc:	f855 1c08 	ldr.w	r1, [r5, #-8]
   89ee0:	1a5b      	subs	r3, r3, r1
   89ee2:	6898      	ldr	r0, [r3, #8]
   89ee4:	1852      	adds	r2, r2, r1
   89ee6:	68d9      	ldr	r1, [r3, #12]
   89ee8:	60c1      	str	r1, [r0, #12]
   89eea:	6088      	str	r0, [r1, #8]
   89eec:	4845      	ldr	r0, [pc, #276]	; (8a004 <_free_r+0x15c>)
   89eee:	f042 0101 	orr.w	r1, r2, #1
   89ef2:	6059      	str	r1, [r3, #4]
   89ef4:	6083      	str	r3, [r0, #8]
   89ef6:	4b44      	ldr	r3, [pc, #272]	; (8a008 <_free_r+0x160>)
   89ef8:	6819      	ldr	r1, [r3, #0]
   89efa:	428a      	cmp	r2, r1
   89efc:	d304      	bcc.n	89f08 <_free_r+0x60>
   89efe:	4a43      	ldr	r2, [pc, #268]	; (8a00c <_free_r+0x164>)
   89f00:	4630      	mov	r0, r6
   89f02:	6811      	ldr	r1, [r2, #0]
   89f04:	f7ff ff82 	bl	89e0c <_malloc_trim_r>
   89f08:	4630      	mov	r0, r6
   89f0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   89f0e:	f000 ba92 	b.w	8a436 <__malloc_unlock>
   89f12:	6060      	str	r0, [r4, #4]
   89f14:	b959      	cbnz	r1, 89f2e <_free_r+0x86>
   89f16:	f855 5c08 	ldr.w	r5, [r5, #-8]
   89f1a:	3708      	adds	r7, #8
   89f1c:	1b5b      	subs	r3, r3, r5
   89f1e:	1952      	adds	r2, r2, r5
   89f20:	689d      	ldr	r5, [r3, #8]
   89f22:	42bd      	cmp	r5, r7
   89f24:	d005      	beq.n	89f32 <_free_r+0x8a>
   89f26:	68df      	ldr	r7, [r3, #12]
   89f28:	60ef      	str	r7, [r5, #12]
   89f2a:	60bd      	str	r5, [r7, #8]
   89f2c:	e002      	b.n	89f34 <_free_r+0x8c>
   89f2e:	2100      	movs	r1, #0
   89f30:	e000      	b.n	89f34 <_free_r+0x8c>
   89f32:	2101      	movs	r1, #1
   89f34:	1825      	adds	r5, r4, r0
   89f36:	686d      	ldr	r5, [r5, #4]
   89f38:	f015 0f01 	tst.w	r5, #1
   89f3c:	d10f      	bne.n	89f5e <_free_r+0xb6>
   89f3e:	1812      	adds	r2, r2, r0
   89f40:	b949      	cbnz	r1, 89f56 <_free_r+0xae>
   89f42:	68a0      	ldr	r0, [r4, #8]
   89f44:	4d32      	ldr	r5, [pc, #200]	; (8a010 <_free_r+0x168>)
   89f46:	42a8      	cmp	r0, r5
   89f48:	d105      	bne.n	89f56 <_free_r+0xae>
   89f4a:	60eb      	str	r3, [r5, #12]
   89f4c:	60ab      	str	r3, [r5, #8]
   89f4e:	60d8      	str	r0, [r3, #12]
   89f50:	6098      	str	r0, [r3, #8]
   89f52:	2101      	movs	r1, #1
   89f54:	e003      	b.n	89f5e <_free_r+0xb6>
   89f56:	68e0      	ldr	r0, [r4, #12]
   89f58:	68a4      	ldr	r4, [r4, #8]
   89f5a:	60e0      	str	r0, [r4, #12]
   89f5c:	6084      	str	r4, [r0, #8]
   89f5e:	f042 0001 	orr.w	r0, r2, #1
   89f62:	6058      	str	r0, [r3, #4]
   89f64:	509a      	str	r2, [r3, r2]
   89f66:	2900      	cmp	r1, #0
   89f68:	d1ce      	bne.n	89f08 <_free_r+0x60>
   89f6a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   89f6e:	d20c      	bcs.n	89f8a <_free_r+0xe2>
   89f70:	08d2      	lsrs	r2, r2, #3
   89f72:	1090      	asrs	r0, r2, #2
   89f74:	2401      	movs	r4, #1
   89f76:	fa04 f400 	lsl.w	r4, r4, r0
   89f7a:	4922      	ldr	r1, [pc, #136]	; (8a004 <_free_r+0x15c>)
   89f7c:	6848      	ldr	r0, [r1, #4]
   89f7e:	4320      	orrs	r0, r4
   89f80:	6048      	str	r0, [r1, #4]
   89f82:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
   89f86:	6881      	ldr	r1, [r0, #8]
   89f88:	e035      	b.n	89ff6 <_free_r+0x14e>
   89f8a:	0a54      	lsrs	r4, r2, #9
   89f8c:	2c04      	cmp	r4, #4
   89f8e:	d802      	bhi.n	89f96 <_free_r+0xee>
   89f90:	0994      	lsrs	r4, r2, #6
   89f92:	3438      	adds	r4, #56	; 0x38
   89f94:	e016      	b.n	89fc4 <_free_r+0x11c>
   89f96:	2c14      	cmp	r4, #20
   89f98:	d801      	bhi.n	89f9e <_free_r+0xf6>
   89f9a:	345b      	adds	r4, #91	; 0x5b
   89f9c:	e012      	b.n	89fc4 <_free_r+0x11c>
   89f9e:	2c54      	cmp	r4, #84	; 0x54
   89fa0:	d802      	bhi.n	89fa8 <_free_r+0x100>
   89fa2:	0b14      	lsrs	r4, r2, #12
   89fa4:	346e      	adds	r4, #110	; 0x6e
   89fa6:	e00d      	b.n	89fc4 <_free_r+0x11c>
   89fa8:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
   89fac:	d802      	bhi.n	89fb4 <_free_r+0x10c>
   89fae:	0bd4      	lsrs	r4, r2, #15
   89fb0:	3477      	adds	r4, #119	; 0x77
   89fb2:	e007      	b.n	89fc4 <_free_r+0x11c>
   89fb4:	f240 5554 	movw	r5, #1364	; 0x554
   89fb8:	42ac      	cmp	r4, r5
   89fba:	d802      	bhi.n	89fc2 <_free_r+0x11a>
   89fbc:	0c94      	lsrs	r4, r2, #18
   89fbe:	347c      	adds	r4, #124	; 0x7c
   89fc0:	e000      	b.n	89fc4 <_free_r+0x11c>
   89fc2:	247e      	movs	r4, #126	; 0x7e
   89fc4:	4d0f      	ldr	r5, [pc, #60]	; (8a004 <_free_r+0x15c>)
   89fc6:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
   89fca:	6881      	ldr	r1, [r0, #8]
   89fcc:	4281      	cmp	r1, r0
   89fce:	d10c      	bne.n	89fea <_free_r+0x142>
   89fd0:	2201      	movs	r2, #1
   89fd2:	10a4      	asrs	r4, r4, #2
   89fd4:	fa02 f404 	lsl.w	r4, r2, r4
   89fd8:	6868      	ldr	r0, [r5, #4]
   89fda:	ea44 0200 	orr.w	r2, r4, r0
   89fde:	606a      	str	r2, [r5, #4]
   89fe0:	4608      	mov	r0, r1
   89fe2:	e008      	b.n	89ff6 <_free_r+0x14e>
   89fe4:	6889      	ldr	r1, [r1, #8]
   89fe6:	4281      	cmp	r1, r0
   89fe8:	d004      	beq.n	89ff4 <_free_r+0x14c>
   89fea:	684c      	ldr	r4, [r1, #4]
   89fec:	f024 0403 	bic.w	r4, r4, #3
   89ff0:	42a2      	cmp	r2, r4
   89ff2:	d3f7      	bcc.n	89fe4 <_free_r+0x13c>
   89ff4:	68c8      	ldr	r0, [r1, #12]
   89ff6:	60d8      	str	r0, [r3, #12]
   89ff8:	6099      	str	r1, [r3, #8]
   89ffa:	6083      	str	r3, [r0, #8]
   89ffc:	60cb      	str	r3, [r1, #12]
   89ffe:	e783      	b.n	89f08 <_free_r+0x60>
   8a000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8a002:	bf00      	nop
   8a004:	200706d0 	.word	0x200706d0
   8a008:	20070adc 	.word	0x20070adc
   8a00c:	20071610 	.word	0x20071610
   8a010:	200706d8 	.word	0x200706d8

0008a014 <_malloc_r>:
   8a014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8a018:	f101 040b 	add.w	r4, r1, #11
   8a01c:	2c16      	cmp	r4, #22
   8a01e:	4606      	mov	r6, r0
   8a020:	d903      	bls.n	8a02a <_malloc_r+0x16>
   8a022:	f034 0407 	bics.w	r4, r4, #7
   8a026:	d501      	bpl.n	8a02c <_malloc_r+0x18>
   8a028:	e002      	b.n	8a030 <_malloc_r+0x1c>
   8a02a:	2410      	movs	r4, #16
   8a02c:	428c      	cmp	r4, r1
   8a02e:	d202      	bcs.n	8a036 <_malloc_r+0x22>
   8a030:	250c      	movs	r5, #12
   8a032:	6035      	str	r5, [r6, #0]
   8a034:	e1d9      	b.n	8a3ea <_malloc_r+0x3d6>
   8a036:	4630      	mov	r0, r6
   8a038:	f000 f9fc 	bl	8a434 <__malloc_lock>
   8a03c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   8a040:	d214      	bcs.n	8a06c <_malloc_r+0x58>
   8a042:	4da0      	ldr	r5, [pc, #640]	; (8a2c4 <_malloc_r+0x2b0>)
   8a044:	08e1      	lsrs	r1, r4, #3
   8a046:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
   8a04a:	68c5      	ldr	r5, [r0, #12]
   8a04c:	4285      	cmp	r5, r0
   8a04e:	d105      	bne.n	8a05c <_malloc_r+0x48>
   8a050:	f105 0308 	add.w	r3, r5, #8
   8a054:	696d      	ldr	r5, [r5, #20]
   8a056:	1c8a      	adds	r2, r1, #2
   8a058:	429d      	cmp	r5, r3
   8a05a:	d044      	beq.n	8a0e6 <_malloc_r+0xd2>
   8a05c:	68e8      	ldr	r0, [r5, #12]
   8a05e:	68a9      	ldr	r1, [r5, #8]
   8a060:	686a      	ldr	r2, [r5, #4]
   8a062:	60c8      	str	r0, [r1, #12]
   8a064:	f022 0303 	bic.w	r3, r2, #3
   8a068:	6081      	str	r1, [r0, #8]
   8a06a:	e059      	b.n	8a120 <_malloc_r+0x10c>
   8a06c:	0a62      	lsrs	r2, r4, #9
   8a06e:	d101      	bne.n	8a074 <_malloc_r+0x60>
   8a070:	08e2      	lsrs	r2, r4, #3
   8a072:	e01b      	b.n	8a0ac <_malloc_r+0x98>
   8a074:	2a04      	cmp	r2, #4
   8a076:	d802      	bhi.n	8a07e <_malloc_r+0x6a>
   8a078:	09a2      	lsrs	r2, r4, #6
   8a07a:	3238      	adds	r2, #56	; 0x38
   8a07c:	e016      	b.n	8a0ac <_malloc_r+0x98>
   8a07e:	2a14      	cmp	r2, #20
   8a080:	d801      	bhi.n	8a086 <_malloc_r+0x72>
   8a082:	325b      	adds	r2, #91	; 0x5b
   8a084:	e012      	b.n	8a0ac <_malloc_r+0x98>
   8a086:	2a54      	cmp	r2, #84	; 0x54
   8a088:	d802      	bhi.n	8a090 <_malloc_r+0x7c>
   8a08a:	0b22      	lsrs	r2, r4, #12
   8a08c:	326e      	adds	r2, #110	; 0x6e
   8a08e:	e00d      	b.n	8a0ac <_malloc_r+0x98>
   8a090:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8a094:	d802      	bhi.n	8a09c <_malloc_r+0x88>
   8a096:	0be2      	lsrs	r2, r4, #15
   8a098:	3277      	adds	r2, #119	; 0x77
   8a09a:	e007      	b.n	8a0ac <_malloc_r+0x98>
   8a09c:	f240 5354 	movw	r3, #1364	; 0x554
   8a0a0:	429a      	cmp	r2, r3
   8a0a2:	d802      	bhi.n	8a0aa <_malloc_r+0x96>
   8a0a4:	0ca2      	lsrs	r2, r4, #18
   8a0a6:	327c      	adds	r2, #124	; 0x7c
   8a0a8:	e000      	b.n	8a0ac <_malloc_r+0x98>
   8a0aa:	227e      	movs	r2, #126	; 0x7e
   8a0ac:	4885      	ldr	r0, [pc, #532]	; (8a2c4 <_malloc_r+0x2b0>)
   8a0ae:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
   8a0b2:	68dd      	ldr	r5, [r3, #12]
   8a0b4:	429d      	cmp	r5, r3
   8a0b6:	d015      	beq.n	8a0e4 <_malloc_r+0xd0>
   8a0b8:	6869      	ldr	r1, [r5, #4]
   8a0ba:	f021 0103 	bic.w	r1, r1, #3
   8a0be:	1b08      	subs	r0, r1, r4
   8a0c0:	280f      	cmp	r0, #15
   8a0c2:	dd01      	ble.n	8a0c8 <_malloc_r+0xb4>
   8a0c4:	3a01      	subs	r2, #1
   8a0c6:	e00d      	b.n	8a0e4 <_malloc_r+0xd0>
   8a0c8:	2800      	cmp	r0, #0
   8a0ca:	db09      	blt.n	8a0e0 <_malloc_r+0xcc>
   8a0cc:	68eb      	ldr	r3, [r5, #12]
   8a0ce:	68aa      	ldr	r2, [r5, #8]
   8a0d0:	60d3      	str	r3, [r2, #12]
   8a0d2:	609a      	str	r2, [r3, #8]
   8a0d4:	186b      	adds	r3, r5, r1
   8a0d6:	685a      	ldr	r2, [r3, #4]
   8a0d8:	f042 0001 	orr.w	r0, r2, #1
   8a0dc:	6058      	str	r0, [r3, #4]
   8a0de:	e190      	b.n	8a402 <_malloc_r+0x3ee>
   8a0e0:	68ed      	ldr	r5, [r5, #12]
   8a0e2:	e7e7      	b.n	8a0b4 <_malloc_r+0xa0>
   8a0e4:	3201      	adds	r2, #1
   8a0e6:	4977      	ldr	r1, [pc, #476]	; (8a2c4 <_malloc_r+0x2b0>)
   8a0e8:	690d      	ldr	r5, [r1, #16]
   8a0ea:	f101 0708 	add.w	r7, r1, #8
   8a0ee:	42bd      	cmp	r5, r7
   8a0f0:	d068      	beq.n	8a1c4 <_malloc_r+0x1b0>
   8a0f2:	6868      	ldr	r0, [r5, #4]
   8a0f4:	f020 0303 	bic.w	r3, r0, #3
   8a0f8:	1b18      	subs	r0, r3, r4
   8a0fa:	280f      	cmp	r0, #15
   8a0fc:	dd0c      	ble.n	8a118 <_malloc_r+0x104>
   8a0fe:	192b      	adds	r3, r5, r4
   8a100:	614b      	str	r3, [r1, #20]
   8a102:	610b      	str	r3, [r1, #16]
   8a104:	f044 0401 	orr.w	r4, r4, #1
   8a108:	f040 0101 	orr.w	r1, r0, #1
   8a10c:	606c      	str	r4, [r5, #4]
   8a10e:	60df      	str	r7, [r3, #12]
   8a110:	609f      	str	r7, [r3, #8]
   8a112:	6059      	str	r1, [r3, #4]
   8a114:	5018      	str	r0, [r3, r0]
   8a116:	e174      	b.n	8a402 <_malloc_r+0x3ee>
   8a118:	2800      	cmp	r0, #0
   8a11a:	614f      	str	r7, [r1, #20]
   8a11c:	610f      	str	r7, [r1, #16]
   8a11e:	db01      	blt.n	8a124 <_malloc_r+0x110>
   8a120:	18eb      	adds	r3, r5, r3
   8a122:	e7d8      	b.n	8a0d6 <_malloc_r+0xc2>
   8a124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8a128:	d20f      	bcs.n	8a14a <_malloc_r+0x136>
   8a12a:	08db      	lsrs	r3, r3, #3
   8a12c:	1098      	asrs	r0, r3, #2
   8a12e:	2701      	movs	r7, #1
   8a130:	fa07 f700 	lsl.w	r7, r7, r0
   8a134:	6848      	ldr	r0, [r1, #4]
   8a136:	4307      	orrs	r7, r0
   8a138:	604f      	str	r7, [r1, #4]
   8a13a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   8a13e:	688b      	ldr	r3, [r1, #8]
   8a140:	60e9      	str	r1, [r5, #12]
   8a142:	60ab      	str	r3, [r5, #8]
   8a144:	60dd      	str	r5, [r3, #12]
   8a146:	608d      	str	r5, [r1, #8]
   8a148:	e03c      	b.n	8a1c4 <_malloc_r+0x1b0>
   8a14a:	0a58      	lsrs	r0, r3, #9
   8a14c:	2804      	cmp	r0, #4
   8a14e:	d802      	bhi.n	8a156 <_malloc_r+0x142>
   8a150:	0998      	lsrs	r0, r3, #6
   8a152:	3038      	adds	r0, #56	; 0x38
   8a154:	e016      	b.n	8a184 <_malloc_r+0x170>
   8a156:	2814      	cmp	r0, #20
   8a158:	d801      	bhi.n	8a15e <_malloc_r+0x14a>
   8a15a:	305b      	adds	r0, #91	; 0x5b
   8a15c:	e012      	b.n	8a184 <_malloc_r+0x170>
   8a15e:	2854      	cmp	r0, #84	; 0x54
   8a160:	d802      	bhi.n	8a168 <_malloc_r+0x154>
   8a162:	0b18      	lsrs	r0, r3, #12
   8a164:	306e      	adds	r0, #110	; 0x6e
   8a166:	e00d      	b.n	8a184 <_malloc_r+0x170>
   8a168:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   8a16c:	d802      	bhi.n	8a174 <_malloc_r+0x160>
   8a16e:	0bd8      	lsrs	r0, r3, #15
   8a170:	3077      	adds	r0, #119	; 0x77
   8a172:	e007      	b.n	8a184 <_malloc_r+0x170>
   8a174:	f240 5754 	movw	r7, #1364	; 0x554
   8a178:	42b8      	cmp	r0, r7
   8a17a:	d802      	bhi.n	8a182 <_malloc_r+0x16e>
   8a17c:	0c98      	lsrs	r0, r3, #18
   8a17e:	307c      	adds	r0, #124	; 0x7c
   8a180:	e000      	b.n	8a184 <_malloc_r+0x170>
   8a182:	207e      	movs	r0, #126	; 0x7e
   8a184:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8a2c4 <_malloc_r+0x2b0>
   8a188:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
   8a18c:	68b9      	ldr	r1, [r7, #8]
   8a18e:	42b9      	cmp	r1, r7
   8a190:	d10e      	bne.n	8a1b0 <_malloc_r+0x19c>
   8a192:	1087      	asrs	r7, r0, #2
   8a194:	2301      	movs	r3, #1
   8a196:	fa03 f007 	lsl.w	r0, r3, r7
   8a19a:	f8de 7004 	ldr.w	r7, [lr, #4]
   8a19e:	ea40 0307 	orr.w	r3, r0, r7
   8a1a2:	f8ce 3004 	str.w	r3, [lr, #4]
   8a1a6:	4608      	mov	r0, r1
   8a1a8:	e008      	b.n	8a1bc <_malloc_r+0x1a8>
   8a1aa:	6889      	ldr	r1, [r1, #8]
   8a1ac:	42b9      	cmp	r1, r7
   8a1ae:	d004      	beq.n	8a1ba <_malloc_r+0x1a6>
   8a1b0:	6848      	ldr	r0, [r1, #4]
   8a1b2:	f020 0003 	bic.w	r0, r0, #3
   8a1b6:	4283      	cmp	r3, r0
   8a1b8:	d3f7      	bcc.n	8a1aa <_malloc_r+0x196>
   8a1ba:	68c8      	ldr	r0, [r1, #12]
   8a1bc:	60e8      	str	r0, [r5, #12]
   8a1be:	60a9      	str	r1, [r5, #8]
   8a1c0:	60cd      	str	r5, [r1, #12]
   8a1c2:	6085      	str	r5, [r0, #8]
   8a1c4:	1095      	asrs	r5, r2, #2
   8a1c6:	2001      	movs	r0, #1
   8a1c8:	fa00 f305 	lsl.w	r3, r0, r5
   8a1cc:	4f3d      	ldr	r7, [pc, #244]	; (8a2c4 <_malloc_r+0x2b0>)
   8a1ce:	6879      	ldr	r1, [r7, #4]
   8a1d0:	428b      	cmp	r3, r1
   8a1d2:	d85d      	bhi.n	8a290 <_malloc_r+0x27c>
   8a1d4:	420b      	tst	r3, r1
   8a1d6:	d105      	bne.n	8a1e4 <_malloc_r+0x1d0>
   8a1d8:	f022 0203 	bic.w	r2, r2, #3
   8a1dc:	005b      	lsls	r3, r3, #1
   8a1de:	3204      	adds	r2, #4
   8a1e0:	420b      	tst	r3, r1
   8a1e2:	d0fb      	beq.n	8a1dc <_malloc_r+0x1c8>
   8a1e4:	4d37      	ldr	r5, [pc, #220]	; (8a2c4 <_malloc_r+0x2b0>)
   8a1e6:	4610      	mov	r0, r2
   8a1e8:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
   8a1ec:	4677      	mov	r7, lr
   8a1ee:	68fd      	ldr	r5, [r7, #12]
   8a1f0:	42bd      	cmp	r5, r7
   8a1f2:	d02d      	beq.n	8a250 <_malloc_r+0x23c>
   8a1f4:	6869      	ldr	r1, [r5, #4]
   8a1f6:	f021 0c03 	bic.w	ip, r1, #3
   8a1fa:	ebc4 010c 	rsb	r1, r4, ip
   8a1fe:	290f      	cmp	r1, #15
   8a200:	dd13      	ble.n	8a22a <_malloc_r+0x216>
   8a202:	192b      	adds	r3, r5, r4
   8a204:	f044 0401 	orr.w	r4, r4, #1
   8a208:	68ea      	ldr	r2, [r5, #12]
   8a20a:	606c      	str	r4, [r5, #4]
   8a20c:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8a210:	5059      	str	r1, [r3, r1]
   8a212:	60c2      	str	r2, [r0, #12]
   8a214:	6090      	str	r0, [r2, #8]
   8a216:	4a2b      	ldr	r2, [pc, #172]	; (8a2c4 <_malloc_r+0x2b0>)
   8a218:	f041 0001 	orr.w	r0, r1, #1
   8a21c:	6153      	str	r3, [r2, #20]
   8a21e:	6113      	str	r3, [r2, #16]
   8a220:	3208      	adds	r2, #8
   8a222:	60da      	str	r2, [r3, #12]
   8a224:	609a      	str	r2, [r3, #8]
   8a226:	6058      	str	r0, [r3, #4]
   8a228:	e00c      	b.n	8a244 <_malloc_r+0x230>
   8a22a:	2900      	cmp	r1, #0
   8a22c:	db0e      	blt.n	8a24c <_malloc_r+0x238>
   8a22e:	eb05 000c 	add.w	r0, r5, ip
   8a232:	6842      	ldr	r2, [r0, #4]
   8a234:	68e9      	ldr	r1, [r5, #12]
   8a236:	f042 0301 	orr.w	r3, r2, #1
   8a23a:	6043      	str	r3, [r0, #4]
   8a23c:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8a240:	60c1      	str	r1, [r0, #12]
   8a242:	6088      	str	r0, [r1, #8]
   8a244:	4630      	mov	r0, r6
   8a246:	f000 f8f6 	bl	8a436 <__malloc_unlock>
   8a24a:	e0de      	b.n	8a40a <_malloc_r+0x3f6>
   8a24c:	68ed      	ldr	r5, [r5, #12]
   8a24e:	e7cf      	b.n	8a1f0 <_malloc_r+0x1dc>
   8a250:	3001      	adds	r0, #1
   8a252:	0781      	lsls	r1, r0, #30
   8a254:	f105 0708 	add.w	r7, r5, #8
   8a258:	d1c9      	bne.n	8a1ee <_malloc_r+0x1da>
   8a25a:	4671      	mov	r1, lr
   8a25c:	0795      	lsls	r5, r2, #30
   8a25e:	d105      	bne.n	8a26c <_malloc_r+0x258>
   8a260:	4a18      	ldr	r2, [pc, #96]	; (8a2c4 <_malloc_r+0x2b0>)
   8a262:	6855      	ldr	r5, [r2, #4]
   8a264:	ea25 0503 	bic.w	r5, r5, r3
   8a268:	6055      	str	r5, [r2, #4]
   8a26a:	e005      	b.n	8a278 <_malloc_r+0x264>
   8a26c:	f1a1 0708 	sub.w	r7, r1, #8
   8a270:	6809      	ldr	r1, [r1, #0]
   8a272:	3a01      	subs	r2, #1
   8a274:	42b9      	cmp	r1, r7
   8a276:	d0f1      	beq.n	8a25c <_malloc_r+0x248>
   8a278:	4f12      	ldr	r7, [pc, #72]	; (8a2c4 <_malloc_r+0x2b0>)
   8a27a:	005b      	lsls	r3, r3, #1
   8a27c:	687f      	ldr	r7, [r7, #4]
   8a27e:	42bb      	cmp	r3, r7
   8a280:	d806      	bhi.n	8a290 <_malloc_r+0x27c>
   8a282:	b12b      	cbz	r3, 8a290 <_malloc_r+0x27c>
   8a284:	4602      	mov	r2, r0
   8a286:	423b      	tst	r3, r7
   8a288:	d1ac      	bne.n	8a1e4 <_malloc_r+0x1d0>
   8a28a:	3204      	adds	r2, #4
   8a28c:	005b      	lsls	r3, r3, #1
   8a28e:	e7fa      	b.n	8a286 <_malloc_r+0x272>
   8a290:	4b0c      	ldr	r3, [pc, #48]	; (8a2c4 <_malloc_r+0x2b0>)
   8a292:	689f      	ldr	r7, [r3, #8]
   8a294:	4619      	mov	r1, r3
   8a296:	6878      	ldr	r0, [r7, #4]
   8a298:	f020 0903 	bic.w	r9, r0, #3
   8a29c:	45a1      	cmp	r9, r4
   8a29e:	d304      	bcc.n	8a2aa <_malloc_r+0x296>
   8a2a0:	ebc4 0009 	rsb	r0, r4, r9
   8a2a4:	280f      	cmp	r0, #15
   8a2a6:	f300 80a2 	bgt.w	8a3ee <_malloc_r+0x3da>
   8a2aa:	4a07      	ldr	r2, [pc, #28]	; (8a2c8 <_malloc_r+0x2b4>)
   8a2ac:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
   8a2b0:	6815      	ldr	r5, [r2, #0]
   8a2b2:	3301      	adds	r3, #1
   8a2b4:	eb07 0a09 	add.w	sl, r7, r9
   8a2b8:	eb04 0805 	add.w	r8, r4, r5
   8a2bc:	d106      	bne.n	8a2cc <_malloc_r+0x2b8>
   8a2be:	f108 0810 	add.w	r8, r8, #16
   8a2c2:	e00b      	b.n	8a2dc <_malloc_r+0x2c8>
   8a2c4:	200706d0 	.word	0x200706d0
   8a2c8:	20071610 	.word	0x20071610
   8a2cc:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
   8a2d0:	f100 010f 	add.w	r1, r0, #15
   8a2d4:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   8a2d8:	f022 080f 	bic.w	r8, r2, #15
   8a2dc:	4630      	mov	r0, r6
   8a2de:	4641      	mov	r1, r8
   8a2e0:	f000 fa18 	bl	8a714 <_sbrk_r>
   8a2e4:	1c42      	adds	r2, r0, #1
   8a2e6:	4605      	mov	r5, r0
   8a2e8:	d071      	beq.n	8a3ce <_malloc_r+0x3ba>
   8a2ea:	4550      	cmp	r0, sl
   8a2ec:	d202      	bcs.n	8a2f4 <_malloc_r+0x2e0>
   8a2ee:	4b48      	ldr	r3, [pc, #288]	; (8a410 <_malloc_r+0x3fc>)
   8a2f0:	429f      	cmp	r7, r3
   8a2f2:	d16c      	bne.n	8a3ce <_malloc_r+0x3ba>
   8a2f4:	4847      	ldr	r0, [pc, #284]	; (8a414 <_malloc_r+0x400>)
   8a2f6:	4555      	cmp	r5, sl
   8a2f8:	6841      	ldr	r1, [r0, #4]
   8a2fa:	4a45      	ldr	r2, [pc, #276]	; (8a410 <_malloc_r+0x3fc>)
   8a2fc:	eb08 0301 	add.w	r3, r8, r1
   8a300:	6043      	str	r3, [r0, #4]
   8a302:	d107      	bne.n	8a314 <_malloc_r+0x300>
   8a304:	0529      	lsls	r1, r5, #20
   8a306:	d105      	bne.n	8a314 <_malloc_r+0x300>
   8a308:	6895      	ldr	r5, [r2, #8]
   8a30a:	44c8      	add	r8, r9
   8a30c:	f048 0001 	orr.w	r0, r8, #1
   8a310:	6068      	str	r0, [r5, #4]
   8a312:	e051      	b.n	8a3b8 <_malloc_r+0x3a4>
   8a314:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
   8a318:	1c42      	adds	r2, r0, #1
   8a31a:	d103      	bne.n	8a324 <_malloc_r+0x310>
   8a31c:	4a3c      	ldr	r2, [pc, #240]	; (8a410 <_malloc_r+0x3fc>)
   8a31e:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
   8a322:	e005      	b.n	8a330 <_malloc_r+0x31c>
   8a324:	ebca 0a05 	rsb	sl, sl, r5
   8a328:	eb03 010a 	add.w	r1, r3, sl
   8a32c:	4b39      	ldr	r3, [pc, #228]	; (8a414 <_malloc_r+0x400>)
   8a32e:	6059      	str	r1, [r3, #4]
   8a330:	f015 0007 	ands.w	r0, r5, #7
   8a334:	bf1c      	itt	ne
   8a336:	f1c0 0008 	rsbne	r0, r0, #8
   8a33a:	182d      	addne	r5, r5, r0
   8a33c:	eb05 0c08 	add.w	ip, r5, r8
   8a340:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
   8a344:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
   8a348:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
   8a34c:	4641      	mov	r1, r8
   8a34e:	4630      	mov	r0, r6
   8a350:	f000 f9e0 	bl	8a714 <_sbrk_r>
   8a354:	4a2f      	ldr	r2, [pc, #188]	; (8a414 <_malloc_r+0x400>)
   8a356:	1c43      	adds	r3, r0, #1
   8a358:	6853      	ldr	r3, [r2, #4]
   8a35a:	bf08      	it	eq
   8a35c:	f04f 0800 	moveq.w	r8, #0
   8a360:	eb08 0103 	add.w	r1, r8, r3
   8a364:	bf08      	it	eq
   8a366:	4628      	moveq	r0, r5
   8a368:	6051      	str	r1, [r2, #4]
   8a36a:	1b40      	subs	r0, r0, r5
   8a36c:	4a28      	ldr	r2, [pc, #160]	; (8a410 <_malloc_r+0x3fc>)
   8a36e:	eb00 0308 	add.w	r3, r0, r8
   8a372:	f043 0101 	orr.w	r1, r3, #1
   8a376:	4297      	cmp	r7, r2
   8a378:	6095      	str	r5, [r2, #8]
   8a37a:	6069      	str	r1, [r5, #4]
   8a37c:	d01c      	beq.n	8a3b8 <_malloc_r+0x3a4>
   8a37e:	f1b9 0f0f 	cmp.w	r9, #15
   8a382:	d802      	bhi.n	8a38a <_malloc_r+0x376>
   8a384:	2201      	movs	r2, #1
   8a386:	606a      	str	r2, [r5, #4]
   8a388:	e021      	b.n	8a3ce <_malloc_r+0x3ba>
   8a38a:	687d      	ldr	r5, [r7, #4]
   8a38c:	f1a9 090c 	sub.w	r9, r9, #12
   8a390:	f029 0907 	bic.w	r9, r9, #7
   8a394:	f005 0201 	and.w	r2, r5, #1
   8a398:	2105      	movs	r1, #5
   8a39a:	eb07 0309 	add.w	r3, r7, r9
   8a39e:	ea49 0002 	orr.w	r0, r9, r2
   8a3a2:	f1b9 0f0f 	cmp.w	r9, #15
   8a3a6:	6078      	str	r0, [r7, #4]
   8a3a8:	6059      	str	r1, [r3, #4]
   8a3aa:	6099      	str	r1, [r3, #8]
   8a3ac:	d904      	bls.n	8a3b8 <_malloc_r+0x3a4>
   8a3ae:	4630      	mov	r0, r6
   8a3b0:	f107 0108 	add.w	r1, r7, #8
   8a3b4:	f7ff fd78 	bl	89ea8 <_free_r>
   8a3b8:	4a16      	ldr	r2, [pc, #88]	; (8a414 <_malloc_r+0x400>)
   8a3ba:	6853      	ldr	r3, [r2, #4]
   8a3bc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   8a3be:	6b15      	ldr	r5, [r2, #48]	; 0x30
   8a3c0:	428b      	cmp	r3, r1
   8a3c2:	bf88      	it	hi
   8a3c4:	62d3      	strhi	r3, [r2, #44]	; 0x2c
   8a3c6:	42ab      	cmp	r3, r5
   8a3c8:	bf84      	itt	hi
   8a3ca:	4d12      	ldrhi	r5, [pc, #72]	; (8a414 <_malloc_r+0x400>)
   8a3cc:	632b      	strhi	r3, [r5, #48]	; 0x30
   8a3ce:	4810      	ldr	r0, [pc, #64]	; (8a410 <_malloc_r+0x3fc>)
   8a3d0:	6882      	ldr	r2, [r0, #8]
   8a3d2:	6853      	ldr	r3, [r2, #4]
   8a3d4:	f023 0103 	bic.w	r1, r3, #3
   8a3d8:	42a1      	cmp	r1, r4
   8a3da:	ebc4 0001 	rsb	r0, r4, r1
   8a3de:	d301      	bcc.n	8a3e4 <_malloc_r+0x3d0>
   8a3e0:	280f      	cmp	r0, #15
   8a3e2:	dc04      	bgt.n	8a3ee <_malloc_r+0x3da>
   8a3e4:	4630      	mov	r0, r6
   8a3e6:	f000 f826 	bl	8a436 <__malloc_unlock>
   8a3ea:	2500      	movs	r5, #0
   8a3ec:	e00d      	b.n	8a40a <_malloc_r+0x3f6>
   8a3ee:	4a08      	ldr	r2, [pc, #32]	; (8a410 <_malloc_r+0x3fc>)
   8a3f0:	f044 0301 	orr.w	r3, r4, #1
   8a3f4:	6895      	ldr	r5, [r2, #8]
   8a3f6:	f040 0101 	orr.w	r1, r0, #1
   8a3fa:	192c      	adds	r4, r5, r4
   8a3fc:	606b      	str	r3, [r5, #4]
   8a3fe:	6094      	str	r4, [r2, #8]
   8a400:	6061      	str	r1, [r4, #4]
   8a402:	4630      	mov	r0, r6
   8a404:	f000 f817 	bl	8a436 <__malloc_unlock>
   8a408:	3508      	adds	r5, #8
   8a40a:	4628      	mov	r0, r5
   8a40c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8a410:	200706d0 	.word	0x200706d0
   8a414:	20071610 	.word	0x20071610

0008a418 <memchr>:
   8a418:	b510      	push	{r4, lr}
   8a41a:	b2c9      	uxtb	r1, r1
   8a41c:	4603      	mov	r3, r0
   8a41e:	1882      	adds	r2, r0, r2
   8a420:	4293      	cmp	r3, r2
   8a422:	4618      	mov	r0, r3
   8a424:	d004      	beq.n	8a430 <memchr+0x18>
   8a426:	7804      	ldrb	r4, [r0, #0]
   8a428:	3301      	adds	r3, #1
   8a42a:	428c      	cmp	r4, r1
   8a42c:	d1f8      	bne.n	8a420 <memchr+0x8>
   8a42e:	e000      	b.n	8a432 <memchr+0x1a>
   8a430:	2000      	movs	r0, #0
   8a432:	bd10      	pop	{r4, pc}

0008a434 <__malloc_lock>:
   8a434:	4770      	bx	lr

0008a436 <__malloc_unlock>:
   8a436:	4770      	bx	lr

0008a438 <_realloc_r>:
   8a438:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a43c:	4681      	mov	r9, r0
   8a43e:	4616      	mov	r6, r2
   8a440:	460c      	mov	r4, r1
   8a442:	b921      	cbnz	r1, 8a44e <_realloc_r+0x16>
   8a444:	4611      	mov	r1, r2
   8a446:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a44a:	f7ff bde3 	b.w	8a014 <_malloc_r>
   8a44e:	f7ff fff1 	bl	8a434 <__malloc_lock>
   8a452:	f106 070b 	add.w	r7, r6, #11
   8a456:	f854 5c04 	ldr.w	r5, [r4, #-4]
   8a45a:	2f16      	cmp	r7, #22
   8a45c:	f1a4 0b08 	sub.w	fp, r4, #8
   8a460:	f025 0803 	bic.w	r8, r5, #3
   8a464:	d903      	bls.n	8a46e <_realloc_r+0x36>
   8a466:	f037 0707 	bics.w	r7, r7, #7
   8a46a:	d501      	bpl.n	8a470 <_realloc_r+0x38>
   8a46c:	e002      	b.n	8a474 <_realloc_r+0x3c>
   8a46e:	2710      	movs	r7, #16
   8a470:	42b7      	cmp	r7, r6
   8a472:	d204      	bcs.n	8a47e <_realloc_r+0x46>
   8a474:	200c      	movs	r0, #12
   8a476:	f8c9 0000 	str.w	r0, [r9]
   8a47a:	2600      	movs	r6, #0
   8a47c:	e145      	b.n	8a70a <_realloc_r+0x2d2>
   8a47e:	45b8      	cmp	r8, r7
   8a480:	f280 811a 	bge.w	8a6b8 <_realloc_r+0x280>
   8a484:	4aa2      	ldr	r2, [pc, #648]	; (8a710 <_realloc_r+0x2d8>)
   8a486:	eb0b 0308 	add.w	r3, fp, r8
   8a48a:	6891      	ldr	r1, [r2, #8]
   8a48c:	428b      	cmp	r3, r1
   8a48e:	d006      	beq.n	8a49e <_realloc_r+0x66>
   8a490:	6858      	ldr	r0, [r3, #4]
   8a492:	f020 0201 	bic.w	r2, r0, #1
   8a496:	1898      	adds	r0, r3, r2
   8a498:	6842      	ldr	r2, [r0, #4]
   8a49a:	07d0      	lsls	r0, r2, #31
   8a49c:	d426      	bmi.n	8a4ec <_realloc_r+0xb4>
   8a49e:	685a      	ldr	r2, [r3, #4]
   8a4a0:	428b      	cmp	r3, r1
   8a4a2:	f022 0003 	bic.w	r0, r2, #3
   8a4a6:	eb00 0a08 	add.w	sl, r0, r8
   8a4aa:	d118      	bne.n	8a4de <_realloc_r+0xa6>
   8a4ac:	f107 0210 	add.w	r2, r7, #16
   8a4b0:	4592      	cmp	sl, r2
   8a4b2:	db1d      	blt.n	8a4f0 <_realloc_r+0xb8>
   8a4b4:	ebc7 0a0a 	rsb	sl, r7, sl
   8a4b8:	eb0b 0507 	add.w	r5, fp, r7
   8a4bc:	f04a 0101 	orr.w	r1, sl, #1
   8a4c0:	6069      	str	r1, [r5, #4]
   8a4c2:	f854 2c04 	ldr.w	r2, [r4, #-4]
   8a4c6:	4e92      	ldr	r6, [pc, #584]	; (8a710 <_realloc_r+0x2d8>)
   8a4c8:	f002 0301 	and.w	r3, r2, #1
   8a4cc:	431f      	orrs	r7, r3
   8a4ce:	60b5      	str	r5, [r6, #8]
   8a4d0:	f844 7c04 	str.w	r7, [r4, #-4]
   8a4d4:	4648      	mov	r0, r9
   8a4d6:	f7ff ffae 	bl	8a436 <__malloc_unlock>
   8a4da:	4626      	mov	r6, r4
   8a4dc:	e115      	b.n	8a70a <_realloc_r+0x2d2>
   8a4de:	45ba      	cmp	sl, r7
   8a4e0:	db06      	blt.n	8a4f0 <_realloc_r+0xb8>
   8a4e2:	68dd      	ldr	r5, [r3, #12]
   8a4e4:	689e      	ldr	r6, [r3, #8]
   8a4e6:	60f5      	str	r5, [r6, #12]
   8a4e8:	60ae      	str	r6, [r5, #8]
   8a4ea:	e0e6      	b.n	8a6ba <_realloc_r+0x282>
   8a4ec:	2000      	movs	r0, #0
   8a4ee:	4603      	mov	r3, r0
   8a4f0:	07ea      	lsls	r2, r5, #31
   8a4f2:	f100 8091 	bmi.w	8a618 <_realloc_r+0x1e0>
   8a4f6:	f854 5c08 	ldr.w	r5, [r4, #-8]
   8a4fa:	ebc5 050b 	rsb	r5, r5, fp
   8a4fe:	686a      	ldr	r2, [r5, #4]
   8a500:	f022 0203 	bic.w	r2, r2, #3
   8a504:	2b00      	cmp	r3, #0
   8a506:	d051      	beq.n	8a5ac <_realloc_r+0x174>
   8a508:	eb02 0a08 	add.w	sl, r2, r8
   8a50c:	428b      	cmp	r3, r1
   8a50e:	4482      	add	sl, r0
   8a510:	d145      	bne.n	8a59e <_realloc_r+0x166>
   8a512:	f107 0310 	add.w	r3, r7, #16
   8a516:	459a      	cmp	sl, r3
   8a518:	db48      	blt.n	8a5ac <_realloc_r+0x174>
   8a51a:	462e      	mov	r6, r5
   8a51c:	68e9      	ldr	r1, [r5, #12]
   8a51e:	f856 3f08 	ldr.w	r3, [r6, #8]!
   8a522:	f1a8 0204 	sub.w	r2, r8, #4
   8a526:	2a24      	cmp	r2, #36	; 0x24
   8a528:	60d9      	str	r1, [r3, #12]
   8a52a:	608b      	str	r3, [r1, #8]
   8a52c:	d825      	bhi.n	8a57a <_realloc_r+0x142>
   8a52e:	2a13      	cmp	r2, #19
   8a530:	d91b      	bls.n	8a56a <_realloc_r+0x132>
   8a532:	6821      	ldr	r1, [r4, #0]
   8a534:	2a1b      	cmp	r2, #27
   8a536:	60a9      	str	r1, [r5, #8]
   8a538:	6863      	ldr	r3, [r4, #4]
   8a53a:	60eb      	str	r3, [r5, #12]
   8a53c:	d803      	bhi.n	8a546 <_realloc_r+0x10e>
   8a53e:	f105 0010 	add.w	r0, r5, #16
   8a542:	3408      	adds	r4, #8
   8a544:	e012      	b.n	8a56c <_realloc_r+0x134>
   8a546:	68a0      	ldr	r0, [r4, #8]
   8a548:	2a24      	cmp	r2, #36	; 0x24
   8a54a:	6128      	str	r0, [r5, #16]
   8a54c:	68e1      	ldr	r1, [r4, #12]
   8a54e:	6169      	str	r1, [r5, #20]
   8a550:	d003      	beq.n	8a55a <_realloc_r+0x122>
   8a552:	f105 0018 	add.w	r0, r5, #24
   8a556:	3410      	adds	r4, #16
   8a558:	e008      	b.n	8a56c <_realloc_r+0x134>
   8a55a:	6922      	ldr	r2, [r4, #16]
   8a55c:	f105 0020 	add.w	r0, r5, #32
   8a560:	61aa      	str	r2, [r5, #24]
   8a562:	6963      	ldr	r3, [r4, #20]
   8a564:	3418      	adds	r4, #24
   8a566:	61eb      	str	r3, [r5, #28]
   8a568:	e000      	b.n	8a56c <_realloc_r+0x134>
   8a56a:	4630      	mov	r0, r6
   8a56c:	6821      	ldr	r1, [r4, #0]
   8a56e:	6001      	str	r1, [r0, #0]
   8a570:	6862      	ldr	r2, [r4, #4]
   8a572:	6042      	str	r2, [r0, #4]
   8a574:	68a3      	ldr	r3, [r4, #8]
   8a576:	6083      	str	r3, [r0, #8]
   8a578:	e003      	b.n	8a582 <_realloc_r+0x14a>
   8a57a:	4630      	mov	r0, r6
   8a57c:	4621      	mov	r1, r4
   8a57e:	f7fe feda 	bl	89336 <memmove>
   8a582:	ebc7 0a0a 	rsb	sl, r7, sl
   8a586:	19e8      	adds	r0, r5, r7
   8a588:	f04a 0201 	orr.w	r2, sl, #1
   8a58c:	6042      	str	r2, [r0, #4]
   8a58e:	686b      	ldr	r3, [r5, #4]
   8a590:	495f      	ldr	r1, [pc, #380]	; (8a710 <_realloc_r+0x2d8>)
   8a592:	6088      	str	r0, [r1, #8]
   8a594:	f003 0001 	and.w	r0, r3, #1
   8a598:	4307      	orrs	r7, r0
   8a59a:	606f      	str	r7, [r5, #4]
   8a59c:	e088      	b.n	8a6b0 <_realloc_r+0x278>
   8a59e:	45ba      	cmp	sl, r7
   8a5a0:	db04      	blt.n	8a5ac <_realloc_r+0x174>
   8a5a2:	68d9      	ldr	r1, [r3, #12]
   8a5a4:	6898      	ldr	r0, [r3, #8]
   8a5a6:	60c1      	str	r1, [r0, #12]
   8a5a8:	6088      	str	r0, [r1, #8]
   8a5aa:	e003      	b.n	8a5b4 <_realloc_r+0x17c>
   8a5ac:	eb02 0a08 	add.w	sl, r2, r8
   8a5b0:	45ba      	cmp	sl, r7
   8a5b2:	db31      	blt.n	8a618 <_realloc_r+0x1e0>
   8a5b4:	4628      	mov	r0, r5
   8a5b6:	68eb      	ldr	r3, [r5, #12]
   8a5b8:	f850 1f08 	ldr.w	r1, [r0, #8]!
   8a5bc:	f1a8 0204 	sub.w	r2, r8, #4
   8a5c0:	2a24      	cmp	r2, #36	; 0x24
   8a5c2:	60cb      	str	r3, [r1, #12]
   8a5c4:	6099      	str	r1, [r3, #8]
   8a5c6:	d823      	bhi.n	8a610 <_realloc_r+0x1d8>
   8a5c8:	2a13      	cmp	r2, #19
   8a5ca:	d91a      	bls.n	8a602 <_realloc_r+0x1ca>
   8a5cc:	6820      	ldr	r0, [r4, #0]
   8a5ce:	2a1b      	cmp	r2, #27
   8a5d0:	60a8      	str	r0, [r5, #8]
   8a5d2:	6866      	ldr	r6, [r4, #4]
   8a5d4:	60ee      	str	r6, [r5, #12]
   8a5d6:	d803      	bhi.n	8a5e0 <_realloc_r+0x1a8>
   8a5d8:	f105 0010 	add.w	r0, r5, #16
   8a5dc:	3408      	adds	r4, #8
   8a5de:	e010      	b.n	8a602 <_realloc_r+0x1ca>
   8a5e0:	68a3      	ldr	r3, [r4, #8]
   8a5e2:	2a24      	cmp	r2, #36	; 0x24
   8a5e4:	612b      	str	r3, [r5, #16]
   8a5e6:	68e1      	ldr	r1, [r4, #12]
   8a5e8:	6169      	str	r1, [r5, #20]
   8a5ea:	d003      	beq.n	8a5f4 <_realloc_r+0x1bc>
   8a5ec:	f105 0018 	add.w	r0, r5, #24
   8a5f0:	3410      	adds	r4, #16
   8a5f2:	e006      	b.n	8a602 <_realloc_r+0x1ca>
   8a5f4:	6922      	ldr	r2, [r4, #16]
   8a5f6:	61aa      	str	r2, [r5, #24]
   8a5f8:	6960      	ldr	r0, [r4, #20]
   8a5fa:	3418      	adds	r4, #24
   8a5fc:	61e8      	str	r0, [r5, #28]
   8a5fe:	f105 0020 	add.w	r0, r5, #32
   8a602:	6826      	ldr	r6, [r4, #0]
   8a604:	6006      	str	r6, [r0, #0]
   8a606:	6863      	ldr	r3, [r4, #4]
   8a608:	6043      	str	r3, [r0, #4]
   8a60a:	68a1      	ldr	r1, [r4, #8]
   8a60c:	6081      	str	r1, [r0, #8]
   8a60e:	e055      	b.n	8a6bc <_realloc_r+0x284>
   8a610:	4621      	mov	r1, r4
   8a612:	f7fe fe90 	bl	89336 <memmove>
   8a616:	e051      	b.n	8a6bc <_realloc_r+0x284>
   8a618:	4631      	mov	r1, r6
   8a61a:	4648      	mov	r0, r9
   8a61c:	f7ff fcfa 	bl	8a014 <_malloc_r>
   8a620:	4606      	mov	r6, r0
   8a622:	2800      	cmp	r0, #0
   8a624:	d044      	beq.n	8a6b0 <_realloc_r+0x278>
   8a626:	f854 1c04 	ldr.w	r1, [r4, #-4]
   8a62a:	f1a0 0208 	sub.w	r2, r0, #8
   8a62e:	f021 0301 	bic.w	r3, r1, #1
   8a632:	eb0b 0103 	add.w	r1, fp, r3
   8a636:	428a      	cmp	r2, r1
   8a638:	d106      	bne.n	8a648 <_realloc_r+0x210>
   8a63a:	f850 6c04 	ldr.w	r6, [r0, #-4]
   8a63e:	f026 0503 	bic.w	r5, r6, #3
   8a642:	eb05 0a08 	add.w	sl, r5, r8
   8a646:	e038      	b.n	8a6ba <_realloc_r+0x282>
   8a648:	f1a8 0204 	sub.w	r2, r8, #4
   8a64c:	2a24      	cmp	r2, #36	; 0x24
   8a64e:	d828      	bhi.n	8a6a2 <_realloc_r+0x26a>
   8a650:	2a13      	cmp	r2, #19
   8a652:	d91e      	bls.n	8a692 <_realloc_r+0x25a>
   8a654:	6823      	ldr	r3, [r4, #0]
   8a656:	2a1b      	cmp	r2, #27
   8a658:	6003      	str	r3, [r0, #0]
   8a65a:	6861      	ldr	r1, [r4, #4]
   8a65c:	6041      	str	r1, [r0, #4]
   8a65e:	d804      	bhi.n	8a66a <_realloc_r+0x232>
   8a660:	f100 0008 	add.w	r0, r0, #8
   8a664:	f104 0208 	add.w	r2, r4, #8
   8a668:	e014      	b.n	8a694 <_realloc_r+0x25c>
   8a66a:	68a0      	ldr	r0, [r4, #8]
   8a66c:	2a24      	cmp	r2, #36	; 0x24
   8a66e:	60b0      	str	r0, [r6, #8]
   8a670:	68e3      	ldr	r3, [r4, #12]
   8a672:	60f3      	str	r3, [r6, #12]
   8a674:	d004      	beq.n	8a680 <_realloc_r+0x248>
   8a676:	f106 0010 	add.w	r0, r6, #16
   8a67a:	f104 0210 	add.w	r2, r4, #16
   8a67e:	e009      	b.n	8a694 <_realloc_r+0x25c>
   8a680:	6922      	ldr	r2, [r4, #16]
   8a682:	f106 0018 	add.w	r0, r6, #24
   8a686:	6132      	str	r2, [r6, #16]
   8a688:	6961      	ldr	r1, [r4, #20]
   8a68a:	f104 0218 	add.w	r2, r4, #24
   8a68e:	6171      	str	r1, [r6, #20]
   8a690:	e000      	b.n	8a694 <_realloc_r+0x25c>
   8a692:	4622      	mov	r2, r4
   8a694:	6813      	ldr	r3, [r2, #0]
   8a696:	6003      	str	r3, [r0, #0]
   8a698:	6851      	ldr	r1, [r2, #4]
   8a69a:	6041      	str	r1, [r0, #4]
   8a69c:	6892      	ldr	r2, [r2, #8]
   8a69e:	6082      	str	r2, [r0, #8]
   8a6a0:	e002      	b.n	8a6a8 <_realloc_r+0x270>
   8a6a2:	4621      	mov	r1, r4
   8a6a4:	f7fe fe47 	bl	89336 <memmove>
   8a6a8:	4648      	mov	r0, r9
   8a6aa:	4621      	mov	r1, r4
   8a6ac:	f7ff fbfc 	bl	89ea8 <_free_r>
   8a6b0:	4648      	mov	r0, r9
   8a6b2:	f7ff fec0 	bl	8a436 <__malloc_unlock>
   8a6b6:	e028      	b.n	8a70a <_realloc_r+0x2d2>
   8a6b8:	46c2      	mov	sl, r8
   8a6ba:	465d      	mov	r5, fp
   8a6bc:	ebc7 000a 	rsb	r0, r7, sl
   8a6c0:	280f      	cmp	r0, #15
   8a6c2:	686a      	ldr	r2, [r5, #4]
   8a6c4:	d911      	bls.n	8a6ea <_realloc_r+0x2b2>
   8a6c6:	f002 0601 	and.w	r6, r2, #1
   8a6ca:	19e9      	adds	r1, r5, r7
   8a6cc:	f040 0301 	orr.w	r3, r0, #1
   8a6d0:	4337      	orrs	r7, r6
   8a6d2:	606f      	str	r7, [r5, #4]
   8a6d4:	1808      	adds	r0, r1, r0
   8a6d6:	604b      	str	r3, [r1, #4]
   8a6d8:	6842      	ldr	r2, [r0, #4]
   8a6da:	3108      	adds	r1, #8
   8a6dc:	f042 0601 	orr.w	r6, r2, #1
   8a6e0:	6046      	str	r6, [r0, #4]
   8a6e2:	4648      	mov	r0, r9
   8a6e4:	f7ff fbe0 	bl	89ea8 <_free_r>
   8a6e8:	e00a      	b.n	8a700 <_realloc_r+0x2c8>
   8a6ea:	f002 0601 	and.w	r6, r2, #1
   8a6ee:	ea4a 0306 	orr.w	r3, sl, r6
   8a6f2:	606b      	str	r3, [r5, #4]
   8a6f4:	eb05 010a 	add.w	r1, r5, sl
   8a6f8:	6848      	ldr	r0, [r1, #4]
   8a6fa:	f040 0201 	orr.w	r2, r0, #1
   8a6fe:	604a      	str	r2, [r1, #4]
   8a700:	4648      	mov	r0, r9
   8a702:	f7ff fe98 	bl	8a436 <__malloc_unlock>
   8a706:	f105 0608 	add.w	r6, r5, #8
   8a70a:	4630      	mov	r0, r6
   8a70c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a710:	200706d0 	.word	0x200706d0

0008a714 <_sbrk_r>:
   8a714:	b538      	push	{r3, r4, r5, lr}
   8a716:	4c06      	ldr	r4, [pc, #24]	; (8a730 <_sbrk_r+0x1c>)
   8a718:	2300      	movs	r3, #0
   8a71a:	4605      	mov	r5, r0
   8a71c:	4608      	mov	r0, r1
   8a71e:	6023      	str	r3, [r4, #0]
   8a720:	f7fe faa4 	bl	88c6c <_sbrk>
   8a724:	1c43      	adds	r3, r0, #1
   8a726:	d102      	bne.n	8a72e <_sbrk_r+0x1a>
   8a728:	6821      	ldr	r1, [r4, #0]
   8a72a:	b101      	cbz	r1, 8a72e <_sbrk_r+0x1a>
   8a72c:	6029      	str	r1, [r5, #0]
   8a72e:	bd38      	pop	{r3, r4, r5, pc}
   8a730:	20071c28 	.word	0x20071c28

0008a734 <__ssprint_r>:
   8a734:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a738:	4607      	mov	r7, r0
   8a73a:	6890      	ldr	r0, [r2, #8]
   8a73c:	460c      	mov	r4, r1
   8a73e:	4615      	mov	r5, r2
   8a740:	f8d2 8000 	ldr.w	r8, [r2]
   8a744:	b908      	cbnz	r0, 8a74a <__ssprint_r+0x16>
   8a746:	6050      	str	r0, [r2, #4]
   8a748:	e06f      	b.n	8a82a <__ssprint_r+0xf6>
   8a74a:	f04f 0b00 	mov.w	fp, #0
   8a74e:	465e      	mov	r6, fp
   8a750:	b936      	cbnz	r6, 8a760 <__ssprint_r+0x2c>
   8a752:	f8d8 b000 	ldr.w	fp, [r8]
   8a756:	f8d8 6004 	ldr.w	r6, [r8, #4]
   8a75a:	f108 0808 	add.w	r8, r8, #8
   8a75e:	e7f7      	b.n	8a750 <__ssprint_r+0x1c>
   8a760:	68a3      	ldr	r3, [r4, #8]
   8a762:	429e      	cmp	r6, r3
   8a764:	d34c      	bcc.n	8a800 <__ssprint_r+0xcc>
   8a766:	89a2      	ldrh	r2, [r4, #12]
   8a768:	f412 6f90 	tst.w	r2, #1152	; 0x480
   8a76c:	d046      	beq.n	8a7fc <__ssprint_r+0xc8>
   8a76e:	6823      	ldr	r3, [r4, #0]
   8a770:	6960      	ldr	r0, [r4, #20]
   8a772:	6921      	ldr	r1, [r4, #16]
   8a774:	f04f 0a03 	mov.w	sl, #3
   8a778:	ebc1 0903 	rsb	r9, r1, r3
   8a77c:	fb0a f300 	mul.w	r3, sl, r0
   8a780:	2002      	movs	r0, #2
   8a782:	fb93 faf0 	sdiv	sl, r3, r0
   8a786:	f402 6280 	and.w	r2, r2, #1024	; 0x400
   8a78a:	f109 0301 	add.w	r3, r9, #1
   8a78e:	1998      	adds	r0, r3, r6
   8a790:	b213      	sxth	r3, r2
   8a792:	4582      	cmp	sl, r0
   8a794:	bf38      	it	cc
   8a796:	4682      	movcc	sl, r0
   8a798:	4638      	mov	r0, r7
   8a79a:	b183      	cbz	r3, 8a7be <__ssprint_r+0x8a>
   8a79c:	4651      	mov	r1, sl
   8a79e:	f7ff fc39 	bl	8a014 <_malloc_r>
   8a7a2:	b1a8      	cbz	r0, 8a7d0 <__ssprint_r+0x9c>
   8a7a4:	6921      	ldr	r1, [r4, #16]
   8a7a6:	464a      	mov	r2, r9
   8a7a8:	9001      	str	r0, [sp, #4]
   8a7aa:	f7fe fdbb 	bl	89324 <memcpy>
   8a7ae:	89a0      	ldrh	r0, [r4, #12]
   8a7b0:	f420 6290 	bic.w	r2, r0, #1152	; 0x480
   8a7b4:	f042 0180 	orr.w	r1, r2, #128	; 0x80
   8a7b8:	81a1      	strh	r1, [r4, #12]
   8a7ba:	9901      	ldr	r1, [sp, #4]
   8a7bc:	e014      	b.n	8a7e8 <__ssprint_r+0xb4>
   8a7be:	4652      	mov	r2, sl
   8a7c0:	f7ff fe3a 	bl	8a438 <_realloc_r>
   8a7c4:	4601      	mov	r1, r0
   8a7c6:	b978      	cbnz	r0, 8a7e8 <__ssprint_r+0xb4>
   8a7c8:	4638      	mov	r0, r7
   8a7ca:	6921      	ldr	r1, [r4, #16]
   8a7cc:	f7ff fb6c 	bl	89ea8 <_free_r>
   8a7d0:	89a3      	ldrh	r3, [r4, #12]
   8a7d2:	200c      	movs	r0, #12
   8a7d4:	2100      	movs	r1, #0
   8a7d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
   8a7da:	6038      	str	r0, [r7, #0]
   8a7dc:	81a2      	strh	r2, [r4, #12]
   8a7de:	f04f 30ff 	mov.w	r0, #4294967295
   8a7e2:	60a9      	str	r1, [r5, #8]
   8a7e4:	6069      	str	r1, [r5, #4]
   8a7e6:	e020      	b.n	8a82a <__ssprint_r+0xf6>
   8a7e8:	eb01 0309 	add.w	r3, r1, r9
   8a7ec:	ebc9 000a 	rsb	r0, r9, sl
   8a7f0:	6023      	str	r3, [r4, #0]
   8a7f2:	6121      	str	r1, [r4, #16]
   8a7f4:	f8c4 a014 	str.w	sl, [r4, #20]
   8a7f8:	4633      	mov	r3, r6
   8a7fa:	60a0      	str	r0, [r4, #8]
   8a7fc:	429e      	cmp	r6, r3
   8a7fe:	d200      	bcs.n	8a802 <__ssprint_r+0xce>
   8a800:	4633      	mov	r3, r6
   8a802:	461a      	mov	r2, r3
   8a804:	4659      	mov	r1, fp
   8a806:	6820      	ldr	r0, [r4, #0]
   8a808:	9301      	str	r3, [sp, #4]
   8a80a:	f7fe fd94 	bl	89336 <memmove>
   8a80e:	68a2      	ldr	r2, [r4, #8]
   8a810:	9901      	ldr	r1, [sp, #4]
   8a812:	6823      	ldr	r3, [r4, #0]
   8a814:	1a50      	subs	r0, r2, r1
   8a816:	185a      	adds	r2, r3, r1
   8a818:	68a9      	ldr	r1, [r5, #8]
   8a81a:	60a0      	str	r0, [r4, #8]
   8a81c:	1b8e      	subs	r6, r1, r6
   8a81e:	6022      	str	r2, [r4, #0]
   8a820:	60ae      	str	r6, [r5, #8]
   8a822:	2e00      	cmp	r6, #0
   8a824:	d195      	bne.n	8a752 <__ssprint_r+0x1e>
   8a826:	606e      	str	r6, [r5, #4]
   8a828:	4630      	mov	r0, r6
   8a82a:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0008a82e <_svfiprintf_r>:
   8a82e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a832:	461e      	mov	r6, r3
   8a834:	898b      	ldrh	r3, [r1, #12]
   8a836:	4689      	mov	r9, r1
   8a838:	f003 0180 	and.w	r1, r3, #128	; 0x80
   8a83c:	4614      	mov	r4, r2
   8a83e:	b20a      	sxth	r2, r1
   8a840:	b0a9      	sub	sp, #164	; 0xa4
   8a842:	4683      	mov	fp, r0
   8a844:	b19a      	cbz	r2, 8a86e <_svfiprintf_r+0x40>
   8a846:	f8d9 3010 	ldr.w	r3, [r9, #16]
   8a84a:	b983      	cbnz	r3, 8a86e <_svfiprintf_r+0x40>
   8a84c:	2140      	movs	r1, #64	; 0x40
   8a84e:	f7ff fbe1 	bl	8a014 <_malloc_r>
   8a852:	f8c9 0000 	str.w	r0, [r9]
   8a856:	f8c9 0010 	str.w	r0, [r9, #16]
   8a85a:	b928      	cbnz	r0, 8a868 <_svfiprintf_r+0x3a>
   8a85c:	220c      	movs	r2, #12
   8a85e:	f8cb 2000 	str.w	r2, [fp]
   8a862:	f04f 30ff 	mov.w	r0, #4294967295
   8a866:	e3db      	b.n	8b020 <_svfiprintf_r+0x7f2>
   8a868:	2040      	movs	r0, #64	; 0x40
   8a86a:	f8c9 0014 	str.w	r0, [r9, #20]
   8a86e:	2100      	movs	r1, #0
   8a870:	ad18      	add	r5, sp, #96	; 0x60
   8a872:	950b      	str	r5, [sp, #44]	; 0x2c
   8a874:	910d      	str	r1, [sp, #52]	; 0x34
   8a876:	910c      	str	r1, [sp, #48]	; 0x30
   8a878:	9401      	str	r4, [sp, #4]
   8a87a:	9105      	str	r1, [sp, #20]
   8a87c:	9104      	str	r1, [sp, #16]
   8a87e:	46a8      	mov	r8, r5
   8a880:	9b01      	ldr	r3, [sp, #4]
   8a882:	461c      	mov	r4, r3
   8a884:	f813 2b01 	ldrb.w	r2, [r3], #1
   8a888:	b91a      	cbnz	r2, 8a892 <_svfiprintf_r+0x64>
   8a88a:	9801      	ldr	r0, [sp, #4]
   8a88c:	1a25      	subs	r5, r4, r0
   8a88e:	d103      	bne.n	8a898 <_svfiprintf_r+0x6a>
   8a890:	e01d      	b.n	8a8ce <_svfiprintf_r+0xa0>
   8a892:	2a25      	cmp	r2, #37	; 0x25
   8a894:	d1f5      	bne.n	8a882 <_svfiprintf_r+0x54>
   8a896:	e7f8      	b.n	8a88a <_svfiprintf_r+0x5c>
   8a898:	9a01      	ldr	r2, [sp, #4]
   8a89a:	990d      	ldr	r1, [sp, #52]	; 0x34
   8a89c:	e888 0024 	stmia.w	r8, {r2, r5}
   8a8a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8a8a2:	194b      	adds	r3, r1, r5
   8a8a4:	1c50      	adds	r0, r2, #1
   8a8a6:	2807      	cmp	r0, #7
   8a8a8:	930d      	str	r3, [sp, #52]	; 0x34
   8a8aa:	900c      	str	r0, [sp, #48]	; 0x30
   8a8ac:	dc02      	bgt.n	8a8b4 <_svfiprintf_r+0x86>
   8a8ae:	f108 0808 	add.w	r8, r8, #8
   8a8b2:	e009      	b.n	8a8c8 <_svfiprintf_r+0x9a>
   8a8b4:	4658      	mov	r0, fp
   8a8b6:	4649      	mov	r1, r9
   8a8b8:	aa0b      	add	r2, sp, #44	; 0x2c
   8a8ba:	f7ff ff3b 	bl	8a734 <__ssprint_r>
   8a8be:	2800      	cmp	r0, #0
   8a8c0:	f040 83a3 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8a8c4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8a8c8:	9904      	ldr	r1, [sp, #16]
   8a8ca:	194b      	adds	r3, r1, r5
   8a8cc:	9304      	str	r3, [sp, #16]
   8a8ce:	7822      	ldrb	r2, [r4, #0]
   8a8d0:	2a00      	cmp	r2, #0
   8a8d2:	f000 8393 	beq.w	8affc <_svfiprintf_r+0x7ce>
   8a8d6:	2200      	movs	r2, #0
   8a8d8:	3401      	adds	r4, #1
   8a8da:	9401      	str	r4, [sp, #4]
   8a8dc:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a8e0:	f04f 3cff 	mov.w	ip, #4294967295
   8a8e4:	9203      	str	r2, [sp, #12]
   8a8e6:	4617      	mov	r7, r2
   8a8e8:	9801      	ldr	r0, [sp, #4]
   8a8ea:	f810 3b01 	ldrb.w	r3, [r0], #1
   8a8ee:	9001      	str	r0, [sp, #4]
   8a8f0:	2b63      	cmp	r3, #99	; 0x63
   8a8f2:	f000 80b3 	beq.w	8aa5c <_svfiprintf_r+0x22e>
   8a8f6:	dc33      	bgt.n	8a960 <_svfiprintf_r+0x132>
   8a8f8:	2b39      	cmp	r3, #57	; 0x39
   8a8fa:	dc1a      	bgt.n	8a932 <_svfiprintf_r+0x104>
   8a8fc:	2b31      	cmp	r3, #49	; 0x31
   8a8fe:	f280 8091 	bge.w	8aa24 <_svfiprintf_r+0x1f6>
   8a902:	2b2b      	cmp	r3, #43	; 0x2b
   8a904:	d101      	bne.n	8a90a <_svfiprintf_r+0xdc>
   8a906:	461a      	mov	r2, r3
   8a908:	e7ee      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a90a:	dc0a      	bgt.n	8a922 <_svfiprintf_r+0xf4>
   8a90c:	2b23      	cmp	r3, #35	; 0x23
   8a90e:	d055      	beq.n	8a9bc <_svfiprintf_r+0x18e>
   8a910:	2b2a      	cmp	r3, #42	; 0x2a
   8a912:	d056      	beq.n	8a9c2 <_svfiprintf_r+0x194>
   8a914:	2b20      	cmp	r3, #32
   8a916:	f040 81f6 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a91a:	2a00      	cmp	r2, #0
   8a91c:	bf08      	it	eq
   8a91e:	2220      	moveq	r2, #32
   8a920:	e7e2      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a922:	2b2e      	cmp	r3, #46	; 0x2e
   8a924:	d058      	beq.n	8a9d8 <_svfiprintf_r+0x1aa>
   8a926:	2b30      	cmp	r3, #48	; 0x30
   8a928:	d079      	beq.n	8aa1e <_svfiprintf_r+0x1f0>
   8a92a:	2b2d      	cmp	r3, #45	; 0x2d
   8a92c:	f040 81eb 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a930:	e04f      	b.n	8a9d2 <_svfiprintf_r+0x1a4>
   8a932:	2b4f      	cmp	r3, #79	; 0x4f
   8a934:	f000 80de 	beq.w	8aaf4 <_svfiprintf_r+0x2c6>
   8a938:	dc07      	bgt.n	8a94a <_svfiprintf_r+0x11c>
   8a93a:	2b44      	cmp	r3, #68	; 0x44
   8a93c:	f040 81e3 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a940:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a944:	f047 0710 	orr.w	r7, r7, #16
   8a948:	e090      	b.n	8aa6c <_svfiprintf_r+0x23e>
   8a94a:	2b55      	cmp	r3, #85	; 0x55
   8a94c:	f000 811f 	beq.w	8ab8e <_svfiprintf_r+0x360>
   8a950:	2b58      	cmp	r3, #88	; 0x58
   8a952:	f040 81d8 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a956:	4daf      	ldr	r5, [pc, #700]	; (8ac14 <_svfiprintf_r+0x3e6>)
   8a958:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a95c:	9505      	str	r5, [sp, #20]
   8a95e:	e130      	b.n	8abc2 <_svfiprintf_r+0x394>
   8a960:	2b6f      	cmp	r3, #111	; 0x6f
   8a962:	f000 80c9 	beq.w	8aaf8 <_svfiprintf_r+0x2ca>
   8a966:	dc10      	bgt.n	8a98a <_svfiprintf_r+0x15c>
   8a968:	2b69      	cmp	r3, #105	; 0x69
   8a96a:	d024      	beq.n	8a9b6 <_svfiprintf_r+0x188>
   8a96c:	dc07      	bgt.n	8a97e <_svfiprintf_r+0x150>
   8a96e:	2b64      	cmp	r3, #100	; 0x64
   8a970:	d021      	beq.n	8a9b6 <_svfiprintf_r+0x188>
   8a972:	2b68      	cmp	r3, #104	; 0x68
   8a974:	f040 81c7 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a978:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   8a97c:	e7b4      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a97e:	2b6c      	cmp	r3, #108	; 0x6c
   8a980:	d05f      	beq.n	8aa42 <_svfiprintf_r+0x214>
   8a982:	2b6e      	cmp	r3, #110	; 0x6e
   8a984:	f040 81bf 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a988:	e096      	b.n	8aab8 <_svfiprintf_r+0x28a>
   8a98a:	2b73      	cmp	r3, #115	; 0x73
   8a98c:	f000 80df 	beq.w	8ab4e <_svfiprintf_r+0x320>
   8a990:	dc06      	bgt.n	8a9a0 <_svfiprintf_r+0x172>
   8a992:	2b70      	cmp	r3, #112	; 0x70
   8a994:	f000 80cd 	beq.w	8ab32 <_svfiprintf_r+0x304>
   8a998:	2b71      	cmp	r3, #113	; 0x71
   8a99a:	f040 81b4 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a99e:	e05a      	b.n	8aa56 <_svfiprintf_r+0x228>
   8a9a0:	2b75      	cmp	r3, #117	; 0x75
   8a9a2:	f000 80f6 	beq.w	8ab92 <_svfiprintf_r+0x364>
   8a9a6:	2b78      	cmp	r3, #120	; 0x78
   8a9a8:	f040 81ad 	bne.w	8ad06 <_svfiprintf_r+0x4d8>
   8a9ac:	4d9a      	ldr	r5, [pc, #616]	; (8ac18 <_svfiprintf_r+0x3ea>)
   8a9ae:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a9b2:	9505      	str	r5, [sp, #20]
   8a9b4:	e105      	b.n	8abc2 <_svfiprintf_r+0x394>
   8a9b6:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8a9ba:	e057      	b.n	8aa6c <_svfiprintf_r+0x23e>
   8a9bc:	f047 0701 	orr.w	r7, r7, #1
   8a9c0:	e792      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a9c2:	1d33      	adds	r3, r6, #4
   8a9c4:	6836      	ldr	r6, [r6, #0]
   8a9c6:	2e00      	cmp	r6, #0
   8a9c8:	9603      	str	r6, [sp, #12]
   8a9ca:	da15      	bge.n	8a9f8 <_svfiprintf_r+0x1ca>
   8a9cc:	4270      	negs	r0, r6
   8a9ce:	9003      	str	r0, [sp, #12]
   8a9d0:	461e      	mov	r6, r3
   8a9d2:	f047 0704 	orr.w	r7, r7, #4
   8a9d6:	e787      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a9d8:	9901      	ldr	r1, [sp, #4]
   8a9da:	f811 3b01 	ldrb.w	r3, [r1], #1
   8a9de:	2b2a      	cmp	r3, #42	; 0x2a
   8a9e0:	9101      	str	r1, [sp, #4]
   8a9e2:	d10b      	bne.n	8a9fc <_svfiprintf_r+0x1ce>
   8a9e4:	f8d6 c000 	ldr.w	ip, [r6]
   8a9e8:	1d33      	adds	r3, r6, #4
   8a9ea:	f1bc 0f00 	cmp.w	ip, #0
   8a9ee:	da03      	bge.n	8a9f8 <_svfiprintf_r+0x1ca>
   8a9f0:	461e      	mov	r6, r3
   8a9f2:	f04f 3cff 	mov.w	ip, #4294967295
   8a9f6:	e777      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a9f8:	461e      	mov	r6, r3
   8a9fa:	e775      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8a9fc:	f04f 0c00 	mov.w	ip, #0
   8aa00:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   8aa04:	2809      	cmp	r0, #9
   8aa06:	d807      	bhi.n	8aa18 <_svfiprintf_r+0x1ea>
   8aa08:	9901      	ldr	r1, [sp, #4]
   8aa0a:	230a      	movs	r3, #10
   8aa0c:	fb03 0c0c 	mla	ip, r3, ip, r0
   8aa10:	f811 3b01 	ldrb.w	r3, [r1], #1
   8aa14:	9101      	str	r1, [sp, #4]
   8aa16:	e7f3      	b.n	8aa00 <_svfiprintf_r+0x1d2>
   8aa18:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
   8aa1c:	e768      	b.n	8a8f0 <_svfiprintf_r+0xc2>
   8aa1e:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   8aa22:	e761      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8aa24:	9801      	ldr	r0, [sp, #4]
   8aa26:	2100      	movs	r1, #0
   8aa28:	3b30      	subs	r3, #48	; 0x30
   8aa2a:	240a      	movs	r4, #10
   8aa2c:	fb04 3101 	mla	r1, r4, r1, r3
   8aa30:	f810 3b01 	ldrb.w	r3, [r0], #1
   8aa34:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
   8aa38:	2c09      	cmp	r4, #9
   8aa3a:	9001      	str	r0, [sp, #4]
   8aa3c:	d9f4      	bls.n	8aa28 <_svfiprintf_r+0x1fa>
   8aa3e:	9103      	str	r1, [sp, #12]
   8aa40:	e756      	b.n	8a8f0 <_svfiprintf_r+0xc2>
   8aa42:	9901      	ldr	r1, [sp, #4]
   8aa44:	780b      	ldrb	r3, [r1, #0]
   8aa46:	2b6c      	cmp	r3, #108	; 0x6c
   8aa48:	d102      	bne.n	8aa50 <_svfiprintf_r+0x222>
   8aa4a:	1c48      	adds	r0, r1, #1
   8aa4c:	9001      	str	r0, [sp, #4]
   8aa4e:	e002      	b.n	8aa56 <_svfiprintf_r+0x228>
   8aa50:	f047 0710 	orr.w	r7, r7, #16
   8aa54:	e748      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8aa56:	f047 0720 	orr.w	r7, r7, #32
   8aa5a:	e745      	b.n	8a8e8 <_svfiprintf_r+0xba>
   8aa5c:	6832      	ldr	r2, [r6, #0]
   8aa5e:	2500      	movs	r5, #0
   8aa60:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   8aa64:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8aa68:	3604      	adds	r6, #4
   8aa6a:	e156      	b.n	8ad1a <_svfiprintf_r+0x4ec>
   8aa6c:	06ba      	lsls	r2, r7, #26
   8aa6e:	d507      	bpl.n	8aa80 <_svfiprintf_r+0x252>
   8aa70:	3607      	adds	r6, #7
   8aa72:	f026 0507 	bic.w	r5, r6, #7
   8aa76:	f105 0608 	add.w	r6, r5, #8
   8aa7a:	e9d5 4500 	ldrd	r4, r5, [r5]
   8aa7e:	e00f      	b.n	8aaa0 <_svfiprintf_r+0x272>
   8aa80:	f017 0f10 	tst.w	r7, #16
   8aa84:	f106 0104 	add.w	r1, r6, #4
   8aa88:	d001      	beq.n	8aa8e <_svfiprintf_r+0x260>
   8aa8a:	6832      	ldr	r2, [r6, #0]
   8aa8c:	e005      	b.n	8aa9a <_svfiprintf_r+0x26c>
   8aa8e:	f017 0f40 	tst.w	r7, #64	; 0x40
   8aa92:	6832      	ldr	r2, [r6, #0]
   8aa94:	d001      	beq.n	8aa9a <_svfiprintf_r+0x26c>
   8aa96:	b214      	sxth	r4, r2
   8aa98:	e000      	b.n	8aa9c <_svfiprintf_r+0x26e>
   8aa9a:	4614      	mov	r4, r2
   8aa9c:	17e5      	asrs	r5, r4, #31
   8aa9e:	460e      	mov	r6, r1
   8aaa0:	2c00      	cmp	r4, #0
   8aaa2:	f175 0200 	sbcs.w	r2, r5, #0
   8aaa6:	f280 80b9 	bge.w	8ac1c <_svfiprintf_r+0x3ee>
   8aaaa:	232d      	movs	r3, #45	; 0x2d
   8aaac:	4264      	negs	r4, r4
   8aaae:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8aab2:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   8aab6:	e0b1      	b.n	8ac1c <_svfiprintf_r+0x3ee>
   8aab8:	f017 0f20 	tst.w	r7, #32
   8aabc:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8aac0:	f106 0204 	add.w	r2, r6, #4
   8aac4:	d005      	beq.n	8aad2 <_svfiprintf_r+0x2a4>
   8aac6:	9c04      	ldr	r4, [sp, #16]
   8aac8:	6835      	ldr	r5, [r6, #0]
   8aaca:	17e0      	asrs	r0, r4, #31
   8aacc:	602c      	str	r4, [r5, #0]
   8aace:	6068      	str	r0, [r5, #4]
   8aad0:	e004      	b.n	8aadc <_svfiprintf_r+0x2ae>
   8aad2:	06fb      	lsls	r3, r7, #27
   8aad4:	d504      	bpl.n	8aae0 <_svfiprintf_r+0x2b2>
   8aad6:	6833      	ldr	r3, [r6, #0]
   8aad8:	9904      	ldr	r1, [sp, #16]
   8aada:	6019      	str	r1, [r3, #0]
   8aadc:	4616      	mov	r6, r2
   8aade:	e6cf      	b.n	8a880 <_svfiprintf_r+0x52>
   8aae0:	6830      	ldr	r0, [r6, #0]
   8aae2:	9c04      	ldr	r4, [sp, #16]
   8aae4:	f017 0f40 	tst.w	r7, #64	; 0x40
   8aae8:	f106 0604 	add.w	r6, r6, #4
   8aaec:	bf14      	ite	ne
   8aaee:	8004      	strhne	r4, [r0, #0]
   8aaf0:	6004      	streq	r4, [r0, #0]
   8aaf2:	e6c5      	b.n	8a880 <_svfiprintf_r+0x52>
   8aaf4:	f047 0710 	orr.w	r7, r7, #16
   8aaf8:	f017 0020 	ands.w	r0, r7, #32
   8aafc:	d008      	beq.n	8ab10 <_svfiprintf_r+0x2e2>
   8aafe:	1df3      	adds	r3, r6, #7
   8ab00:	f023 0507 	bic.w	r5, r3, #7
   8ab04:	f105 0608 	add.w	r6, r5, #8
   8ab08:	e9d5 4500 	ldrd	r4, r5, [r5]
   8ab0c:	2000      	movs	r0, #0
   8ab0e:	e07c      	b.n	8ac0a <_svfiprintf_r+0x3dc>
   8ab10:	f017 0110 	ands.w	r1, r7, #16
   8ab14:	f106 0204 	add.w	r2, r6, #4
   8ab18:	d106      	bne.n	8ab28 <_svfiprintf_r+0x2fa>
   8ab1a:	f017 0040 	ands.w	r0, r7, #64	; 0x40
   8ab1e:	d003      	beq.n	8ab28 <_svfiprintf_r+0x2fa>
   8ab20:	8834      	ldrh	r4, [r6, #0]
   8ab22:	2500      	movs	r5, #0
   8ab24:	4616      	mov	r6, r2
   8ab26:	e7f1      	b.n	8ab0c <_svfiprintf_r+0x2de>
   8ab28:	6836      	ldr	r6, [r6, #0]
   8ab2a:	2500      	movs	r5, #0
   8ab2c:	4634      	mov	r4, r6
   8ab2e:	4616      	mov	r6, r2
   8ab30:	e06b      	b.n	8ac0a <_svfiprintf_r+0x3dc>
   8ab32:	4b39      	ldr	r3, [pc, #228]	; (8ac18 <_svfiprintf_r+0x3ea>)
   8ab34:	2130      	movs	r1, #48	; 0x30
   8ab36:	2278      	movs	r2, #120	; 0x78
   8ab38:	6834      	ldr	r4, [r6, #0]
   8ab3a:	2500      	movs	r5, #0
   8ab3c:	f047 0702 	orr.w	r7, r7, #2
   8ab40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   8ab44:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
   8ab48:	3604      	adds	r6, #4
   8ab4a:	9305      	str	r3, [sp, #20]
   8ab4c:	e05c      	b.n	8ac08 <_svfiprintf_r+0x3da>
   8ab4e:	4631      	mov	r1, r6
   8ab50:	2500      	movs	r5, #0
   8ab52:	f8d1 a000 	ldr.w	sl, [r1]
   8ab56:	3604      	adds	r6, #4
   8ab58:	45ac      	cmp	ip, r5
   8ab5a:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8ab5e:	4650      	mov	r0, sl
   8ab60:	db11      	blt.n	8ab86 <_svfiprintf_r+0x358>
   8ab62:	4662      	mov	r2, ip
   8ab64:	4629      	mov	r1, r5
   8ab66:	f8cd c000 	str.w	ip, [sp]
   8ab6a:	f7ff fc55 	bl	8a418 <memchr>
   8ab6e:	f8dd c000 	ldr.w	ip, [sp]
   8ab72:	2800      	cmp	r0, #0
   8ab74:	f000 80d5 	beq.w	8ad22 <_svfiprintf_r+0x4f4>
   8ab78:	ebca 0400 	rsb	r4, sl, r0
   8ab7c:	4564      	cmp	r4, ip
   8ab7e:	f340 80d2 	ble.w	8ad26 <_svfiprintf_r+0x4f8>
   8ab82:	4664      	mov	r4, ip
   8ab84:	e0cf      	b.n	8ad26 <_svfiprintf_r+0x4f8>
   8ab86:	f7fe fc53 	bl	89430 <strlen>
   8ab8a:	4604      	mov	r4, r0
   8ab8c:	e0cb      	b.n	8ad26 <_svfiprintf_r+0x4f8>
   8ab8e:	f047 0710 	orr.w	r7, r7, #16
   8ab92:	06bd      	lsls	r5, r7, #26
   8ab94:	d506      	bpl.n	8aba4 <_svfiprintf_r+0x376>
   8ab96:	1df0      	adds	r0, r6, #7
   8ab98:	f020 0407 	bic.w	r4, r0, #7
   8ab9c:	f104 0608 	add.w	r6, r4, #8
   8aba0:	cc30      	ldmia	r4, {r4, r5}
   8aba2:	e00c      	b.n	8abbe <_svfiprintf_r+0x390>
   8aba4:	f017 0f10 	tst.w	r7, #16
   8aba8:	f106 0304 	add.w	r3, r6, #4
   8abac:	d103      	bne.n	8abb6 <_svfiprintf_r+0x388>
   8abae:	067c      	lsls	r4, r7, #25
   8abb0:	d501      	bpl.n	8abb6 <_svfiprintf_r+0x388>
   8abb2:	8834      	ldrh	r4, [r6, #0]
   8abb4:	e001      	b.n	8abba <_svfiprintf_r+0x38c>
   8abb6:	6835      	ldr	r5, [r6, #0]
   8abb8:	462c      	mov	r4, r5
   8abba:	2500      	movs	r5, #0
   8abbc:	461e      	mov	r6, r3
   8abbe:	2001      	movs	r0, #1
   8abc0:	e023      	b.n	8ac0a <_svfiprintf_r+0x3dc>
   8abc2:	06b8      	lsls	r0, r7, #26
   8abc4:	d507      	bpl.n	8abd6 <_svfiprintf_r+0x3a8>
   8abc6:	1df4      	adds	r4, r6, #7
   8abc8:	f024 0107 	bic.w	r1, r4, #7
   8abcc:	f101 0608 	add.w	r6, r1, #8
   8abd0:	e9d1 4500 	ldrd	r4, r5, [r1]
   8abd4:	e00c      	b.n	8abf0 <_svfiprintf_r+0x3c2>
   8abd6:	f017 0f10 	tst.w	r7, #16
   8abda:	f106 0004 	add.w	r0, r6, #4
   8abde:	d103      	bne.n	8abe8 <_svfiprintf_r+0x3ba>
   8abe0:	0679      	lsls	r1, r7, #25
   8abe2:	d501      	bpl.n	8abe8 <_svfiprintf_r+0x3ba>
   8abe4:	8834      	ldrh	r4, [r6, #0]
   8abe6:	e001      	b.n	8abec <_svfiprintf_r+0x3be>
   8abe8:	6836      	ldr	r6, [r6, #0]
   8abea:	4634      	mov	r4, r6
   8abec:	2500      	movs	r5, #0
   8abee:	4606      	mov	r6, r0
   8abf0:	07fa      	lsls	r2, r7, #31
   8abf2:	d509      	bpl.n	8ac08 <_svfiprintf_r+0x3da>
   8abf4:	ea54 0205 	orrs.w	r2, r4, r5
   8abf8:	d006      	beq.n	8ac08 <_svfiprintf_r+0x3da>
   8abfa:	2230      	movs	r2, #48	; 0x30
   8abfc:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
   8ac00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   8ac04:	f047 0702 	orr.w	r7, r7, #2
   8ac08:	2002      	movs	r0, #2
   8ac0a:	2100      	movs	r1, #0
   8ac0c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
   8ac10:	e005      	b.n	8ac1e <_svfiprintf_r+0x3f0>
   8ac12:	bf00      	nop
   8ac14:	0008c0de 	.word	0x0008c0de
   8ac18:	0008c0ef 	.word	0x0008c0ef
   8ac1c:	2001      	movs	r0, #1
   8ac1e:	f1bc 0f00 	cmp.w	ip, #0
   8ac22:	bfa8      	it	ge
   8ac24:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   8ac28:	ea54 0105 	orrs.w	r1, r4, r5
   8ac2c:	d102      	bne.n	8ac34 <_svfiprintf_r+0x406>
   8ac2e:	f1bc 0f00 	cmp.w	ip, #0
   8ac32:	d058      	beq.n	8ace6 <_svfiprintf_r+0x4b8>
   8ac34:	2801      	cmp	r0, #1
   8ac36:	d01d      	beq.n	8ac74 <_svfiprintf_r+0x446>
   8ac38:	2802      	cmp	r0, #2
   8ac3a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8ac3e:	d041      	beq.n	8acc4 <_svfiprintf_r+0x496>
   8ac40:	f004 0207 	and.w	r2, r4, #7
   8ac44:	08e4      	lsrs	r4, r4, #3
   8ac46:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
   8ac4a:	08e9      	lsrs	r1, r5, #3
   8ac4c:	4604      	mov	r4, r0
   8ac4e:	460d      	mov	r5, r1
   8ac50:	3230      	adds	r2, #48	; 0x30
   8ac52:	ea54 0105 	orrs.w	r1, r4, r5
   8ac56:	469a      	mov	sl, r3
   8ac58:	701a      	strb	r2, [r3, #0]
   8ac5a:	f103 33ff 	add.w	r3, r3, #4294967295
   8ac5e:	d1ef      	bne.n	8ac40 <_svfiprintf_r+0x412>
   8ac60:	07f8      	lsls	r0, r7, #31
   8ac62:	4655      	mov	r5, sl
   8ac64:	d54a      	bpl.n	8acfc <_svfiprintf_r+0x4ce>
   8ac66:	2a30      	cmp	r2, #48	; 0x30
   8ac68:	d048      	beq.n	8acfc <_svfiprintf_r+0x4ce>
   8ac6a:	2230      	movs	r2, #48	; 0x30
   8ac6c:	469a      	mov	sl, r3
   8ac6e:	f805 2c01 	strb.w	r2, [r5, #-1]
   8ac72:	e043      	b.n	8acfc <_svfiprintf_r+0x4ce>
   8ac74:	2d00      	cmp	r5, #0
   8ac76:	bf08      	it	eq
   8ac78:	2c0a      	cmpeq	r4, #10
   8ac7a:	d203      	bcs.n	8ac84 <_svfiprintf_r+0x456>
   8ac7c:	3430      	adds	r4, #48	; 0x30
   8ac7e:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
   8ac82:	e036      	b.n	8acf2 <_svfiprintf_r+0x4c4>
   8ac84:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8ac88:	9302      	str	r3, [sp, #8]
   8ac8a:	4620      	mov	r0, r4
   8ac8c:	4629      	mov	r1, r5
   8ac8e:	220a      	movs	r2, #10
   8ac90:	2300      	movs	r3, #0
   8ac92:	f8cd c000 	str.w	ip, [sp]
   8ac96:	f000 f9c7 	bl	8b028 <__aeabi_uldivmod>
   8ac9a:	9802      	ldr	r0, [sp, #8]
   8ac9c:	3230      	adds	r2, #48	; 0x30
   8ac9e:	f800 2901 	strb.w	r2, [r0], #-1
   8aca2:	4629      	mov	r1, r5
   8aca4:	220a      	movs	r2, #10
   8aca6:	2300      	movs	r3, #0
   8aca8:	f8dd a008 	ldr.w	sl, [sp, #8]
   8acac:	9002      	str	r0, [sp, #8]
   8acae:	4620      	mov	r0, r4
   8acb0:	f000 f9ba 	bl	8b028 <__aeabi_uldivmod>
   8acb4:	4604      	mov	r4, r0
   8acb6:	460d      	mov	r5, r1
   8acb8:	ea54 0105 	orrs.w	r1, r4, r5
   8acbc:	f8dd c000 	ldr.w	ip, [sp]
   8acc0:	d1e3      	bne.n	8ac8a <_svfiprintf_r+0x45c>
   8acc2:	e01b      	b.n	8acfc <_svfiprintf_r+0x4ce>
   8acc4:	9905      	ldr	r1, [sp, #20]
   8acc6:	f004 000f 	and.w	r0, r4, #15
   8acca:	0924      	lsrs	r4, r4, #4
   8accc:	5c0a      	ldrb	r2, [r1, r0]
   8acce:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
   8acd2:	0929      	lsrs	r1, r5, #4
   8acd4:	4604      	mov	r4, r0
   8acd6:	460d      	mov	r5, r1
   8acd8:	469a      	mov	sl, r3
   8acda:	f803 2901 	strb.w	r2, [r3], #-1
   8acde:	ea54 0205 	orrs.w	r2, r4, r5
   8ace2:	d1ef      	bne.n	8acc4 <_svfiprintf_r+0x496>
   8ace4:	e00a      	b.n	8acfc <_svfiprintf_r+0x4ce>
   8ace6:	b938      	cbnz	r0, 8acf8 <_svfiprintf_r+0x4ca>
   8ace8:	07f9      	lsls	r1, r7, #31
   8acea:	d505      	bpl.n	8acf8 <_svfiprintf_r+0x4ca>
   8acec:	2030      	movs	r0, #48	; 0x30
   8acee:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
   8acf2:	f10d 0a5f 	add.w	sl, sp, #95	; 0x5f
   8acf6:	e001      	b.n	8acfc <_svfiprintf_r+0x4ce>
   8acf8:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
   8acfc:	ad18      	add	r5, sp, #96	; 0x60
   8acfe:	ebca 0405 	rsb	r4, sl, r5
   8ad02:	4665      	mov	r5, ip
   8ad04:	e00f      	b.n	8ad26 <_svfiprintf_r+0x4f8>
   8ad06:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8ad0a:	2b00      	cmp	r3, #0
   8ad0c:	f000 8176 	beq.w	8affc <_svfiprintf_r+0x7ce>
   8ad10:	2500      	movs	r5, #0
   8ad12:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   8ad16:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8ad1a:	2401      	movs	r4, #1
   8ad1c:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   8ad20:	e001      	b.n	8ad26 <_svfiprintf_r+0x4f8>
   8ad22:	4664      	mov	r4, ip
   8ad24:	4605      	mov	r5, r0
   8ad26:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   8ad2a:	42ac      	cmp	r4, r5
   8ad2c:	bfac      	ite	ge
   8ad2e:	4621      	movge	r1, r4
   8ad30:	4629      	movlt	r1, r5
   8ad32:	9102      	str	r1, [sp, #8]
   8ad34:	b113      	cbz	r3, 8ad3c <_svfiprintf_r+0x50e>
   8ad36:	9802      	ldr	r0, [sp, #8]
   8ad38:	1c42      	adds	r2, r0, #1
   8ad3a:	9202      	str	r2, [sp, #8]
   8ad3c:	f017 0102 	ands.w	r1, r7, #2
   8ad40:	9106      	str	r1, [sp, #24]
   8ad42:	d002      	beq.n	8ad4a <_svfiprintf_r+0x51c>
   8ad44:	9b02      	ldr	r3, [sp, #8]
   8ad46:	1c98      	adds	r0, r3, #2
   8ad48:	9002      	str	r0, [sp, #8]
   8ad4a:	f017 0284 	ands.w	r2, r7, #132	; 0x84
   8ad4e:	9207      	str	r2, [sp, #28]
   8ad50:	d13c      	bne.n	8adcc <_svfiprintf_r+0x59e>
   8ad52:	9903      	ldr	r1, [sp, #12]
   8ad54:	9b02      	ldr	r3, [sp, #8]
   8ad56:	1acb      	subs	r3, r1, r3
   8ad58:	2b00      	cmp	r3, #0
   8ad5a:	dd37      	ble.n	8adcc <_svfiprintf_r+0x59e>
   8ad5c:	48a5      	ldr	r0, [pc, #660]	; (8aff4 <_svfiprintf_r+0x7c6>)
   8ad5e:	2b10      	cmp	r3, #16
   8ad60:	f8c8 0000 	str.w	r0, [r8]
   8ad64:	dd1b      	ble.n	8ad9e <_svfiprintf_r+0x570>
   8ad66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8ad68:	2110      	movs	r1, #16
   8ad6a:	980d      	ldr	r0, [sp, #52]	; 0x34
   8ad6c:	f8c8 1004 	str.w	r1, [r8, #4]
   8ad70:	1c51      	adds	r1, r2, #1
   8ad72:	3010      	adds	r0, #16
   8ad74:	2907      	cmp	r1, #7
   8ad76:	900d      	str	r0, [sp, #52]	; 0x34
   8ad78:	910c      	str	r1, [sp, #48]	; 0x30
   8ad7a:	dc02      	bgt.n	8ad82 <_svfiprintf_r+0x554>
   8ad7c:	f108 0808 	add.w	r8, r8, #8
   8ad80:	e00b      	b.n	8ad9a <_svfiprintf_r+0x56c>
   8ad82:	4658      	mov	r0, fp
   8ad84:	4649      	mov	r1, r9
   8ad86:	aa0b      	add	r2, sp, #44	; 0x2c
   8ad88:	9300      	str	r3, [sp, #0]
   8ad8a:	f7ff fcd3 	bl	8a734 <__ssprint_r>
   8ad8e:	9b00      	ldr	r3, [sp, #0]
   8ad90:	2800      	cmp	r0, #0
   8ad92:	f040 813a 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8ad96:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8ad9a:	3b10      	subs	r3, #16
   8ad9c:	e7de      	b.n	8ad5c <_svfiprintf_r+0x52e>
   8ad9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8ada0:	f8c8 3004 	str.w	r3, [r8, #4]
   8ada4:	18d1      	adds	r1, r2, r3
   8ada6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8ada8:	910d      	str	r1, [sp, #52]	; 0x34
   8adaa:	1c58      	adds	r0, r3, #1
   8adac:	2807      	cmp	r0, #7
   8adae:	900c      	str	r0, [sp, #48]	; 0x30
   8adb0:	dc02      	bgt.n	8adb8 <_svfiprintf_r+0x58a>
   8adb2:	f108 0808 	add.w	r8, r8, #8
   8adb6:	e009      	b.n	8adcc <_svfiprintf_r+0x59e>
   8adb8:	4658      	mov	r0, fp
   8adba:	4649      	mov	r1, r9
   8adbc:	aa0b      	add	r2, sp, #44	; 0x2c
   8adbe:	f7ff fcb9 	bl	8a734 <__ssprint_r>
   8adc2:	2800      	cmp	r0, #0
   8adc4:	f040 8121 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8adc8:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8adcc:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   8add0:	b1da      	cbz	r2, 8ae0a <_svfiprintf_r+0x5dc>
   8add2:	f10d 0127 	add.w	r1, sp, #39	; 0x27
   8add6:	f8c8 1000 	str.w	r1, [r8]
   8adda:	990c      	ldr	r1, [sp, #48]	; 0x30
   8addc:	2301      	movs	r3, #1
   8adde:	980d      	ldr	r0, [sp, #52]	; 0x34
   8ade0:	f8c8 3004 	str.w	r3, [r8, #4]
   8ade4:	1c4b      	adds	r3, r1, #1
   8ade6:	1c42      	adds	r2, r0, #1
   8ade8:	2b07      	cmp	r3, #7
   8adea:	920d      	str	r2, [sp, #52]	; 0x34
   8adec:	930c      	str	r3, [sp, #48]	; 0x30
   8adee:	dc02      	bgt.n	8adf6 <_svfiprintf_r+0x5c8>
   8adf0:	f108 0808 	add.w	r8, r8, #8
   8adf4:	e009      	b.n	8ae0a <_svfiprintf_r+0x5dc>
   8adf6:	4658      	mov	r0, fp
   8adf8:	4649      	mov	r1, r9
   8adfa:	aa0b      	add	r2, sp, #44	; 0x2c
   8adfc:	f7ff fc9a 	bl	8a734 <__ssprint_r>
   8ae00:	2800      	cmp	r0, #0
   8ae02:	f040 8102 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8ae06:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8ae0a:	9806      	ldr	r0, [sp, #24]
   8ae0c:	b1d0      	cbz	r0, 8ae44 <_svfiprintf_r+0x616>
   8ae0e:	aa0a      	add	r2, sp, #40	; 0x28
   8ae10:	f8c8 2000 	str.w	r2, [r8]
   8ae14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8ae16:	2102      	movs	r1, #2
   8ae18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8ae1a:	f8c8 1004 	str.w	r1, [r8, #4]
   8ae1e:	1c51      	adds	r1, r2, #1
   8ae20:	1c98      	adds	r0, r3, #2
   8ae22:	2907      	cmp	r1, #7
   8ae24:	900d      	str	r0, [sp, #52]	; 0x34
   8ae26:	910c      	str	r1, [sp, #48]	; 0x30
   8ae28:	dc02      	bgt.n	8ae30 <_svfiprintf_r+0x602>
   8ae2a:	f108 0808 	add.w	r8, r8, #8
   8ae2e:	e009      	b.n	8ae44 <_svfiprintf_r+0x616>
   8ae30:	4658      	mov	r0, fp
   8ae32:	4649      	mov	r1, r9
   8ae34:	aa0b      	add	r2, sp, #44	; 0x2c
   8ae36:	f7ff fc7d 	bl	8a734 <__ssprint_r>
   8ae3a:	2800      	cmp	r0, #0
   8ae3c:	f040 80e5 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8ae40:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8ae44:	9b07      	ldr	r3, [sp, #28]
   8ae46:	2b80      	cmp	r3, #128	; 0x80
   8ae48:	d13c      	bne.n	8aec4 <_svfiprintf_r+0x696>
   8ae4a:	9803      	ldr	r0, [sp, #12]
   8ae4c:	9a02      	ldr	r2, [sp, #8]
   8ae4e:	1a83      	subs	r3, r0, r2
   8ae50:	2b00      	cmp	r3, #0
   8ae52:	dd37      	ble.n	8aec4 <_svfiprintf_r+0x696>
   8ae54:	4968      	ldr	r1, [pc, #416]	; (8aff8 <_svfiprintf_r+0x7ca>)
   8ae56:	2b10      	cmp	r3, #16
   8ae58:	f8c8 1000 	str.w	r1, [r8]
   8ae5c:	dd1b      	ble.n	8ae96 <_svfiprintf_r+0x668>
   8ae5e:	980c      	ldr	r0, [sp, #48]	; 0x30
   8ae60:	2210      	movs	r2, #16
   8ae62:	990d      	ldr	r1, [sp, #52]	; 0x34
   8ae64:	f8c8 2004 	str.w	r2, [r8, #4]
   8ae68:	1c42      	adds	r2, r0, #1
   8ae6a:	3110      	adds	r1, #16
   8ae6c:	2a07      	cmp	r2, #7
   8ae6e:	910d      	str	r1, [sp, #52]	; 0x34
   8ae70:	920c      	str	r2, [sp, #48]	; 0x30
   8ae72:	dc02      	bgt.n	8ae7a <_svfiprintf_r+0x64c>
   8ae74:	f108 0808 	add.w	r8, r8, #8
   8ae78:	e00b      	b.n	8ae92 <_svfiprintf_r+0x664>
   8ae7a:	4658      	mov	r0, fp
   8ae7c:	4649      	mov	r1, r9
   8ae7e:	aa0b      	add	r2, sp, #44	; 0x2c
   8ae80:	9300      	str	r3, [sp, #0]
   8ae82:	f7ff fc57 	bl	8a734 <__ssprint_r>
   8ae86:	9b00      	ldr	r3, [sp, #0]
   8ae88:	2800      	cmp	r0, #0
   8ae8a:	f040 80be 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8ae8e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8ae92:	3b10      	subs	r3, #16
   8ae94:	e7de      	b.n	8ae54 <_svfiprintf_r+0x626>
   8ae96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8ae98:	980d      	ldr	r0, [sp, #52]	; 0x34
   8ae9a:	1c51      	adds	r1, r2, #1
   8ae9c:	f8c8 3004 	str.w	r3, [r8, #4]
   8aea0:	2907      	cmp	r1, #7
   8aea2:	4403      	add	r3, r0
   8aea4:	930d      	str	r3, [sp, #52]	; 0x34
   8aea6:	910c      	str	r1, [sp, #48]	; 0x30
   8aea8:	dc02      	bgt.n	8aeb0 <_svfiprintf_r+0x682>
   8aeaa:	f108 0808 	add.w	r8, r8, #8
   8aeae:	e009      	b.n	8aec4 <_svfiprintf_r+0x696>
   8aeb0:	4658      	mov	r0, fp
   8aeb2:	4649      	mov	r1, r9
   8aeb4:	aa0b      	add	r2, sp, #44	; 0x2c
   8aeb6:	f7ff fc3d 	bl	8a734 <__ssprint_r>
   8aeba:	2800      	cmp	r0, #0
   8aebc:	f040 80a5 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8aec0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8aec4:	1b2d      	subs	r5, r5, r4
   8aec6:	2d00      	cmp	r5, #0
   8aec8:	dd34      	ble.n	8af34 <_svfiprintf_r+0x706>
   8aeca:	484b      	ldr	r0, [pc, #300]	; (8aff8 <_svfiprintf_r+0x7ca>)
   8aecc:	2d10      	cmp	r5, #16
   8aece:	f8c8 0000 	str.w	r0, [r8]
   8aed2:	dd19      	ble.n	8af08 <_svfiprintf_r+0x6da>
   8aed4:	980c      	ldr	r0, [sp, #48]	; 0x30
   8aed6:	990d      	ldr	r1, [sp, #52]	; 0x34
   8aed8:	1c43      	adds	r3, r0, #1
   8aeda:	2210      	movs	r2, #16
   8aedc:	3110      	adds	r1, #16
   8aede:	2b07      	cmp	r3, #7
   8aee0:	f8c8 2004 	str.w	r2, [r8, #4]
   8aee4:	910d      	str	r1, [sp, #52]	; 0x34
   8aee6:	930c      	str	r3, [sp, #48]	; 0x30
   8aee8:	dc02      	bgt.n	8aef0 <_svfiprintf_r+0x6c2>
   8aeea:	f108 0808 	add.w	r8, r8, #8
   8aeee:	e009      	b.n	8af04 <_svfiprintf_r+0x6d6>
   8aef0:	4658      	mov	r0, fp
   8aef2:	4649      	mov	r1, r9
   8aef4:	aa0b      	add	r2, sp, #44	; 0x2c
   8aef6:	f7ff fc1d 	bl	8a734 <__ssprint_r>
   8aefa:	2800      	cmp	r0, #0
   8aefc:	f040 8085 	bne.w	8b00a <_svfiprintf_r+0x7dc>
   8af00:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8af04:	3d10      	subs	r5, #16
   8af06:	e7e0      	b.n	8aeca <_svfiprintf_r+0x69c>
   8af08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8af0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8af0c:	1c51      	adds	r1, r2, #1
   8af0e:	f8c8 5004 	str.w	r5, [r8, #4]
   8af12:	2907      	cmp	r1, #7
   8af14:	441d      	add	r5, r3
   8af16:	950d      	str	r5, [sp, #52]	; 0x34
   8af18:	910c      	str	r1, [sp, #48]	; 0x30
   8af1a:	dc02      	bgt.n	8af22 <_svfiprintf_r+0x6f4>
   8af1c:	f108 0808 	add.w	r8, r8, #8
   8af20:	e008      	b.n	8af34 <_svfiprintf_r+0x706>
   8af22:	4658      	mov	r0, fp
   8af24:	4649      	mov	r1, r9
   8af26:	aa0b      	add	r2, sp, #44	; 0x2c
   8af28:	f7ff fc04 	bl	8a734 <__ssprint_r>
   8af2c:	2800      	cmp	r0, #0
   8af2e:	d16c      	bne.n	8b00a <_svfiprintf_r+0x7dc>
   8af30:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8af34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8af36:	980d      	ldr	r0, [sp, #52]	; 0x34
   8af38:	1c5a      	adds	r2, r3, #1
   8af3a:	f8c8 4004 	str.w	r4, [r8, #4]
   8af3e:	2a07      	cmp	r2, #7
   8af40:	4404      	add	r4, r0
   8af42:	f8c8 a000 	str.w	sl, [r8]
   8af46:	940d      	str	r4, [sp, #52]	; 0x34
   8af48:	920c      	str	r2, [sp, #48]	; 0x30
   8af4a:	dc02      	bgt.n	8af52 <_svfiprintf_r+0x724>
   8af4c:	f108 0308 	add.w	r3, r8, #8
   8af50:	e007      	b.n	8af62 <_svfiprintf_r+0x734>
   8af52:	4658      	mov	r0, fp
   8af54:	4649      	mov	r1, r9
   8af56:	aa0b      	add	r2, sp, #44	; 0x2c
   8af58:	f7ff fbec 	bl	8a734 <__ssprint_r>
   8af5c:	2800      	cmp	r0, #0
   8af5e:	d154      	bne.n	8b00a <_svfiprintf_r+0x7dc>
   8af60:	ab18      	add	r3, sp, #96	; 0x60
   8af62:	077a      	lsls	r2, r7, #29
   8af64:	d40b      	bmi.n	8af7e <_svfiprintf_r+0x750>
   8af66:	9804      	ldr	r0, [sp, #16]
   8af68:	9b02      	ldr	r3, [sp, #8]
   8af6a:	9a03      	ldr	r2, [sp, #12]
   8af6c:	990d      	ldr	r1, [sp, #52]	; 0x34
   8af6e:	4293      	cmp	r3, r2
   8af70:	bfac      	ite	ge
   8af72:	18c0      	addge	r0, r0, r3
   8af74:	1880      	addlt	r0, r0, r2
   8af76:	9004      	str	r0, [sp, #16]
   8af78:	2900      	cmp	r1, #0
   8af7a:	d036      	beq.n	8afea <_svfiprintf_r+0x7bc>
   8af7c:	e02f      	b.n	8afde <_svfiprintf_r+0x7b0>
   8af7e:	9c03      	ldr	r4, [sp, #12]
   8af80:	9902      	ldr	r1, [sp, #8]
   8af82:	1a64      	subs	r4, r4, r1
   8af84:	2c00      	cmp	r4, #0
   8af86:	ddee      	ble.n	8af66 <_svfiprintf_r+0x738>
   8af88:	481a      	ldr	r0, [pc, #104]	; (8aff4 <_svfiprintf_r+0x7c6>)
   8af8a:	2c10      	cmp	r4, #16
   8af8c:	6018      	str	r0, [r3, #0]
   8af8e:	dd15      	ble.n	8afbc <_svfiprintf_r+0x78e>
   8af90:	990c      	ldr	r1, [sp, #48]	; 0x30
   8af92:	2010      	movs	r0, #16
   8af94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8af96:	6058      	str	r0, [r3, #4]
   8af98:	1c48      	adds	r0, r1, #1
   8af9a:	3210      	adds	r2, #16
   8af9c:	2807      	cmp	r0, #7
   8af9e:	920d      	str	r2, [sp, #52]	; 0x34
   8afa0:	900c      	str	r0, [sp, #48]	; 0x30
   8afa2:	dc01      	bgt.n	8afa8 <_svfiprintf_r+0x77a>
   8afa4:	3308      	adds	r3, #8
   8afa6:	e007      	b.n	8afb8 <_svfiprintf_r+0x78a>
   8afa8:	4658      	mov	r0, fp
   8afaa:	4649      	mov	r1, r9
   8afac:	aa0b      	add	r2, sp, #44	; 0x2c
   8afae:	f7ff fbc1 	bl	8a734 <__ssprint_r>
   8afb2:	2800      	cmp	r0, #0
   8afb4:	d129      	bne.n	8b00a <_svfiprintf_r+0x7dc>
   8afb6:	ab18      	add	r3, sp, #96	; 0x60
   8afb8:	3c10      	subs	r4, #16
   8afba:	e7e5      	b.n	8af88 <_svfiprintf_r+0x75a>
   8afbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8afbe:	605c      	str	r4, [r3, #4]
   8afc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8afc2:	1c51      	adds	r1, r2, #1
   8afc4:	191c      	adds	r4, r3, r4
   8afc6:	2907      	cmp	r1, #7
   8afc8:	940d      	str	r4, [sp, #52]	; 0x34
   8afca:	910c      	str	r1, [sp, #48]	; 0x30
   8afcc:	ddcb      	ble.n	8af66 <_svfiprintf_r+0x738>
   8afce:	4658      	mov	r0, fp
   8afd0:	4649      	mov	r1, r9
   8afd2:	aa0b      	add	r2, sp, #44	; 0x2c
   8afd4:	f7ff fbae 	bl	8a734 <__ssprint_r>
   8afd8:	2800      	cmp	r0, #0
   8afda:	d0c4      	beq.n	8af66 <_svfiprintf_r+0x738>
   8afdc:	e015      	b.n	8b00a <_svfiprintf_r+0x7dc>
   8afde:	4658      	mov	r0, fp
   8afe0:	4649      	mov	r1, r9
   8afe2:	aa0b      	add	r2, sp, #44	; 0x2c
   8afe4:	f7ff fba6 	bl	8a734 <__ssprint_r>
   8afe8:	b978      	cbnz	r0, 8b00a <_svfiprintf_r+0x7dc>
   8afea:	2500      	movs	r5, #0
   8afec:	950c      	str	r5, [sp, #48]	; 0x30
   8afee:	f10d 0860 	add.w	r8, sp, #96	; 0x60
   8aff2:	e445      	b.n	8a880 <_svfiprintf_r+0x52>
   8aff4:	0008c100 	.word	0x0008c100
   8aff8:	0008c110 	.word	0x0008c110
   8affc:	980d      	ldr	r0, [sp, #52]	; 0x34
   8affe:	b120      	cbz	r0, 8b00a <_svfiprintf_r+0x7dc>
   8b000:	4658      	mov	r0, fp
   8b002:	4649      	mov	r1, r9
   8b004:	aa0b      	add	r2, sp, #44	; 0x2c
   8b006:	f7ff fb95 	bl	8a734 <__ssprint_r>
   8b00a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
   8b00e:	9b04      	ldr	r3, [sp, #16]
   8b010:	f002 0140 	and.w	r1, r2, #64	; 0x40
   8b014:	b208      	sxth	r0, r1
   8b016:	2800      	cmp	r0, #0
   8b018:	bf18      	it	ne
   8b01a:	f04f 33ff 	movne.w	r3, #4294967295
   8b01e:	4618      	mov	r0, r3
   8b020:	b029      	add	sp, #164	; 0xa4
   8b022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8b026:	bf00      	nop

0008b028 <__aeabi_uldivmod>:
   8b028:	b94b      	cbnz	r3, 8b03e <__aeabi_uldivmod+0x16>
   8b02a:	b942      	cbnz	r2, 8b03e <__aeabi_uldivmod+0x16>
   8b02c:	2900      	cmp	r1, #0
   8b02e:	bf08      	it	eq
   8b030:	2800      	cmpeq	r0, #0
   8b032:	d002      	beq.n	8b03a <__aeabi_uldivmod+0x12>
   8b034:	f04f 31ff 	mov.w	r1, #4294967295
   8b038:	4608      	mov	r0, r1
   8b03a:	f000 b83b 	b.w	8b0b4 <__aeabi_idiv0>
   8b03e:	b082      	sub	sp, #8
   8b040:	46ec      	mov	ip, sp
   8b042:	e92d 5000 	stmdb	sp!, {ip, lr}
   8b046:	f000 f81d 	bl	8b084 <__gnu_uldivmod_helper>
   8b04a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8b04e:	b002      	add	sp, #8
   8b050:	bc0c      	pop	{r2, r3}
   8b052:	4770      	bx	lr

0008b054 <__gnu_ldivmod_helper>:
   8b054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8b058:	4616      	mov	r6, r2
   8b05a:	4698      	mov	r8, r3
   8b05c:	4604      	mov	r4, r0
   8b05e:	460d      	mov	r5, r1
   8b060:	f000 f82a 	bl	8b0b8 <__divdi3>
   8b064:	fb06 fc01 	mul.w	ip, r6, r1
   8b068:	fba6 2300 	umull	r2, r3, r6, r0
   8b06c:	fb00 c708 	mla	r7, r0, r8, ip
   8b070:	18fb      	adds	r3, r7, r3
   8b072:	1aa2      	subs	r2, r4, r2
   8b074:	eb65 0303 	sbc.w	r3, r5, r3
   8b078:	9c06      	ldr	r4, [sp, #24]
   8b07a:	e9c4 2300 	strd	r2, r3, [r4]
   8b07e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8b082:	bf00      	nop

0008b084 <__gnu_uldivmod_helper>:
   8b084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8b088:	4690      	mov	r8, r2
   8b08a:	4606      	mov	r6, r0
   8b08c:	460f      	mov	r7, r1
   8b08e:	461d      	mov	r5, r3
   8b090:	f000 f970 	bl	8b374 <__udivdi3>
   8b094:	fb00 f305 	mul.w	r3, r0, r5
   8b098:	fba0 4508 	umull	r4, r5, r0, r8
   8b09c:	fb08 3801 	mla	r8, r8, r1, r3
   8b0a0:	9b06      	ldr	r3, [sp, #24]
   8b0a2:	4445      	add	r5, r8
   8b0a4:	1b34      	subs	r4, r6, r4
   8b0a6:	eb67 0505 	sbc.w	r5, r7, r5
   8b0aa:	e9c3 4500 	strd	r4, r5, [r3]
   8b0ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8b0b2:	bf00      	nop

0008b0b4 <__aeabi_idiv0>:
   8b0b4:	4770      	bx	lr
   8b0b6:	bf00      	nop

0008b0b8 <__divdi3>:
   8b0b8:	2900      	cmp	r1, #0
   8b0ba:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8b0be:	461d      	mov	r5, r3
   8b0c0:	f2c0 809d 	blt.w	8b1fe <__divdi3+0x146>
   8b0c4:	2400      	movs	r4, #0
   8b0c6:	2d00      	cmp	r5, #0
   8b0c8:	f2c0 8094 	blt.w	8b1f4 <__divdi3+0x13c>
   8b0cc:	4680      	mov	r8, r0
   8b0ce:	460f      	mov	r7, r1
   8b0d0:	4694      	mov	ip, r2
   8b0d2:	461e      	mov	r6, r3
   8b0d4:	bbe3      	cbnz	r3, 8b150 <__divdi3+0x98>
   8b0d6:	428a      	cmp	r2, r1
   8b0d8:	d955      	bls.n	8b186 <__divdi3+0xce>
   8b0da:	fab2 f782 	clz	r7, r2
   8b0de:	b147      	cbz	r7, 8b0f2 <__divdi3+0x3a>
   8b0e0:	f1c7 0520 	rsb	r5, r7, #32
   8b0e4:	fa20 f605 	lsr.w	r6, r0, r5
   8b0e8:	fa01 f107 	lsl.w	r1, r1, r7
   8b0ec:	40ba      	lsls	r2, r7
   8b0ee:	40b8      	lsls	r0, r7
   8b0f0:	4331      	orrs	r1, r6
   8b0f2:	0c17      	lsrs	r7, r2, #16
   8b0f4:	fbb1 f6f7 	udiv	r6, r1, r7
   8b0f8:	fa1f fc82 	uxth.w	ip, r2
   8b0fc:	fb07 1116 	mls	r1, r7, r6, r1
   8b100:	fb0c f506 	mul.w	r5, ip, r6
   8b104:	0c03      	lsrs	r3, r0, #16
   8b106:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8b10a:	429d      	cmp	r5, r3
   8b10c:	d908      	bls.n	8b120 <__divdi3+0x68>
   8b10e:	1e71      	subs	r1, r6, #1
   8b110:	189b      	adds	r3, r3, r2
   8b112:	f080 8113 	bcs.w	8b33c <__divdi3+0x284>
   8b116:	429d      	cmp	r5, r3
   8b118:	f240 8110 	bls.w	8b33c <__divdi3+0x284>
   8b11c:	3e02      	subs	r6, #2
   8b11e:	189b      	adds	r3, r3, r2
   8b120:	1b59      	subs	r1, r3, r5
   8b122:	fbb1 f5f7 	udiv	r5, r1, r7
   8b126:	fb07 1315 	mls	r3, r7, r5, r1
   8b12a:	fb0c fc05 	mul.w	ip, ip, r5
   8b12e:	b280      	uxth	r0, r0
   8b130:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
   8b134:	458c      	cmp	ip, r1
   8b136:	d907      	bls.n	8b148 <__divdi3+0x90>
   8b138:	1e6b      	subs	r3, r5, #1
   8b13a:	188a      	adds	r2, r1, r2
   8b13c:	f080 8100 	bcs.w	8b340 <__divdi3+0x288>
   8b140:	4594      	cmp	ip, r2
   8b142:	f240 80fd 	bls.w	8b340 <__divdi3+0x288>
   8b146:	3d02      	subs	r5, #2
   8b148:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
   8b14c:	2500      	movs	r5, #0
   8b14e:	e003      	b.n	8b158 <__divdi3+0xa0>
   8b150:	428b      	cmp	r3, r1
   8b152:	d90c      	bls.n	8b16e <__divdi3+0xb6>
   8b154:	2500      	movs	r5, #0
   8b156:	4629      	mov	r1, r5
   8b158:	460a      	mov	r2, r1
   8b15a:	462b      	mov	r3, r5
   8b15c:	b114      	cbz	r4, 8b164 <__divdi3+0xac>
   8b15e:	4252      	negs	r2, r2
   8b160:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8b164:	4610      	mov	r0, r2
   8b166:	4619      	mov	r1, r3
   8b168:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8b16c:	4770      	bx	lr
   8b16e:	fab3 f583 	clz	r5, r3
   8b172:	2d00      	cmp	r5, #0
   8b174:	f040 8087 	bne.w	8b286 <__divdi3+0x1ce>
   8b178:	428b      	cmp	r3, r1
   8b17a:	d301      	bcc.n	8b180 <__divdi3+0xc8>
   8b17c:	4282      	cmp	r2, r0
   8b17e:	d8ea      	bhi.n	8b156 <__divdi3+0x9e>
   8b180:	2500      	movs	r5, #0
   8b182:	2101      	movs	r1, #1
   8b184:	e7e8      	b.n	8b158 <__divdi3+0xa0>
   8b186:	b912      	cbnz	r2, 8b18e <__divdi3+0xd6>
   8b188:	2601      	movs	r6, #1
   8b18a:	fbb6 f2f2 	udiv	r2, r6, r2
   8b18e:	fab2 f682 	clz	r6, r2
   8b192:	2e00      	cmp	r6, #0
   8b194:	d139      	bne.n	8b20a <__divdi3+0x152>
   8b196:	1a8e      	subs	r6, r1, r2
   8b198:	0c13      	lsrs	r3, r2, #16
   8b19a:	fa1f fc82 	uxth.w	ip, r2
   8b19e:	2501      	movs	r5, #1
   8b1a0:	fbb6 f7f3 	udiv	r7, r6, r3
   8b1a4:	fb03 6117 	mls	r1, r3, r7, r6
   8b1a8:	fb0c f807 	mul.w	r8, ip, r7
   8b1ac:	ea4f 4910 	mov.w	r9, r0, lsr #16
   8b1b0:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
   8b1b4:	45b0      	cmp	r8, r6
   8b1b6:	d906      	bls.n	8b1c6 <__divdi3+0x10e>
   8b1b8:	1e79      	subs	r1, r7, #1
   8b1ba:	18b6      	adds	r6, r6, r2
   8b1bc:	d202      	bcs.n	8b1c4 <__divdi3+0x10c>
   8b1be:	45b0      	cmp	r8, r6
   8b1c0:	f200 80d3 	bhi.w	8b36a <__divdi3+0x2b2>
   8b1c4:	460f      	mov	r7, r1
   8b1c6:	ebc8 0606 	rsb	r6, r8, r6
   8b1ca:	fbb6 f1f3 	udiv	r1, r6, r3
   8b1ce:	fb03 6311 	mls	r3, r3, r1, r6
   8b1d2:	fb0c fc01 	mul.w	ip, ip, r1
   8b1d6:	b280      	uxth	r0, r0
   8b1d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   8b1dc:	459c      	cmp	ip, r3
   8b1de:	d906      	bls.n	8b1ee <__divdi3+0x136>
   8b1e0:	1e4e      	subs	r6, r1, #1
   8b1e2:	189a      	adds	r2, r3, r2
   8b1e4:	d202      	bcs.n	8b1ec <__divdi3+0x134>
   8b1e6:	4594      	cmp	ip, r2
   8b1e8:	f200 80c2 	bhi.w	8b370 <__divdi3+0x2b8>
   8b1ec:	4631      	mov	r1, r6
   8b1ee:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
   8b1f2:	e7b1      	b.n	8b158 <__divdi3+0xa0>
   8b1f4:	43e4      	mvns	r4, r4
   8b1f6:	4252      	negs	r2, r2
   8b1f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8b1fc:	e766      	b.n	8b0cc <__divdi3+0x14>
   8b1fe:	4240      	negs	r0, r0
   8b200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8b204:	f04f 34ff 	mov.w	r4, #4294967295
   8b208:	e75d      	b.n	8b0c6 <__divdi3+0xe>
   8b20a:	40b2      	lsls	r2, r6
   8b20c:	f1c6 0920 	rsb	r9, r6, #32
   8b210:	fa21 f709 	lsr.w	r7, r1, r9
   8b214:	fa20 f909 	lsr.w	r9, r0, r9
   8b218:	fa01 f106 	lsl.w	r1, r1, r6
   8b21c:	0c13      	lsrs	r3, r2, #16
   8b21e:	fbb7 f8f3 	udiv	r8, r7, r3
   8b222:	fa1f fc82 	uxth.w	ip, r2
   8b226:	fb03 7718 	mls	r7, r3, r8, r7
   8b22a:	fb0c f508 	mul.w	r5, ip, r8
   8b22e:	ea49 0901 	orr.w	r9, r9, r1
   8b232:	ea4f 4119 	mov.w	r1, r9, lsr #16
   8b236:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
   8b23a:	40b0      	lsls	r0, r6
   8b23c:	42bd      	cmp	r5, r7
   8b23e:	d90a      	bls.n	8b256 <__divdi3+0x19e>
   8b240:	18bf      	adds	r7, r7, r2
   8b242:	f108 36ff 	add.w	r6, r8, #4294967295
   8b246:	f080 808e 	bcs.w	8b366 <__divdi3+0x2ae>
   8b24a:	42bd      	cmp	r5, r7
   8b24c:	f240 808b 	bls.w	8b366 <__divdi3+0x2ae>
   8b250:	f1a8 0802 	sub.w	r8, r8, #2
   8b254:	18bf      	adds	r7, r7, r2
   8b256:	1b79      	subs	r1, r7, r5
   8b258:	fbb1 f5f3 	udiv	r5, r1, r3
   8b25c:	fb03 1715 	mls	r7, r3, r5, r1
   8b260:	fb0c f605 	mul.w	r6, ip, r5
   8b264:	fa1f f989 	uxth.w	r9, r9
   8b268:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
   8b26c:	428e      	cmp	r6, r1
   8b26e:	d906      	bls.n	8b27e <__divdi3+0x1c6>
   8b270:	1e6f      	subs	r7, r5, #1
   8b272:	1889      	adds	r1, r1, r2
   8b274:	d271      	bcs.n	8b35a <__divdi3+0x2a2>
   8b276:	428e      	cmp	r6, r1
   8b278:	d96f      	bls.n	8b35a <__divdi3+0x2a2>
   8b27a:	3d02      	subs	r5, #2
   8b27c:	1889      	adds	r1, r1, r2
   8b27e:	1b8e      	subs	r6, r1, r6
   8b280:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
   8b284:	e78c      	b.n	8b1a0 <__divdi3+0xe8>
   8b286:	f1c5 0120 	rsb	r1, r5, #32
   8b28a:	fa22 f301 	lsr.w	r3, r2, r1
   8b28e:	fa06 f605 	lsl.w	r6, r6, r5
   8b292:	fa27 f201 	lsr.w	r2, r7, r1
   8b296:	fa07 f705 	lsl.w	r7, r7, r5
   8b29a:	fa20 f101 	lsr.w	r1, r0, r1
   8b29e:	431e      	orrs	r6, r3
   8b2a0:	ea4f 4916 	mov.w	r9, r6, lsr #16
   8b2a4:	fbb2 f8f9 	udiv	r8, r2, r9
   8b2a8:	fa1f fa86 	uxth.w	sl, r6
   8b2ac:	fb09 2218 	mls	r2, r9, r8, r2
   8b2b0:	fb0a fb08 	mul.w	fp, sl, r8
   8b2b4:	430f      	orrs	r7, r1
   8b2b6:	0c3b      	lsrs	r3, r7, #16
   8b2b8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8b2bc:	4593      	cmp	fp, r2
   8b2be:	fa0c fc05 	lsl.w	ip, ip, r5
   8b2c2:	d908      	bls.n	8b2d6 <__divdi3+0x21e>
   8b2c4:	1992      	adds	r2, r2, r6
   8b2c6:	f108 31ff 	add.w	r1, r8, #4294967295
   8b2ca:	d24a      	bcs.n	8b362 <__divdi3+0x2aa>
   8b2cc:	4593      	cmp	fp, r2
   8b2ce:	d948      	bls.n	8b362 <__divdi3+0x2aa>
   8b2d0:	f1a8 0802 	sub.w	r8, r8, #2
   8b2d4:	1992      	adds	r2, r2, r6
   8b2d6:	ebcb 0302 	rsb	r3, fp, r2
   8b2da:	fbb3 f1f9 	udiv	r1, r3, r9
   8b2de:	fb09 3211 	mls	r2, r9, r1, r3
   8b2e2:	fb0a fa01 	mul.w	sl, sl, r1
   8b2e6:	b2bf      	uxth	r7, r7
   8b2e8:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
   8b2ec:	459a      	cmp	sl, r3
   8b2ee:	d906      	bls.n	8b2fe <__divdi3+0x246>
   8b2f0:	1e4a      	subs	r2, r1, #1
   8b2f2:	199b      	adds	r3, r3, r6
   8b2f4:	d233      	bcs.n	8b35e <__divdi3+0x2a6>
   8b2f6:	459a      	cmp	sl, r3
   8b2f8:	d931      	bls.n	8b35e <__divdi3+0x2a6>
   8b2fa:	3902      	subs	r1, #2
   8b2fc:	199b      	adds	r3, r3, r6
   8b2fe:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   8b302:	0c0f      	lsrs	r7, r1, #16
   8b304:	fa1f f88c 	uxth.w	r8, ip
   8b308:	fb08 f607 	mul.w	r6, r8, r7
   8b30c:	b28a      	uxth	r2, r1
   8b30e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   8b312:	fb08 f802 	mul.w	r8, r8, r2
   8b316:	fb0c 6202 	mla	r2, ip, r2, r6
   8b31a:	fb0c fc07 	mul.w	ip, ip, r7
   8b31e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
   8b322:	4296      	cmp	r6, r2
   8b324:	bf88      	it	hi
   8b326:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
   8b32a:	ebca 0303 	rsb	r3, sl, r3
   8b32e:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
   8b332:	4563      	cmp	r3, ip
   8b334:	d30e      	bcc.n	8b354 <__divdi3+0x29c>
   8b336:	d005      	beq.n	8b344 <__divdi3+0x28c>
   8b338:	2500      	movs	r5, #0
   8b33a:	e70d      	b.n	8b158 <__divdi3+0xa0>
   8b33c:	460e      	mov	r6, r1
   8b33e:	e6ef      	b.n	8b120 <__divdi3+0x68>
   8b340:	461d      	mov	r5, r3
   8b342:	e701      	b.n	8b148 <__divdi3+0x90>
   8b344:	fa00 f005 	lsl.w	r0, r0, r5
   8b348:	fa1f f888 	uxth.w	r8, r8
   8b34c:	eb08 4502 	add.w	r5, r8, r2, lsl #16
   8b350:	42a8      	cmp	r0, r5
   8b352:	d2f1      	bcs.n	8b338 <__divdi3+0x280>
   8b354:	3901      	subs	r1, #1
   8b356:	2500      	movs	r5, #0
   8b358:	e6fe      	b.n	8b158 <__divdi3+0xa0>
   8b35a:	463d      	mov	r5, r7
   8b35c:	e78f      	b.n	8b27e <__divdi3+0x1c6>
   8b35e:	4611      	mov	r1, r2
   8b360:	e7cd      	b.n	8b2fe <__divdi3+0x246>
   8b362:	4688      	mov	r8, r1
   8b364:	e7b7      	b.n	8b2d6 <__divdi3+0x21e>
   8b366:	46b0      	mov	r8, r6
   8b368:	e775      	b.n	8b256 <__divdi3+0x19e>
   8b36a:	3f02      	subs	r7, #2
   8b36c:	18b6      	adds	r6, r6, r2
   8b36e:	e72a      	b.n	8b1c6 <__divdi3+0x10e>
   8b370:	3902      	subs	r1, #2
   8b372:	e73c      	b.n	8b1ee <__divdi3+0x136>

0008b374 <__udivdi3>:
   8b374:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   8b378:	4614      	mov	r4, r2
   8b37a:	4605      	mov	r5, r0
   8b37c:	460e      	mov	r6, r1
   8b37e:	2b00      	cmp	r3, #0
   8b380:	d13d      	bne.n	8b3fe <__udivdi3+0x8a>
   8b382:	428a      	cmp	r2, r1
   8b384:	d949      	bls.n	8b41a <__udivdi3+0xa6>
   8b386:	fab2 f782 	clz	r7, r2
   8b38a:	b147      	cbz	r7, 8b39e <__udivdi3+0x2a>
   8b38c:	f1c7 0120 	rsb	r1, r7, #32
   8b390:	fa20 f201 	lsr.w	r2, r0, r1
   8b394:	fa06 f607 	lsl.w	r6, r6, r7
   8b398:	40bc      	lsls	r4, r7
   8b39a:	40bd      	lsls	r5, r7
   8b39c:	4316      	orrs	r6, r2
   8b39e:	0c22      	lsrs	r2, r4, #16
   8b3a0:	fbb6 f0f2 	udiv	r0, r6, r2
   8b3a4:	b2a1      	uxth	r1, r4
   8b3a6:	fb02 6610 	mls	r6, r2, r0, r6
   8b3aa:	fb01 f300 	mul.w	r3, r1, r0
   8b3ae:	0c2f      	lsrs	r7, r5, #16
   8b3b0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8b3b4:	42b3      	cmp	r3, r6
   8b3b6:	d908      	bls.n	8b3ca <__udivdi3+0x56>
   8b3b8:	1e47      	subs	r7, r0, #1
   8b3ba:	1936      	adds	r6, r6, r4
   8b3bc:	f080 80fa 	bcs.w	8b5b4 <__udivdi3+0x240>
   8b3c0:	42b3      	cmp	r3, r6
   8b3c2:	f240 80f7 	bls.w	8b5b4 <__udivdi3+0x240>
   8b3c6:	3802      	subs	r0, #2
   8b3c8:	1936      	adds	r6, r6, r4
   8b3ca:	1af6      	subs	r6, r6, r3
   8b3cc:	fbb6 f3f2 	udiv	r3, r6, r2
   8b3d0:	fb02 6213 	mls	r2, r2, r3, r6
   8b3d4:	fb01 f103 	mul.w	r1, r1, r3
   8b3d8:	b2ad      	uxth	r5, r5
   8b3da:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
   8b3de:	4291      	cmp	r1, r2
   8b3e0:	d907      	bls.n	8b3f2 <__udivdi3+0x7e>
   8b3e2:	1e5e      	subs	r6, r3, #1
   8b3e4:	1912      	adds	r2, r2, r4
   8b3e6:	f080 80e7 	bcs.w	8b5b8 <__udivdi3+0x244>
   8b3ea:	4291      	cmp	r1, r2
   8b3ec:	f240 80e4 	bls.w	8b5b8 <__udivdi3+0x244>
   8b3f0:	3b02      	subs	r3, #2
   8b3f2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   8b3f6:	2100      	movs	r1, #0
   8b3f8:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   8b3fc:	4770      	bx	lr
   8b3fe:	428b      	cmp	r3, r1
   8b400:	d843      	bhi.n	8b48a <__udivdi3+0x116>
   8b402:	fab3 f483 	clz	r4, r3
   8b406:	2c00      	cmp	r4, #0
   8b408:	d142      	bne.n	8b490 <__udivdi3+0x11c>
   8b40a:	428b      	cmp	r3, r1
   8b40c:	d302      	bcc.n	8b414 <__udivdi3+0xa0>
   8b40e:	4282      	cmp	r2, r0
   8b410:	f200 80e1 	bhi.w	8b5d6 <__udivdi3+0x262>
   8b414:	2100      	movs	r1, #0
   8b416:	2001      	movs	r0, #1
   8b418:	e7ee      	b.n	8b3f8 <__udivdi3+0x84>
   8b41a:	b912      	cbnz	r2, 8b422 <__udivdi3+0xae>
   8b41c:	2701      	movs	r7, #1
   8b41e:	fbb7 f4f2 	udiv	r4, r7, r2
   8b422:	fab4 f284 	clz	r2, r4
   8b426:	2a00      	cmp	r2, #0
   8b428:	f040 8089 	bne.w	8b53e <__udivdi3+0x1ca>
   8b42c:	1b0a      	subs	r2, r1, r4
   8b42e:	0c23      	lsrs	r3, r4, #16
   8b430:	b2a7      	uxth	r7, r4
   8b432:	2101      	movs	r1, #1
   8b434:	fbb2 f6f3 	udiv	r6, r2, r3
   8b438:	fb03 2216 	mls	r2, r3, r6, r2
   8b43c:	fb07 f006 	mul.w	r0, r7, r6
   8b440:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8b444:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
   8b448:	4290      	cmp	r0, r2
   8b44a:	d907      	bls.n	8b45c <__udivdi3+0xe8>
   8b44c:	1912      	adds	r2, r2, r4
   8b44e:	f106 3cff 	add.w	ip, r6, #4294967295
   8b452:	d202      	bcs.n	8b45a <__udivdi3+0xe6>
   8b454:	4290      	cmp	r0, r2
   8b456:	f200 80d0 	bhi.w	8b5fa <__udivdi3+0x286>
   8b45a:	4666      	mov	r6, ip
   8b45c:	1a12      	subs	r2, r2, r0
   8b45e:	fbb2 f0f3 	udiv	r0, r2, r3
   8b462:	fb03 2310 	mls	r3, r3, r0, r2
   8b466:	fb07 f700 	mul.w	r7, r7, r0
   8b46a:	b2ad      	uxth	r5, r5
   8b46c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8b470:	429f      	cmp	r7, r3
   8b472:	d907      	bls.n	8b484 <__udivdi3+0x110>
   8b474:	1e42      	subs	r2, r0, #1
   8b476:	191b      	adds	r3, r3, r4
   8b478:	f080 80a0 	bcs.w	8b5bc <__udivdi3+0x248>
   8b47c:	429f      	cmp	r7, r3
   8b47e:	f240 809d 	bls.w	8b5bc <__udivdi3+0x248>
   8b482:	3802      	subs	r0, #2
   8b484:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
   8b488:	e7b6      	b.n	8b3f8 <__udivdi3+0x84>
   8b48a:	2100      	movs	r1, #0
   8b48c:	4608      	mov	r0, r1
   8b48e:	e7b3      	b.n	8b3f8 <__udivdi3+0x84>
   8b490:	f1c4 0620 	rsb	r6, r4, #32
   8b494:	fa22 f706 	lsr.w	r7, r2, r6
   8b498:	fa03 f304 	lsl.w	r3, r3, r4
   8b49c:	fa21 f506 	lsr.w	r5, r1, r6
   8b4a0:	fa01 f104 	lsl.w	r1, r1, r4
   8b4a4:	fa20 f606 	lsr.w	r6, r0, r6
   8b4a8:	433b      	orrs	r3, r7
   8b4aa:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   8b4ae:	fbb5 f7fc 	udiv	r7, r5, ip
   8b4b2:	fa1f f883 	uxth.w	r8, r3
   8b4b6:	fb0c 5517 	mls	r5, ip, r7, r5
   8b4ba:	fb08 f907 	mul.w	r9, r8, r7
   8b4be:	ea46 0a01 	orr.w	sl, r6, r1
   8b4c2:	ea4f 411a 	mov.w	r1, sl, lsr #16
   8b4c6:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   8b4ca:	45a9      	cmp	r9, r5
   8b4cc:	fa02 f204 	lsl.w	r2, r2, r4
   8b4d0:	d904      	bls.n	8b4dc <__udivdi3+0x168>
   8b4d2:	1e7e      	subs	r6, r7, #1
   8b4d4:	18ed      	adds	r5, r5, r3
   8b4d6:	f0c0 8081 	bcc.w	8b5dc <__udivdi3+0x268>
   8b4da:	4637      	mov	r7, r6
   8b4dc:	ebc9 0105 	rsb	r1, r9, r5
   8b4e0:	fbb1 f6fc 	udiv	r6, r1, ip
   8b4e4:	fb0c 1516 	mls	r5, ip, r6, r1
   8b4e8:	fb08 f806 	mul.w	r8, r8, r6
   8b4ec:	fa1f fa8a 	uxth.w	sl, sl
   8b4f0:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
   8b4f4:	4588      	cmp	r8, r1
   8b4f6:	d903      	bls.n	8b500 <__udivdi3+0x18c>
   8b4f8:	1e75      	subs	r5, r6, #1
   8b4fa:	18c9      	adds	r1, r1, r3
   8b4fc:	d374      	bcc.n	8b5e8 <__udivdi3+0x274>
   8b4fe:	462e      	mov	r6, r5
   8b500:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
   8b504:	0c37      	lsrs	r7, r6, #16
   8b506:	fa1f fc82 	uxth.w	ip, r2
   8b50a:	fb0c f507 	mul.w	r5, ip, r7
   8b50e:	0c12      	lsrs	r2, r2, #16
   8b510:	b2b3      	uxth	r3, r6
   8b512:	fb0c fc03 	mul.w	ip, ip, r3
   8b516:	fb02 5303 	mla	r3, r2, r3, r5
   8b51a:	fb02 f207 	mul.w	r2, r2, r7
   8b51e:	eb03 431c 	add.w	r3, r3, ip, lsr #16
   8b522:	429d      	cmp	r5, r3
   8b524:	bf88      	it	hi
   8b526:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   8b52a:	ebc8 0101 	rsb	r1, r8, r1
   8b52e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   8b532:	4291      	cmp	r1, r2
   8b534:	d34c      	bcc.n	8b5d0 <__udivdi3+0x25c>
   8b536:	d043      	beq.n	8b5c0 <__udivdi3+0x24c>
   8b538:	4630      	mov	r0, r6
   8b53a:	2100      	movs	r1, #0
   8b53c:	e75c      	b.n	8b3f8 <__udivdi3+0x84>
   8b53e:	4094      	lsls	r4, r2
   8b540:	f1c2 0520 	rsb	r5, r2, #32
   8b544:	fa21 f605 	lsr.w	r6, r1, r5
   8b548:	fa20 f505 	lsr.w	r5, r0, r5
   8b54c:	fa01 f102 	lsl.w	r1, r1, r2
   8b550:	0c23      	lsrs	r3, r4, #16
   8b552:	fbb6 fcf3 	udiv	ip, r6, r3
   8b556:	b2a7      	uxth	r7, r4
   8b558:	fb03 661c 	mls	r6, r3, ip, r6
   8b55c:	fb07 f80c 	mul.w	r8, r7, ip
   8b560:	4329      	orrs	r1, r5
   8b562:	0c0d      	lsrs	r5, r1, #16
   8b564:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
   8b568:	45b0      	cmp	r8, r6
   8b56a:	fa00 f502 	lsl.w	r5, r0, r2
   8b56e:	d908      	bls.n	8b582 <__udivdi3+0x20e>
   8b570:	1936      	adds	r6, r6, r4
   8b572:	f10c 30ff 	add.w	r0, ip, #4294967295
   8b576:	d23e      	bcs.n	8b5f6 <__udivdi3+0x282>
   8b578:	45b0      	cmp	r8, r6
   8b57a:	d93c      	bls.n	8b5f6 <__udivdi3+0x282>
   8b57c:	f1ac 0c02 	sub.w	ip, ip, #2
   8b580:	1936      	adds	r6, r6, r4
   8b582:	ebc8 0206 	rsb	r2, r8, r6
   8b586:	fbb2 f0f3 	udiv	r0, r2, r3
   8b58a:	fb03 2610 	mls	r6, r3, r0, r2
   8b58e:	fb07 f800 	mul.w	r8, r7, r0
   8b592:	b289      	uxth	r1, r1
   8b594:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
   8b598:	4590      	cmp	r8, r2
   8b59a:	d906      	bls.n	8b5aa <__udivdi3+0x236>
   8b59c:	1e46      	subs	r6, r0, #1
   8b59e:	1912      	adds	r2, r2, r4
   8b5a0:	d227      	bcs.n	8b5f2 <__udivdi3+0x27e>
   8b5a2:	4590      	cmp	r8, r2
   8b5a4:	d925      	bls.n	8b5f2 <__udivdi3+0x27e>
   8b5a6:	3802      	subs	r0, #2
   8b5a8:	1912      	adds	r2, r2, r4
   8b5aa:	ebc8 0202 	rsb	r2, r8, r2
   8b5ae:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
   8b5b2:	e73f      	b.n	8b434 <__udivdi3+0xc0>
   8b5b4:	4638      	mov	r0, r7
   8b5b6:	e708      	b.n	8b3ca <__udivdi3+0x56>
   8b5b8:	4633      	mov	r3, r6
   8b5ba:	e71a      	b.n	8b3f2 <__udivdi3+0x7e>
   8b5bc:	4610      	mov	r0, r2
   8b5be:	e761      	b.n	8b484 <__udivdi3+0x110>
   8b5c0:	fa00 f004 	lsl.w	r0, r0, r4
   8b5c4:	fa1f fc8c 	uxth.w	ip, ip
   8b5c8:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
   8b5cc:	4298      	cmp	r0, r3
   8b5ce:	d2b3      	bcs.n	8b538 <__udivdi3+0x1c4>
   8b5d0:	1e70      	subs	r0, r6, #1
   8b5d2:	2100      	movs	r1, #0
   8b5d4:	e710      	b.n	8b3f8 <__udivdi3+0x84>
   8b5d6:	4621      	mov	r1, r4
   8b5d8:	4620      	mov	r0, r4
   8b5da:	e70d      	b.n	8b3f8 <__udivdi3+0x84>
   8b5dc:	45a9      	cmp	r9, r5
   8b5de:	f67f af7c 	bls.w	8b4da <__udivdi3+0x166>
   8b5e2:	3f02      	subs	r7, #2
   8b5e4:	18ed      	adds	r5, r5, r3
   8b5e6:	e779      	b.n	8b4dc <__udivdi3+0x168>
   8b5e8:	4588      	cmp	r8, r1
   8b5ea:	d988      	bls.n	8b4fe <__udivdi3+0x18a>
   8b5ec:	3e02      	subs	r6, #2
   8b5ee:	18c9      	adds	r1, r1, r3
   8b5f0:	e786      	b.n	8b500 <__udivdi3+0x18c>
   8b5f2:	4630      	mov	r0, r6
   8b5f4:	e7d9      	b.n	8b5aa <__udivdi3+0x236>
   8b5f6:	4684      	mov	ip, r0
   8b5f8:	e7c3      	b.n	8b582 <__udivdi3+0x20e>
   8b5fa:	3e02      	subs	r6, #2
   8b5fc:	1912      	adds	r2, r2, r4
   8b5fe:	e72d      	b.n	8b45c <__udivdi3+0xe8>

0008b600 <sd_trans_multipliers>:
   8b600:	0000 0000 000a 0000 000c 0000 000d 0000     ................
   8b610:	000f 0000 0014 0000 0019 0000 001e 0000     ................
   8b620:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
   8b630:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0008b640 <sd_mmc_trans_units>:
   8b640:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0008b65c <mmc_trans_multipliers>:
   8b65c:	0000 0000 000a 0000 000c 0000 000d 0000     ................
   8b66c:	000f 0000 0014 0000 001a 0000 001e 0000     ................
   8b67c:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
   8b68c:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...
   8b69c:	0001 0000 0002 0000 0004 0000 0008 0000     ................
   8b6ac:	0010 0000 0020 0000 0040 0000 0080 0000     .... ...@.......
   8b6bc:	0100 0000 0200 0000 0400 0000 432a 534c     ............*CLS
   8b6cc:	0000 0000 452a 4553 0000 0000 452a 4553     ....*ESE....*ESE
   8b6dc:	003f 0000 452a 5253 003f 0000 492a 4e44     ?...*ESR?...*IDN
   8b6ec:	003f 0000 4f2a 4350 0000 0000 4f2a 4350     ?...*OPC....*OPC
   8b6fc:	003f 0000 522a 5453 0000 0000 532a 4552     ?...*RST....*SRE
   8b70c:	0000 0000 532a 4552 003f 0000 532a 4254     ....*SRE?...*STB
   8b71c:	003f 0000 542a 5453 003f 0000 572a 4941     ?...*TST?...*WAI
   8b72c:	0000 0000 5953 5453 6d65 453a 5252 726f     ....SYSTem:ERRor
   8b73c:	003f 0000 5953 5453 6d65 453a 5252 726f     ?...SYSTem:ERRor
   8b74c:	4e3a 5845 3f54 0000 5953 5453 6d65 453a     :NEXT?..SYSTem:E
   8b75c:	5252 726f 433a 554f 744e 003f 5953 5453     RRor:COUNt?.SYST
   8b76c:	6d65 563a 5245 6953 6e6f 003f 5953 5453     em:VERSion?.SYST
   8b77c:	6d65 543a 5059 3f45 0000 0000 5953 5453     em:TYPE?....SYST
   8b78c:	6d65 4e3a 4d41 3f45 0000 0000 5953 5453     em:NAME?....SYST
   8b79c:	6d65 443a 5345 3f43 0000 0000 5953 5453     em:DESC?....SYST
   8b7ac:	6d65 533a 3f4e 0000 5953 5453 6d65 443a     em:SN?..SYSTem:D
   8b7bc:	4f50 6557 3f72 0000 5953 5453 6d65 4d3a     POWer?..SYSTem:M
   8b7cc:	5841 7543 7272 6e65 3f74 0000 5953 5453     AXCurrent?..SYST
   8b7dc:	6d65 4e3a 4d4f 7543 7272 6e65 3f74 0000     em:NOMCurrent?..
   8b7ec:	5453 5441 7375 533a 4344 7261 7364 6174     STATus:SDCardsta
   8b7fc:	7574 3f73 0000 0000 5453 5441 7375 4c3a     tus?....STATus:L
   8b80c:	4445 7453 7461 7375 003f 0000 5453 5441     EDStatus?...STAT
   8b81c:	7375 423a 5455 6f74 736e 6174 7574 3f73     us:BUTtonstatus?
   8b82c:	0000 0000 4f43 464e 6769 7275 3a65 454c     ....CONFigure:LE
   8b83c:	0044 0000 4f43 464e 6769 7275 3a65 4f50     D...CONFigure:PO
   8b84c:	6557 0072 4f43 464e 6769 7275 3a65 4545     Wer.CONFigure:EE
   8b85c:	5250 4d4f 0000 0000 454d 5341 7275 3a65     PROM....MEASure:
   8b86c:	4545 5250 4d4f 003f 5453 5441 7375 513a     EEPROM?.STATus:Q
   8b87c:	4555 7453 6f69 616e 6c62 3f65 0000 0000     UEStionable?....
   8b88c:	5453 5441 7375 513a 4555 7453 6f69 616e     STATus:QUEStiona
   8b89c:	6c62 3a65 5645 4e45 3f74 0000 5453 5441     ble:EVENt?..STAT
   8b8ac:	7375 513a 4555 7453 6f69 616e 6c62 3a65     us:QUEStionable:
   8b8bc:	4e45 4241 656c 0000 5453 5441 7375 513a     ENABle..STATus:Q
   8b8cc:	4555 7453 6f69 616e 6c62 3a65 4e45 4241     UEStionable:ENAB
   8b8dc:	656c 003f 5453 5441 7375 503a 4552 6553     le?.STATus:PRESe
   8b8ec:	0074 0000 454d 5341 7275 3a65 4f56 544c     t...MEASure:VOLT
   8b8fc:	6761 3a65 4344 003f 4f43 464e 6769 7275     age:DC?.CONFigur
   8b90c:	3a65 4f56 544c 6761 3a65 4344 0000 0000     e:VOLTage:DC....
   8b91c:	454d 5341 7275 3a65 4f56 544c 6761 3a65     MEASure:VOLTage:
   8b92c:	4344 523a 5441 6f69 003f 0000 454d 5341     DC:RATio?...MEAS
   8b93c:	7275 3a65 4f56 544c 6761 3a65 4341 003f     ure:VOLTage:AC?.
   8b94c:	454d 5341 7275 3a65 5543 5252 6e65 3a74     MEASure:CURRent:
   8b95c:	4344 003f 454d 5341 7275 3a65 5543 5252     DC?.MEASure:CURR
   8b96c:	6e65 3a74 4341 003f 454d 5341 7275 3a65     ent:AC?.MEASure:
   8b97c:	4552 6953 7473 6e61 6563 003f 454d 5341     RESistance?.MEAS
   8b98c:	7275 3a65 5246 5345 7369 6174 636e 3f65     ure:FRESistance?
   8b99c:	0000 0000 454d 5341 7275 3a65 5246 5145     ....MEASure:FREQ
   8b9ac:	6575 636e 3f79 0000 454d 5341 7275 3a65     uency?..MEASure:
   8b9bc:	4550 6952 646f 003f                         PERiod?.

0008b9c4 <scpi_commands>:
   8b9c4:	b6c8 0008 20b9 0008 b6d0 0008 20f9 0008     ..... ....... ..
   8b9d4:	b6d8 0008 212d 0008 b6e0 0008 2155 0008     ....-!......U!..
   8b9e4:	b6e8 0008 2191 0008 b6f0 0008 21c5 0008     .....!.......!..
   8b9f4:	b6f8 0008 21e1 0008 b700 0008 21f9 0008     .....!.......!..
   8ba04:	b708 0008 221d 0008 b710 0008 2251 0008     ....."......Q"..
   8ba14:	b718 0008 2279 0008 b720 0008 22a1 0008     ....y".. ...."..
   8ba24:	b728 0008 22d9 0008 b730 0008 2319 0008     (...."..0....#..
   8ba34:	b740 0008 2319 0008 b754 0008 2359 0008     @....#..T...Y#..
   8ba44:	b768 0008 22fd 0008 b778 0008 2ee5 0008     h...."..x.......
   8ba54:	b788 0008 2f1d 0008 b798 0008 2f55 0008     ...../......U/..
   8ba64:	b7a8 0008 2f8d 0008 b7b4 0008 2fbd 0008     ...../......./..
   8ba74:	b7c4 0008 2fe9 0008 b7d8 0008 3011 0008     ...../.......0..
   8ba84:	b7ec 0008 3039 0008 b804 0008 3065 0008     ....90......e0..
   8ba94:	b818 0008 3091 0008 b830 0008 31b5 0008     .....0..0....1..
   8baa4:	b840 0008 3109 0008 b850 0008 3101 0008     @....1..P....1..
   8bab4:	b864 0008 30f9 0008 b874 0008 237d 0008     d....0..t...}#..
   8bac4:	b88c 0008 237d 0008 b8a8 0008 23e1 0008     ....}#.......#..
   8bad4:	b8c4 0008 23b9 0008 b8e0 0008 2415 0008     .....#.......$..
   8bae4:	b8f0 0008 22e1 0008 b904 0008 22e1 0008     ....."......."..
   8baf4:	b91c 0008 22e1 0008 b938 0008 22e1 0008     ....."..8...."..
   8bb04:	b94c 0008 22e1 0008 b960 0008 22e1 0008     L...."..`...."..
   8bb14:	b974 0008 22e1 0008 b988 0008 22e1 0008     t...."......."..
   8bb24:	b9a0 0008 22e1 0008 b9b4 0008 22e1 0008     ....."......."..
	...
   8bb3c:	6f4e 6520 7272 726f 0000 0000 7953 746e     No error....Synt
   8bb4c:	7861 6520 7272 726f 0000 0000 6e49 6176     ax error....Inva
   8bb5c:	696c 2064 6573 6170 6172 6f74 0072 0000     lid separator...
   8bb6c:	6e55 6564 6966 656e 2064 6568 6461 7265     Undefined header
   8bb7c:	0000 0000 6150 6172 656d 6574 2072 6f6e     ....Parameter no
   8bb8c:	2074 6c61 6f6c 6577 0064 0000 694d 7373     t allowed...Miss
   8bb9c:	6e69 2067 6170 6172 656d 6574 0072 0000     ing parameter...
   8bbac:	6e49 6176 696c 2064 7573 6666 7869 0000     Invalid suffix..
   8bbbc:	7553 6666 7869 6e20 746f 6120 6c6c 776f     Suffix not allow
   8bbcc:	6465 0000 6e55 6e6b 776f 206e 7265 6f72     ed..Unknown erro
   8bbdc:	0072 0000 5443 2055 4546 0045 4554 5453     r...CTU FEE.TEST
   8bbec:	5320 5043 2049 4e49 5453 5552 454d 544e      SCPI INSTRUMENT
   8bbfc:	5420 4953 3233 3532 0000 0000 3176 302e      TSI3225....v1.0
   8bc0c:	0000 0000 202c 0000 0d3b 000a 203b 0a0d     ...., ..;...; ..
   8bc1c:	0009 0000 0020 0000 494d 694e 756d 006d     .... ...MINimum.
   8bc2c:	414d 6958 756d 006d 4544 6146 6c75 0074     MAXimum.DEFault.
   8bc3c:	5055 0000 4f44 4e57 0000 0000 414e 004e     UP..DOWN....NAN.
   8bc4c:	4e49 0046 494e 464e 0000 0000 5655 0000     INF.NINF....UV..
   8bc5c:	564d 0000 0056 0000 564b 0000 4155 0000     MV..V...KV..UA..
   8bc6c:	414d 0000 0041 0000 414b 0000 484f 004d     MA..A...KA..OHM.
   8bc7c:	4f4b 4d48 0000 0000 4f4d 4d48 0000 0000     KOHM....MOHM....
   8bc8c:	5a48 0000 484b 005a 484d 005a 4847 005a     HZ..KHZ.MHZ.GHZ.
   8bc9c:	4543 004c 5350 0000 534e 0000 5355 0000     CEL.PS..NS..US..
   8bcac:	534d 0000 0053 0000 494d 004e 5248 0000     MS..S...MIN.HR..
   8bcbc:	0000 0000                                   ....

0008bcc0 <scpi_units_def>:
   8bcc0:	bc58 0008 0001 0000 ed8d a0b5 c6f7 3eb0     X..............>
   8bcd0:	bc5c 0008 0001 0000 a9fc d2f1 624d 3f50     \...........MbP?
   8bce0:	bc60 0008 0001 0000 0000 0000 0000 3ff0     `..............?
   8bcf0:	bc64 0008 0001 0000 0000 0000 4000 408f     d............@.@
   8bd00:	bc68 0008 0002 0000 ed8d a0b5 c6f7 3eb0     h..............>
   8bd10:	bc6c 0008 0002 0000 a9fc d2f1 624d 3f50     l...........MbP?
   8bd20:	bc70 0008 0002 0000 0000 0000 0000 3ff0     p..............?
   8bd30:	bc74 0008 0002 0000 0000 0000 4000 408f     t............@.@
   8bd40:	bc78 0008 0003 0000 0000 0000 0000 3ff0     x..............?
   8bd50:	bc7c 0008 0003 0000 0000 0000 4000 408f     |............@.@
   8bd60:	bc84 0008 0003 0000 0000 0000 8480 412e     ...............A
   8bd70:	bc8c 0008 0004 0000 0000 0000 0000 3ff0     ...............?
   8bd80:	bc90 0008 0004 0000 0000 0000 4000 408f     .............@.@
   8bd90:	bc94 0008 0004 0000 0000 0000 8480 412e     ...............A
   8bda0:	bc98 0008 0004 0000 0000 0000 cd65 41cd     ............e..A
   8bdb0:	bc9c 0008 0005 0000 0000 0000 0000 3ff0     ...............?
   8bdc0:	bca0 0008 0006 0000 ea11 812d 9799 3d71     ..........-...q=
   8bdd0:	bca4 0008 0006 0000 d695 e826 2e0b 3e11     ..........&....>
   8bde0:	bca8 0008 0006 0000 ed8d a0b5 c6f7 3eb0     ...............>
   8bdf0:	bcac 0008 0006 0000 a9fc d2f1 624d 3f50     ............MbP?
   8be00:	bcb0 0008 0006 0000 0000 0000 0000 3ff0     ...............?
   8be10:	bcb4 0008 0006 0000 0000 0000 0000 404e     ..............N@
   8be20:	bcb8 0008 0006 0000 0000 0000 2000 40ac     ............. .@
	...

0008be40 <scpi_special_numbers_def>:
   8be40:	bc24 0008 0001 0000 bc2c 0008 0002 0000     $.......,.......
   8be50:	bc34 0008 0003 0000 bc3c 0008 0004 0000     4.......<.......
   8be60:	bc40 0008 0005 0000 bc48 0008 0006 0000     @.......H.......
   8be70:	bc4c 0008 0007 0000 bc50 0008 0008 0000     L.......P.......
	...
   8be88:	6c25 0067 3a3f 5d5b 0000 0000 3f3a 0000     %lg.?:[]....:?..
   8be98:	6145 7973 702d 6968 7420 6d65 6c70 7461     Easy-phi templat
   8bea8:	2065 6f6d 7564 656c 0000 0000 7830 3030     e module....0x00
   8beb8:	3030 0000 3438 6d30 0057 0000 6d30 0041     00..840mW...0mA.
   8bec8:	4b4f 0000 7570 6873 6465 0000 6572 656c     OK..pushed..rele
   8bed8:	7361 6465 0000 0000 4e4f 0000 464f 0046     ased....ON..OFF.
   8bee8:	2e25 732a 0000 0000 2a2a 5245 4f52 3a52     %.*s....**ERROR:
   8bef8:	2520 2c64 2220 7325 0d22 000a 2a2a 5253      %d, "%s"...**SR
   8bf08:	3a51 3020 2578 2058 2528 2964 0a0d 0000     Q: 0x%X (%d)....
   8bf18:	2a2a 5443 4c52 2520 3230 3a78 3020 2578     **CTRL %02x: 0x%
   8bf28:	2058 2528 2964 0a0d 0000 0000 2a2a 6554     X (%d)......**Te
   8bf38:	7473 0a0d 0000 0000 2a2a 6552 6573 0d74     st......**Reset.
   8bf48:	000a 0000 5322 2f44 4d4d 2043 6143 6472     ...."SD/MMC Card
   8bf58:	6f20 6576 2072 434d 2049 6c53 746f 3020      over MCI Slot 0
   8bf68:	0022 0000 3231 3133 3332 3231 3133 3332     "...123123123123
	...
   8bf84:	aa00 aaaa aaaa aaaa eeaa eeee eeee eeee     ................
   8bf94:	feee ffff ffff ffff ffff ffff 7fff dfbf     ................
   8bfa4:	f7ef fdfb 7efc dfbf f7ef fdfb 007e 0000     .....~......~...

0008bfb4 <_ctype_>:
   8bfb4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   8bfc4:	2020 2020 2020 2020 2020 2020 2020 2020                     
   8bfd4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   8bfe4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   8bff4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   8c004:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   8c014:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   8c024:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   8c034:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0008c0b8 <_global_impure_ptr>:
   8c0b8:	02a8 2007 0043                              ... C.

0008c0be <blanks.6650>:
   8c0be:	2020 2020 2020 2020 2020 2020 2020 2020                     

0008c0ce <zeroes.6651>:
   8c0ce:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   8c0de:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   8c0ee:	3000 3231 3433 3635 3837 6139 6362 6564     .0123456789abcde
   8c0fe:	0066                                        f.

0008c100 <blanks.6664>:
   8c100:	2020 2020 2020 2020 2020 2020 2020 2020                     

0008c110 <zeroes.6665>:
   8c110:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0008c120 <_init>:
   8c120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8c122:	bf00      	nop
   8c124:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8c126:	bc08      	pop	{r3}
   8c128:	469e      	mov	lr, r3
   8c12a:	4770      	bx	lr

0008c12c <__init_array_start>:
   8c12c:	00089ded 	.word	0x00089ded

0008c130 <__frame_dummy_init_array_entry>:
   8c130:	0008016d                                m...

0008c134 <_fini>:
   8c134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8c136:	bf00      	nop
   8c138:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8c13a:	bc08      	pop	{r3}
   8c13c:	469e      	mov	lr, r3
   8c13e:	4770      	bx	lr

0008c140 <__fini_array_start>:
   8c140:	00080145 	.word	0x00080145

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <sd_mmc_cards>:
	...
20070014:	0067 0000 0000 0000 0000 0000 0000 0000     g...............
	...

20070030 <scpi_context>:
20070030:	b9c4 0008 0100 0000 0000 0000 0b18 2007     ............... 
	...
2007004c:	0070 2007 0000 0000 0000 0000 0000 0000     p.. ............
2007005c:	0000 0000 0b08 2007 bcc0 0008 be40 0008     ....... ....@...
2007006c:	0000 0000                                   ....

20070070 <scpi_interface>:
20070070:	3cad 0008 3c69 0008 3cf9 0008 3ca5 0008     .<..i<...<...<..
20070080:	3da1 0008 3d71 0008                         .=..q=..

20070088 <extra_strings_desc.9282>:
20070088:	0300 0000 0000 0000 0000 0000 0000 0000     ................
	...

200700a4 <udi_msc_name.9278>:
200700a4:	534d 2043 6e69 6574 6672 6361 0065 0000     MSC interface...

200700b4 <udi_cdc_name.9277>:
200700b4:	4443 2043 6e69 6574 6672 6361 0065 0000     CDC interface...

200700c4 <udi_api_cdc_data>:
200700c4:	47c1 0008 4521 0008 41f1 0008 41f9 0008     .G..!E...A...A..
200700d4:	43dd 0008                                   .C..

200700d8 <udi_api_cdc_comm>:
200700d8:	4551 0008 41dd 0008 4435 0008 41f9 0008     QE...A..5D...A..
200700e8:	0000 0000                                   ....

200700ec <udc_config_hs>:
200700ec:	00fc 2007 0180 2007                         ... ... 

200700f4 <udc_config_lsfs>:
200700f4:	01a0 2007 0180 2007                         ... ... 

200700fc <udc_desc_hs>:
200700fc:	0209 0062 0103 c000 0832 000b 0202 0102     ..b.....2.......
2007010c:	0900 0004 0100 0202 0001 2405 1000 0401     ...........$....
2007011c:	0224 0502 0624 0100 2405 0301 0701 8305     $...$....$......
2007012c:	4003 1000 0409 0001 0a02 0000 0700 8405     .@..............
2007013c:	0002 0002 0507 0205 0200 0900 0204 0200     ................
2007014c:	0608 0550 0507 0281 0200 0700 0205 0002     ..P.............
2007015c:	0002 0000                                   ....

20070160 <udc_config>:
20070160:	018c 2007 00f4 2007 018c 2007 0174 2007     ... ... ... t.. 
20070170:	00ec 2007                                   ... 

20070174 <udc_device_qual>:
20070174:	060a 0200 0000 4000 0001 0000               .......@....

20070180 <udi_apis>:
20070180:	00d8 2007 00c4 2007 0208 2007               ... ... ... 

2007018c <udc_device_desc>:
2007018c:	0112 0200 0000 4000 03eb 2424 0100 0201     .......@..$$....
2007019c:	0103 0000                                   ....

200701a0 <udc_desc_fs>:
200701a0:	0209 0062 0103 c000 0832 000b 0202 0102     ..b.....2.......
200701b0:	0900 0004 0100 0202 0001 2405 1000 0401     ...........$....
200701c0:	0224 0502 0624 0100 2405 0301 0701 8305     $...$....$......
200701d0:	4003 1000 0409 0001 0a02 0000 0700 8405     .@..............
200701e0:	4002 0000 0507 0205 0040 0900 0204 0200     .@......@.......
200701f0:	0608 0550 0507 0281 0040 0700 0205 4002     ..P.....@......@
20070200:	0000 0000                                   ....

20070204 <udi_msc_b_ack_trans>:
20070204:	0001 0000                                   ....

20070208 <udi_api_msc>:
20070208:	5715 0008 56f9 0008 5601 0008 4b8d 0008     .W...V...V...K..
20070218:	0000 0000                                   ....

2007021c <udi_msc_inquiry_data.9757>:
2007021c:	0000 0203 001f 0000 5441 454d 204c 2020     ........ATMEL   
	...
2007023c:	2e31 3030                                   1.00

20070240 <udi_msc_csw>:
20070240:	5355 5342 0000 0000 0000 0000 0000 0000     USBS............

20070250 <udc_string_product_name>:
20070250:	6554 706d 616c 6574 4220 616f 6472 0000     Template Board..

20070260 <udc_string_manufacturer_name>:
20070260:	6145 7973 702d 6968 0000 0000               Easy-phi....

2007026c <udc_string_desc>:
2007026c:	0300 0000 0000 0000 0000 0000 0000 0000     ................
	...

2007028c <udc_string_desc_languageid>:
2007028c:	0304 0409                                   ....

20070290 <g_interrupt_enabled>:
20070290:	0001 0000                                   ....

20070294 <SystemCoreClock>:
20070294:	0900 003d                                   ..=.

20070298 <__ctype_ptr__>:
20070298:	bfb4 0008 0000 0000                         ........

200702a0 <_impure_ptr>:
200702a0:	02a8 2007 0000 0000                         ... ....

200702a8 <impure_data>:
200702a8:	0000 0000 0594 2007 05fc 2007 0664 2007     ....... ... d.. 
	...
200702dc:	c0bc 0008 0000 0000 0000 0000 0000 0000     ................
	...
20070350:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20070360:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

200706d0 <__malloc_av_>:
	...
200706d8:	06d0 2007 06d0 2007 06d8 2007 06d8 2007     ... ... ... ... 
200706e8:	06e0 2007 06e0 2007 06e8 2007 06e8 2007     ... ... ... ... 
200706f8:	06f0 2007 06f0 2007 06f8 2007 06f8 2007     ... ... ... ... 
20070708:	0700 2007 0700 2007 0708 2007 0708 2007     ... ... ... ... 
20070718:	0710 2007 0710 2007 0718 2007 0718 2007     ... ... ... ... 
20070728:	0720 2007 0720 2007 0728 2007 0728 2007      ..  .. (.. (.. 
20070738:	0730 2007 0730 2007 0738 2007 0738 2007     0.. 0.. 8.. 8.. 
20070748:	0740 2007 0740 2007 0748 2007 0748 2007     @.. @.. H.. H.. 
20070758:	0750 2007 0750 2007 0758 2007 0758 2007     P.. P.. X.. X.. 
20070768:	0760 2007 0760 2007 0768 2007 0768 2007     `.. `.. h.. h.. 
20070778:	0770 2007 0770 2007 0778 2007 0778 2007     p.. p.. x.. x.. 
20070788:	0780 2007 0780 2007 0788 2007 0788 2007     ... ... ... ... 
20070798:	0790 2007 0790 2007 0798 2007 0798 2007     ... ... ... ... 
200707a8:	07a0 2007 07a0 2007 07a8 2007 07a8 2007     ... ... ... ... 
200707b8:	07b0 2007 07b0 2007 07b8 2007 07b8 2007     ... ... ... ... 
200707c8:	07c0 2007 07c0 2007 07c8 2007 07c8 2007     ... ... ... ... 
200707d8:	07d0 2007 07d0 2007 07d8 2007 07d8 2007     ... ... ... ... 
200707e8:	07e0 2007 07e0 2007 07e8 2007 07e8 2007     ... ... ... ... 
200707f8:	07f0 2007 07f0 2007 07f8 2007 07f8 2007     ... ... ... ... 
20070808:	0800 2007 0800 2007 0808 2007 0808 2007     ... ... ... ... 
20070818:	0810 2007 0810 2007 0818 2007 0818 2007     ... ... ... ... 
20070828:	0820 2007 0820 2007 0828 2007 0828 2007      ..  .. (.. (.. 
20070838:	0830 2007 0830 2007 0838 2007 0838 2007     0.. 0.. 8.. 8.. 
20070848:	0840 2007 0840 2007 0848 2007 0848 2007     @.. @.. H.. H.. 
20070858:	0850 2007 0850 2007 0858 2007 0858 2007     P.. P.. X.. X.. 
20070868:	0860 2007 0860 2007 0868 2007 0868 2007     `.. `.. h.. h.. 
20070878:	0870 2007 0870 2007 0878 2007 0878 2007     p.. p.. x.. x.. 
20070888:	0880 2007 0880 2007 0888 2007 0888 2007     ... ... ... ... 
20070898:	0890 2007 0890 2007 0898 2007 0898 2007     ... ... ... ... 
200708a8:	08a0 2007 08a0 2007 08a8 2007 08a8 2007     ... ... ... ... 
200708b8:	08b0 2007 08b0 2007 08b8 2007 08b8 2007     ... ... ... ... 
200708c8:	08c0 2007 08c0 2007 08c8 2007 08c8 2007     ... ... ... ... 
200708d8:	08d0 2007 08d0 2007 08d8 2007 08d8 2007     ... ... ... ... 
200708e8:	08e0 2007 08e0 2007 08e8 2007 08e8 2007     ... ... ... ... 
200708f8:	08f0 2007 08f0 2007 08f8 2007 08f8 2007     ... ... ... ... 
20070908:	0900 2007 0900 2007 0908 2007 0908 2007     ... ... ... ... 
20070918:	0910 2007 0910 2007 0918 2007 0918 2007     ... ... ... ... 
20070928:	0920 2007 0920 2007 0928 2007 0928 2007      ..  .. (.. (.. 
20070938:	0930 2007 0930 2007 0938 2007 0938 2007     0.. 0.. 8.. 8.. 
20070948:	0940 2007 0940 2007 0948 2007 0948 2007     @.. @.. H.. H.. 
20070958:	0950 2007 0950 2007 0958 2007 0958 2007     P.. P.. X.. X.. 
20070968:	0960 2007 0960 2007 0968 2007 0968 2007     `.. `.. h.. h.. 
20070978:	0970 2007 0970 2007 0978 2007 0978 2007     p.. p.. x.. x.. 
20070988:	0980 2007 0980 2007 0988 2007 0988 2007     ... ... ... ... 
20070998:	0990 2007 0990 2007 0998 2007 0998 2007     ... ... ... ... 
200709a8:	09a0 2007 09a0 2007 09a8 2007 09a8 2007     ... ... ... ... 
200709b8:	09b0 2007 09b0 2007 09b8 2007 09b8 2007     ... ... ... ... 
200709c8:	09c0 2007 09c0 2007 09c8 2007 09c8 2007     ... ... ... ... 
200709d8:	09d0 2007 09d0 2007 09d8 2007 09d8 2007     ... ... ... ... 
200709e8:	09e0 2007 09e0 2007 09e8 2007 09e8 2007     ... ... ... ... 
200709f8:	09f0 2007 09f0 2007 09f8 2007 09f8 2007     ... ... ... ... 
20070a08:	0a00 2007 0a00 2007 0a08 2007 0a08 2007     ... ... ... ... 
20070a18:	0a10 2007 0a10 2007 0a18 2007 0a18 2007     ... ... ... ... 
20070a28:	0a20 2007 0a20 2007 0a28 2007 0a28 2007      ..  .. (.. (.. 
20070a38:	0a30 2007 0a30 2007 0a38 2007 0a38 2007     0.. 0.. 8.. 8.. 
20070a48:	0a40 2007 0a40 2007 0a48 2007 0a48 2007     @.. @.. H.. H.. 
20070a58:	0a50 2007 0a50 2007 0a58 2007 0a58 2007     P.. P.. X.. X.. 
20070a68:	0a60 2007 0a60 2007 0a68 2007 0a68 2007     `.. `.. h.. h.. 
20070a78:	0a70 2007 0a70 2007 0a78 2007 0a78 2007     p.. p.. x.. x.. 
20070a88:	0a80 2007 0a80 2007 0a88 2007 0a88 2007     ... ... ... ... 
20070a98:	0a90 2007 0a90 2007 0a98 2007 0a98 2007     ... ... ... ... 
20070aa8:	0aa0 2007 0aa0 2007 0aa8 2007 0aa8 2007     ... ... ... ... 
20070ab8:	0ab0 2007 0ab0 2007 0ab8 2007 0ab8 2007     ... ... ... ... 
20070ac8:	0ac0 2007 0ac0 2007 0ac8 2007 0ac8 2007     ... ... ... ... 

20070ad8 <__malloc_sbrk_base>:
20070ad8:	ffff ffff                                   ....

20070adc <__malloc_trim_threshold>:
20070adc:	0000 0002                                   ....
