do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 02:24:41 on Oct 10,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# do sim.do
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:25:23 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:25:23 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:28:11 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:28:11 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:28:34 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:28:34 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:28:46 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:28:46 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:39:01 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# ** Error: gcd.vhd(100): (vcom-1136) Unknown identifier "RESULT".
# ** Error: gcd.vhd(140): VHDL Compiler exiting
# End time: 02:39:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:39:11 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:39:11 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:42:40 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:42:40 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# End time: 02:47:28 on Oct 10,2017, Elapsed time: 0:22:47
# Errors: 5, Warnings: 0
