Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1frjNY-00035X-UQ
	for mharc-qemu-trivial@gnu.org; Mon, 20 Aug 2018 08:33:52 -0400
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41211)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1frjNW-000354-He
	for qemu-trivial@nongnu.org; Mon, 20 Aug 2018 08:33:51 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1frjNV-0001SI-I9
	for qemu-trivial@nongnu.org; Mon, 20 Aug 2018 08:33:50 -0400
Received: from mail-oi0-x243.google.com ([2607:f8b0:4003:c06::243]:44205)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1frjNV-0001RN-1U
	for qemu-trivial@nongnu.org; Mon, 20 Aug 2018 08:33:49 -0400
Received: by mail-oi0-x243.google.com with SMTP id s198-v6so25448433oih.11
	for <qemu-trivial@nongnu.org>; Mon, 20 Aug 2018 05:33:48 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:in-reply-to:references:from:date:message-id:subject:to
	:cc; bh=FjlDf/RK86IeMREsWUJYw4jAJTmNiTkSUp4Lp8LOf2I=;
	b=KgNmd/M/uPoMFLcJuHY3HfO3A320UstWLHGw80odEzEDkJcgVrKdSHSkxXKzzP2DqM
	zH8tqh8upUBPUV/44IzKCCA1rHhBVK+6hZKPdZssfKxe3TUJUUQ+I2mhzyecBh8OYDfs
	X4PsI973ai7r6uupDb3HGFB8Ouy3keGG97+iA=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:in-reply-to:references:from:date
	:message-id:subject:to:cc;
	bh=FjlDf/RK86IeMREsWUJYw4jAJTmNiTkSUp4Lp8LOf2I=;
	b=kBVPbfJWbFD1AmJeEMZgrlAGHMqUrMEhTfHA61BT8IC4U0XsqV900QjkzQMucE0w8f
	WzijjWcfDFc73zFU2uAixhDjBOEw+EzIXudnzs/yONKvAUrV+AsthmYcwOveKecc0wC/
	X69l6yQeJpDRQdUiyTmS+iKR0XJbtmlf5u4FS4QfxUm+oHH6l6uOnG1+07u4fqhEW7bI
	0MElnCLPwafS+8H4dqVnW+EJnBAOgdzBuNraDc1fL7UiWgU5W55XV0IW5Xy+IWomg87Y
	m2DWTwzayHeVNTrENQZ2MKLC6Zj5GbI09vGZuB1k9hwlIlez9ClQ4QgRPBFvTXRuuz4G
	Kqpw==
X-Gm-Message-State: AOUpUlFMu0fCzvqU6yYXniCVHCEx5AFPqpbOR3gWx3ROxHnQmfPyaKjk
	iESdUdnu1HlJLBN1ZPeds8+IVf5FqBL71/QDzsU1xg==
X-Google-Smtp-Source: AA+uWPxIcIo2dsnn/k1y826IxrV298Ofjz2lxoVdCo2zefNIw1ZNvcUXGAP9oZZHyYZNQrnCVkg5QqZfIAwkkozkVeQ=
X-Received: by 2002:aca:4204:: with SMTP id
	p4-v6mr12909190oia.242.1534768428384; 
	Mon, 20 Aug 2018 05:33:48 -0700 (PDT)
MIME-Version: 1.0
Received: by 2002:a9d:5c8a:0:0:0:0:0 with HTTP; Mon, 20 Aug 2018 05:33:28
	-0700 (PDT)
In-Reply-To: <2edf4dc3-5cc2-c3f3-fd40-7901e2c06413@isystem.si>
References: <2edf4dc3-5cc2-c3f3-fd40-7901e2c06413@isystem.si>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Mon, 20 Aug 2018 13:33:28 +0100
Message-ID: <CAFEAcA-gbG0xF3faXZYpkg_OyOyNcPyviDBhytzi1AkUj3FL4w@mail.gmail.com>
To: Marko Klopcic <marko.klopcic@isystem.si>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
	QEMU Trivial <qemu-trivial@nongnu.org>, 
	qemu-arm <qemu-arm@nongnu.org>, Michael Tokarev <mjt@tls.msk.ru>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4003:c06::243
Subject: Re: [Qemu-trivial] [Qemu-arm] [PATCH] arm: fix reset operation on
 netduino2 board.
X-BeenThere: qemu-trivial@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-trivial.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-trivial>,
	<mailto:qemu-trivial-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-trivial/>
List-Post: <mailto:qemu-trivial@nongnu.org>
List-Help: <mailto:qemu-trivial-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-trivial>,
	<mailto:qemu-trivial-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Mon, 20 Aug 2018 12:33:51 -0000

On 20 August 2018 at 12:10, Marko Klopcic <marko.klopcic@isystem.si> wrote:
> Because roms are located on aliased addresses on netduino2 (Cortex M3,
> STM32F205), PC and SP are not read from loaded kernel, which means
> that the first reset fails. This fix adds additional call to reset.
> See more details in code comment below.
>
> Signed-off-by: Marko Klopcic <marko.klopcic@isystem.si>
>
> ---
>  hw/arm/netduino2.c | 27 +++++++++++++++++++++++++++
>  1 file changed, 27 insertions(+)
>
> diff --git a/hw/arm/netduino2.c b/hw/arm/netduino2.c
> index f936017d4a..a2f102b14b 100644
> --- a/hw/arm/netduino2.c
> +++ b/hw/arm/netduino2.c
> @@ -25,6 +25,7 @@
>  #include "qemu/osdep.h"
>  #include "qapi/error.h"
>  #include "hw/boards.h"
> +#include "hw/loader.h"
>  #include "qemu/error-report.h"
>  #include "hw/arm/stm32f205_soc.h"
>  #include "hw/arm/arm.h"
> @@ -39,6 +40,32 @@ static void netduino2_init(MachineState *machine)
>
>      armv7m_load_kernel(ARM_CPU(first_cpu), machine->kernel_filename,
>                         FLASH_SIZE);
> +
> +    /*
> +      The following two calls are a workaround for problem with rom on
> aliased
> +      addresses on STM32.
> +      Kernel is loaded into Rom objects, which are stored in loader.c. Roms
> +      are copied to memory in:
> +
> +      void rom_reset() {
> +        ...
> +         cpu_physical_memory_write_rom(rom->as, rom->addr, rom->data,
> +                                       rom->datasize);
> +        ...
> +      }
> +
> +      However, since CPU reset is registered BEFORE
> +      rom_reset(), SP and PC are read from memory BEFORE roms are copied to
> +      memory. CPU reset also checks Roms for data, so this is normally not
> a
> +      problem, but in STM32 PC and SP are read from aliased memory, and
> these
> +      memory addresses are not mapped to Roms. Since ROMs are private in
> +      loader.c the only option to copy Roms to memory is through reset. So
> we
> +      first have to register Roms for reset, and then trigger system reset,
> which
> +      copies Roms to mem, so that reset vectors are in memory, when
> +      qemu_system_reset() is called again from main().
> +     */
> +    rom_check_and_register_reset();
> +    qemu_system_reset(SHUTDOWN_CAUSE_NONE);
>  }

I agree that this is a bug, but I think this is not the right way
to fix it, as it is not specific to this particular board. We need
to either somehow ensure the reset order between the rom code
and the Arm CPU reset is enforced, or change how we do the SP/PC
load on reset of an M-profile core.

thanks
-- PMM

