#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blurx7_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blurx7_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct input_input_1_merged145_64_to_input_input_ld1_merged147_48_cache {
	// RAM Box: {[0, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_65_to_input_input_ld1_merged147_49_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_66_to_input_input_ld1_merged147_50_cache {
	// RAM Box: {[2, 1922], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_67_to_input_input_ld1_merged147_51_cache {
	// RAM Box: {[3, 1923], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_68_to_input_input_ld1_merged147_52_cache {
	// RAM Box: {[4, 1924], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_69_to_input_input_ld1_merged147_53_cache {
	// RAM Box: {[5, 1925], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_70_to_input_input_ld1_merged147_54_cache {
	// RAM Box: {[6, 1926], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_71_to_input_input_ld1_merged147_55_cache {
	// RAM Box: {[7, 1927], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_72_to_input_input_ld1_merged147_56_cache {
	// RAM Box: {[8, 1928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_73_to_input_input_ld1_merged147_57_cache {
	// RAM Box: {[9, 1929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_74_to_input_input_ld1_merged147_58_cache {
	// RAM Box: {[10, 1930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_75_to_input_input_ld1_merged147_59_cache {
	// RAM Box: {[11, 1931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_76_to_input_input_ld1_merged147_60_cache {
	// RAM Box: {[12, 1932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_77_to_input_input_ld1_merged147_61_cache {
	// RAM Box: {[13, 1933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_78_to_input_input_ld1_merged147_62_cache {
	// RAM Box: {[14, 1934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged145_79_to_input_input_ld1_merged147_63_cache {
	// RAM Box: {[15, 1935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[1 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[2 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[3 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[4 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[5 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[6 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[7 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[8 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[9 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[10 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[11 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[12 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[13 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[14 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
    // { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[15 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // # of banks: 16
  input_input_1_merged145_64_to_input_input_ld1_merged147_48_cache input_input_1_merged145_64_to_input_input_ld1_merged147_48;
  input_input_1_merged145_65_to_input_input_ld1_merged147_49_cache input_input_1_merged145_65_to_input_input_ld1_merged147_49;
  input_input_1_merged145_66_to_input_input_ld1_merged147_50_cache input_input_1_merged145_66_to_input_input_ld1_merged147_50;
  input_input_1_merged145_67_to_input_input_ld1_merged147_51_cache input_input_1_merged145_67_to_input_input_ld1_merged147_51;
  input_input_1_merged145_68_to_input_input_ld1_merged147_52_cache input_input_1_merged145_68_to_input_input_ld1_merged147_52;
  input_input_1_merged145_69_to_input_input_ld1_merged147_53_cache input_input_1_merged145_69_to_input_input_ld1_merged147_53;
  input_input_1_merged145_70_to_input_input_ld1_merged147_54_cache input_input_1_merged145_70_to_input_input_ld1_merged147_54;
  input_input_1_merged145_71_to_input_input_ld1_merged147_55_cache input_input_1_merged145_71_to_input_input_ld1_merged147_55;
  input_input_1_merged145_72_to_input_input_ld1_merged147_56_cache input_input_1_merged145_72_to_input_input_ld1_merged147_56;
  input_input_1_merged145_73_to_input_input_ld1_merged147_57_cache input_input_1_merged145_73_to_input_input_ld1_merged147_57;
  input_input_1_merged145_74_to_input_input_ld1_merged147_58_cache input_input_1_merged145_74_to_input_input_ld1_merged147_58;
  input_input_1_merged145_75_to_input_input_ld1_merged147_59_cache input_input_1_merged145_75_to_input_input_ld1_merged147_59;
  input_input_1_merged145_76_to_input_input_ld1_merged147_60_cache input_input_1_merged145_76_to_input_input_ld1_merged147_60;
  input_input_1_merged145_77_to_input_input_ld1_merged147_61_cache input_input_1_merged145_77_to_input_input_ld1_merged147_61;
  input_input_1_merged145_78_to_input_input_ld1_merged147_62_cache input_input_1_merged145_78_to_input_input_ld1_merged147_62;
  input_input_1_merged145_79_to_input_input_ld1_merged147_63_cache input_input_1_merged145_79_to_input_input_ld1_merged147_63;
};



inline void input_input_1_merged145_64_write(hw_uint<16>& input_input_1_merged145_64, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_64_to_input_input_ld1_merged147_48.push(input_input_1_merged145_64);
}

inline void input_input_1_merged145_65_write(hw_uint<16>& input_input_1_merged145_65, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_65_to_input_input_ld1_merged147_49.push(input_input_1_merged145_65);
}

inline void input_input_1_merged145_66_write(hw_uint<16>& input_input_1_merged145_66, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_66_to_input_input_ld1_merged147_50.push(input_input_1_merged145_66);
}

inline void input_input_1_merged145_67_write(hw_uint<16>& input_input_1_merged145_67, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_67_to_input_input_ld1_merged147_51.push(input_input_1_merged145_67);
}

inline void input_input_1_merged145_68_write(hw_uint<16>& input_input_1_merged145_68, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_68_to_input_input_ld1_merged147_52.push(input_input_1_merged145_68);
}

inline void input_input_1_merged145_69_write(hw_uint<16>& input_input_1_merged145_69, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_69_to_input_input_ld1_merged147_53.push(input_input_1_merged145_69);
}

inline void input_input_1_merged145_70_write(hw_uint<16>& input_input_1_merged145_70, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_70_to_input_input_ld1_merged147_54.push(input_input_1_merged145_70);
}

inline void input_input_1_merged145_71_write(hw_uint<16>& input_input_1_merged145_71, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_71_to_input_input_ld1_merged147_55.push(input_input_1_merged145_71);
}

inline void input_input_1_merged145_72_write(hw_uint<16>& input_input_1_merged145_72, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_72_to_input_input_ld1_merged147_56.push(input_input_1_merged145_72);
}

inline void input_input_1_merged145_73_write(hw_uint<16>& input_input_1_merged145_73, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_73_to_input_input_ld1_merged147_57.push(input_input_1_merged145_73);
}

inline void input_input_1_merged145_74_write(hw_uint<16>& input_input_1_merged145_74, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_74_to_input_input_ld1_merged147_58.push(input_input_1_merged145_74);
}

inline void input_input_1_merged145_75_write(hw_uint<16>& input_input_1_merged145_75, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_75_to_input_input_ld1_merged147_59.push(input_input_1_merged145_75);
}

inline void input_input_1_merged145_76_write(hw_uint<16>& input_input_1_merged145_76, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_76_to_input_input_ld1_merged147_60.push(input_input_1_merged145_76);
}

inline void input_input_1_merged145_77_write(hw_uint<16>& input_input_1_merged145_77, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_77_to_input_input_ld1_merged147_61.push(input_input_1_merged145_77);
}

inline void input_input_1_merged145_78_write(hw_uint<16>& input_input_1_merged145_78, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_78_to_input_input_ld1_merged147_62.push(input_input_1_merged145_78);
}

inline void input_input_1_merged145_79_write(hw_uint<16>& input_input_1_merged145_79, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged145_79_to_input_input_ld1_merged147_63.push(input_input_1_merged145_79);
}

inline hw_uint<16> input_input_ld1_merged147_48_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_48 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_64 = input.input_input_1_merged145_64_to_input_input_ld1_merged147_48.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_64;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_49_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_49 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[1 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_65 = input.input_input_1_merged145_65_to_input_input_ld1_merged147_49.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_65;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_50_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_50 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[2 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_66 = input.input_input_1_merged145_66_to_input_input_ld1_merged147_50.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_66;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_51_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_51 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[3 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_67 = input.input_input_1_merged145_67_to_input_input_ld1_merged147_51.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_67;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_52_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_52 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[4 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_68 = input.input_input_1_merged145_68_to_input_input_ld1_merged147_52.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_68;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_53_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_53 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[5 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_69 = input.input_input_1_merged145_69_to_input_input_ld1_merged147_53.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_69;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_54_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_54 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[6 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_70 = input.input_input_1_merged145_70_to_input_input_ld1_merged147_54.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_70;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_55_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_55 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[7 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_71 = input.input_input_1_merged145_71_to_input_input_ld1_merged147_55.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_71;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_56_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_56 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[8 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_72 = input.input_input_1_merged145_72_to_input_input_ld1_merged147_56.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_72;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_57_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_57 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[9 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_73 = input.input_input_1_merged145_73_to_input_input_ld1_merged147_57.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_73;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_58_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_58 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[10 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_74 = input.input_input_1_merged145_74_to_input_input_ld1_merged147_58.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_74;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_59_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_59 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[11 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_75 = input.input_input_1_merged145_75_to_input_input_ld1_merged147_59.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_75;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_60_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_60 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[12 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_76 = input.input_input_1_merged145_76_to_input_input_ld1_merged147_60.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_76;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_61_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_61 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[13 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_77 = input.input_input_1_merged145_77_to_input_input_ld1_merged147_61.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_77;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_62_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_62 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[14 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_78 = input.input_input_1_merged145_78_to_input_input_ld1_merged147_62.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_78;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged147_63_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged147_63 read pattern: { input_ld1_merged147[root = 0, input_ld2, input_ld1] -> input[15 + 16input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 120 }
  // Read schedule : { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged145_79 = input.input_input_1_merged145_79_to_input_input_ld1_merged147_63.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged145_79;
  return 0;
}

// # of bundles = 2
// input_1_merged145_write
//	input_input_1_merged145_64
//	input_input_1_merged145_65
//	input_input_1_merged145_66
//	input_input_1_merged145_67
//	input_input_1_merged145_68
//	input_input_1_merged145_69
//	input_input_1_merged145_70
//	input_input_1_merged145_71
//	input_input_1_merged145_72
//	input_input_1_merged145_73
//	input_input_1_merged145_74
//	input_input_1_merged145_75
//	input_input_1_merged145_76
//	input_input_1_merged145_77
//	input_input_1_merged145_78
//	input_input_1_merged145_79
inline void input_input_1_merged145_write_bundle_write(hw_uint<256>& input_1_merged145_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged145_64_res = input_1_merged145_write.extract<0, 15>();
	input_input_1_merged145_64_write(input_input_1_merged145_64_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_65_res = input_1_merged145_write.extract<16, 31>();
	input_input_1_merged145_65_write(input_input_1_merged145_65_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_66_res = input_1_merged145_write.extract<32, 47>();
	input_input_1_merged145_66_write(input_input_1_merged145_66_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_67_res = input_1_merged145_write.extract<48, 63>();
	input_input_1_merged145_67_write(input_input_1_merged145_67_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_68_res = input_1_merged145_write.extract<64, 79>();
	input_input_1_merged145_68_write(input_input_1_merged145_68_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_69_res = input_1_merged145_write.extract<80, 95>();
	input_input_1_merged145_69_write(input_input_1_merged145_69_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_70_res = input_1_merged145_write.extract<96, 111>();
	input_input_1_merged145_70_write(input_input_1_merged145_70_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_71_res = input_1_merged145_write.extract<112, 127>();
	input_input_1_merged145_71_write(input_input_1_merged145_71_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_72_res = input_1_merged145_write.extract<128, 143>();
	input_input_1_merged145_72_write(input_input_1_merged145_72_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_73_res = input_1_merged145_write.extract<144, 159>();
	input_input_1_merged145_73_write(input_input_1_merged145_73_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_74_res = input_1_merged145_write.extract<160, 175>();
	input_input_1_merged145_74_write(input_input_1_merged145_74_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_75_res = input_1_merged145_write.extract<176, 191>();
	input_input_1_merged145_75_write(input_input_1_merged145_75_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_76_res = input_1_merged145_write.extract<192, 207>();
	input_input_1_merged145_76_write(input_input_1_merged145_76_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_77_res = input_1_merged145_write.extract<208, 223>();
	input_input_1_merged145_77_write(input_input_1_merged145_77_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_78_res = input_1_merged145_write.extract<224, 239>();
	input_input_1_merged145_78_write(input_input_1_merged145_78_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged145_79_res = input_1_merged145_write.extract<240, 255>();
	input_input_1_merged145_79_write(input_input_1_merged145_79_res, input, root, input_0, input_1, dynamic_address);
}

// input_ld1_merged147_read
//	input_input_ld1_merged147_48
//	input_input_ld1_merged147_49
//	input_input_ld1_merged147_50
//	input_input_ld1_merged147_51
//	input_input_ld1_merged147_52
//	input_input_ld1_merged147_53
//	input_input_ld1_merged147_54
//	input_input_ld1_merged147_55
//	input_input_ld1_merged147_56
//	input_input_ld1_merged147_57
//	input_input_ld1_merged147_58
//	input_input_ld1_merged147_59
//	input_input_ld1_merged147_60
//	input_input_ld1_merged147_61
//	input_input_ld1_merged147_62
//	input_input_ld1_merged147_63
inline hw_uint<256> input_input_ld1_merged147_read_bundle_read(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
  // # of ports in bundle: 16
    // input_input_ld1_merged147_48
    // input_input_ld1_merged147_49
    // input_input_ld1_merged147_50
    // input_input_ld1_merged147_51
    // input_input_ld1_merged147_52
    // input_input_ld1_merged147_53
    // input_input_ld1_merged147_54
    // input_input_ld1_merged147_55
    // input_input_ld1_merged147_56
    // input_input_ld1_merged147_57
    // input_input_ld1_merged147_58
    // input_input_ld1_merged147_59
    // input_input_ld1_merged147_60
    // input_input_ld1_merged147_61
    // input_input_ld1_merged147_62
    // input_input_ld1_merged147_63

	hw_uint<256> result;
	hw_uint<16> input_input_ld1_merged147_48_res = input_input_ld1_merged147_48_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<0, 256>(result, input_input_ld1_merged147_48_res);
	hw_uint<16> input_input_ld1_merged147_49_res = input_input_ld1_merged147_49_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<16, 256>(result, input_input_ld1_merged147_49_res);
	hw_uint<16> input_input_ld1_merged147_50_res = input_input_ld1_merged147_50_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<32, 256>(result, input_input_ld1_merged147_50_res);
	hw_uint<16> input_input_ld1_merged147_51_res = input_input_ld1_merged147_51_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<48, 256>(result, input_input_ld1_merged147_51_res);
	hw_uint<16> input_input_ld1_merged147_52_res = input_input_ld1_merged147_52_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<64, 256>(result, input_input_ld1_merged147_52_res);
	hw_uint<16> input_input_ld1_merged147_53_res = input_input_ld1_merged147_53_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<80, 256>(result, input_input_ld1_merged147_53_res);
	hw_uint<16> input_input_ld1_merged147_54_res = input_input_ld1_merged147_54_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<96, 256>(result, input_input_ld1_merged147_54_res);
	hw_uint<16> input_input_ld1_merged147_55_res = input_input_ld1_merged147_55_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<112, 256>(result, input_input_ld1_merged147_55_res);
	hw_uint<16> input_input_ld1_merged147_56_res = input_input_ld1_merged147_56_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<128, 256>(result, input_input_ld1_merged147_56_res);
	hw_uint<16> input_input_ld1_merged147_57_res = input_input_ld1_merged147_57_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<144, 256>(result, input_input_ld1_merged147_57_res);
	hw_uint<16> input_input_ld1_merged147_58_res = input_input_ld1_merged147_58_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<160, 256>(result, input_input_ld1_merged147_58_res);
	hw_uint<16> input_input_ld1_merged147_59_res = input_input_ld1_merged147_59_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<176, 256>(result, input_input_ld1_merged147_59_res);
	hw_uint<16> input_input_ld1_merged147_60_res = input_input_ld1_merged147_60_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<192, 256>(result, input_input_ld1_merged147_60_res);
	hw_uint<16> input_input_ld1_merged147_61_res = input_input_ld1_merged147_61_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<208, 256>(result, input_input_ld1_merged147_61_res);
	hw_uint<16> input_input_ld1_merged147_62_res = input_input_ld1_merged147_62_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<224, 256>(result, input_input_ld1_merged147_62_res);
	hw_uint<16> input_input_ld1_merged147_63_res = input_input_ld1_merged147_63_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<240, 256>(result, input_input_ld1_merged147_63_res);
	return result;
}

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_112_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_113_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_114_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_115_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_116_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_117_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_118_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_119_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_120_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_121_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_122_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_123_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_124_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_125_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_126_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_127_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_128_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_129_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_130_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_131_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_132_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_133_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_134_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_135_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_136_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_137_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_138_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_139_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_140_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_141_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_142_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_143_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_144_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_145_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_146_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_147_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_148_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_149_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_150_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_151_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_152_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_153_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_154_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_155_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_156_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_157_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_158_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_159_cache {
	// RAM Box: {[17, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_cache {
  // Reader addrs...
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
    // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[17 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // # of banks: 48
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_112_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_112;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_113_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_113;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_114_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_114;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_115_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_115;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_116_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_116;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_117_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_117;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_118_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_118;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_119_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_119;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_120_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_120;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_121_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_121;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_122_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_122;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_123_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_123;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_124_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_124;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_125_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_125;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_126_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_126;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_127_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_127;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_128_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_128;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_129_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_129;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_130_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_130;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_131_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_131;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_132_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_132;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_133_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_133;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_134_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_134;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_135_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_135;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_136_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_136;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_137_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_137;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_138_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_138;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_139_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_139;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_140_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_140;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_141_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_141;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_142_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_142;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_143_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_143;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_144_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_144;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_145_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_145;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_146_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_146;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_147_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_147;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_148_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_148;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_149_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_149;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_150_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_150;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_151_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_151;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_152_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_152;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_153_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_153;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_154_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_154;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_155_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_155;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_156_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_156;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_157_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_157;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_158_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_158;
  input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_159_cache input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_159;
};



inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_0, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_112.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_0);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_156.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_0);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_158.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_0);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_1, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_113.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_1);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_115.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_1);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_159.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_1);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_10, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_138.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_10);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_140.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_10);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_142.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_10);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_11, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_141.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_11);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_143.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_11);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_145.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_11);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_12, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_144.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_12);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_146.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_12);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_148.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_12);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_13, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_147.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_13);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_149.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_13);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_151.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_13);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_14, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_150.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_14);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_152.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_14);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_154.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_14);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_15, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_153.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_15);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_155.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_15);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_157.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_15);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_2, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_114.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_2);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_116.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_2);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_118.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_2);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_3, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_117.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_3);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_119.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_3);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_121.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_3);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_4, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_120.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_4);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_122.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_4);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_124.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_4);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_5, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_123.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_5);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_125.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_5);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_127.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_5);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_6, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_126.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_6);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_128.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_6);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_130.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_6);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_7, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_129.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_7);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_131.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_7);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_133.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_7);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_8, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_132.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_8);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_134.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_8);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_136.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_8);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged149_9, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_135.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_9);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_137.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_9);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_139.push(input_FIFO_buf4_input_to_gp_00_ld5_merged149_9);
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_112_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_112 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_0 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_112.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_113_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_113 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_1 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_113.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_114_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_114 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_2 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_114.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_115_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_115 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_1 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_115.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_116_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_116 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_2 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_116.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_117_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_117 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_3 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_117.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_118_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_118 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_2 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_to_input_FIFO_buf4_blurx7_16_1_merged142_118.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_119_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_119 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_3 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_119.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_120_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_120 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_4 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_120.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_121_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_121 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_3 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_to_input_FIFO_buf4_blurx7_16_1_merged142_121.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_122_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_122 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_4 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_122.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_123_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_123 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_5 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_123.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_124_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_124 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_4 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_to_input_FIFO_buf4_blurx7_16_1_merged142_124.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_125_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_125 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_5 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_125.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_126_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_126 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_6 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_126.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_127_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_127 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_5 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_to_input_FIFO_buf4_blurx7_16_1_merged142_127.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_128_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_128 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_6 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_128.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_129_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_129 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_7 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_129.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_130_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_130 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_6 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_to_input_FIFO_buf4_blurx7_16_1_merged142_130.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_131_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_131 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_7 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_131.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_132_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_132 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_8 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_132.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_133_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_133 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_7 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_to_input_FIFO_buf4_blurx7_16_1_merged142_133.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_134_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_134 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_8 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_134.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_135_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_135 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_9 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_135.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_136_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_136 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_8 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_to_input_FIFO_buf4_blurx7_16_1_merged142_136.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_137_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_137 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_9 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_137.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_138_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_138 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_10 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_138.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_139_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_139 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_9 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_to_input_FIFO_buf4_blurx7_16_1_merged142_139.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_140_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_140 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_10 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_140.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_141_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_141 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_11 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_141.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_142_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_142 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_10 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_to_input_FIFO_buf4_blurx7_16_1_merged142_142.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_143_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_143 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_11 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_143.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_144_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_144 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_12 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_144.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_145_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_145 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_11 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_to_input_FIFO_buf4_blurx7_16_1_merged142_145.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_146_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_146 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_12 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_146.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_147_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_147 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_13 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_147.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_148_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_148 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_12 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_to_input_FIFO_buf4_blurx7_16_1_merged142_148.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_149_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_149 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_13 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_149.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_150_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_150 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_14 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_150.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_151_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_151 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_13 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_to_input_FIFO_buf4_blurx7_16_1_merged142_151.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_152_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_152 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_14 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_152.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_153_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_153 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_15 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_153.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_154_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_154 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_14 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_to_input_FIFO_buf4_blurx7_16_1_merged142_154.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_155_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_155 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_15 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_155.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_156_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_156 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_0 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_156.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_157_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_157 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_15 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_to_input_FIFO_buf4_blurx7_16_1_merged142_157.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_158_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_158 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[16 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_0 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_to_input_FIFO_buf4_blurx7_16_1_merged142_158.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_159_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_16_1_merged142_159 read pattern: { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> input_FIFO_buf4[17 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
  // Read schedule : { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_1 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_to_input_FIFO_buf4_blurx7_16_1_merged142_159.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged149_1;
  return 0;
}

// # of bundles = 2
// blurx7_16_1_merged142_read
//	input_FIFO_buf4_blurx7_16_1_merged142_112
//	input_FIFO_buf4_blurx7_16_1_merged142_113
//	input_FIFO_buf4_blurx7_16_1_merged142_114
//	input_FIFO_buf4_blurx7_16_1_merged142_115
//	input_FIFO_buf4_blurx7_16_1_merged142_116
//	input_FIFO_buf4_blurx7_16_1_merged142_117
//	input_FIFO_buf4_blurx7_16_1_merged142_118
//	input_FIFO_buf4_blurx7_16_1_merged142_119
//	input_FIFO_buf4_blurx7_16_1_merged142_120
//	input_FIFO_buf4_blurx7_16_1_merged142_121
//	input_FIFO_buf4_blurx7_16_1_merged142_122
//	input_FIFO_buf4_blurx7_16_1_merged142_123
//	input_FIFO_buf4_blurx7_16_1_merged142_124
//	input_FIFO_buf4_blurx7_16_1_merged142_125
//	input_FIFO_buf4_blurx7_16_1_merged142_126
//	input_FIFO_buf4_blurx7_16_1_merged142_127
//	input_FIFO_buf4_blurx7_16_1_merged142_128
//	input_FIFO_buf4_blurx7_16_1_merged142_129
//	input_FIFO_buf4_blurx7_16_1_merged142_130
//	input_FIFO_buf4_blurx7_16_1_merged142_131
//	input_FIFO_buf4_blurx7_16_1_merged142_132
//	input_FIFO_buf4_blurx7_16_1_merged142_133
//	input_FIFO_buf4_blurx7_16_1_merged142_134
//	input_FIFO_buf4_blurx7_16_1_merged142_135
//	input_FIFO_buf4_blurx7_16_1_merged142_136
//	input_FIFO_buf4_blurx7_16_1_merged142_137
//	input_FIFO_buf4_blurx7_16_1_merged142_138
//	input_FIFO_buf4_blurx7_16_1_merged142_139
//	input_FIFO_buf4_blurx7_16_1_merged142_140
//	input_FIFO_buf4_blurx7_16_1_merged142_141
//	input_FIFO_buf4_blurx7_16_1_merged142_142
//	input_FIFO_buf4_blurx7_16_1_merged142_143
//	input_FIFO_buf4_blurx7_16_1_merged142_144
//	input_FIFO_buf4_blurx7_16_1_merged142_145
//	input_FIFO_buf4_blurx7_16_1_merged142_146
//	input_FIFO_buf4_blurx7_16_1_merged142_147
//	input_FIFO_buf4_blurx7_16_1_merged142_148
//	input_FIFO_buf4_blurx7_16_1_merged142_149
//	input_FIFO_buf4_blurx7_16_1_merged142_150
//	input_FIFO_buf4_blurx7_16_1_merged142_151
//	input_FIFO_buf4_blurx7_16_1_merged142_152
//	input_FIFO_buf4_blurx7_16_1_merged142_153
//	input_FIFO_buf4_blurx7_16_1_merged142_154
//	input_FIFO_buf4_blurx7_16_1_merged142_155
//	input_FIFO_buf4_blurx7_16_1_merged142_156
//	input_FIFO_buf4_blurx7_16_1_merged142_157
//	input_FIFO_buf4_blurx7_16_1_merged142_158
//	input_FIFO_buf4_blurx7_16_1_merged142_159
inline hw_uint<768> input_FIFO_buf4_blurx7_16_1_merged142_read_bundle_read(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_16_0, int blurx7_16_1, int dynamic_address) {
  // # of ports in bundle: 48
    // input_FIFO_buf4_blurx7_16_1_merged142_112
    // input_FIFO_buf4_blurx7_16_1_merged142_113
    // input_FIFO_buf4_blurx7_16_1_merged142_114
    // input_FIFO_buf4_blurx7_16_1_merged142_115
    // input_FIFO_buf4_blurx7_16_1_merged142_116
    // input_FIFO_buf4_blurx7_16_1_merged142_117
    // input_FIFO_buf4_blurx7_16_1_merged142_118
    // input_FIFO_buf4_blurx7_16_1_merged142_119
    // input_FIFO_buf4_blurx7_16_1_merged142_120
    // input_FIFO_buf4_blurx7_16_1_merged142_121
    // input_FIFO_buf4_blurx7_16_1_merged142_122
    // input_FIFO_buf4_blurx7_16_1_merged142_123
    // input_FIFO_buf4_blurx7_16_1_merged142_124
    // input_FIFO_buf4_blurx7_16_1_merged142_125
    // input_FIFO_buf4_blurx7_16_1_merged142_126
    // input_FIFO_buf4_blurx7_16_1_merged142_127
    // input_FIFO_buf4_blurx7_16_1_merged142_128
    // input_FIFO_buf4_blurx7_16_1_merged142_129
    // input_FIFO_buf4_blurx7_16_1_merged142_130
    // input_FIFO_buf4_blurx7_16_1_merged142_131
    // input_FIFO_buf4_blurx7_16_1_merged142_132
    // input_FIFO_buf4_blurx7_16_1_merged142_133
    // input_FIFO_buf4_blurx7_16_1_merged142_134
    // input_FIFO_buf4_blurx7_16_1_merged142_135
    // input_FIFO_buf4_blurx7_16_1_merged142_136
    // input_FIFO_buf4_blurx7_16_1_merged142_137
    // input_FIFO_buf4_blurx7_16_1_merged142_138
    // input_FIFO_buf4_blurx7_16_1_merged142_139
    // input_FIFO_buf4_blurx7_16_1_merged142_140
    // input_FIFO_buf4_blurx7_16_1_merged142_141
    // input_FIFO_buf4_blurx7_16_1_merged142_142
    // input_FIFO_buf4_blurx7_16_1_merged142_143
    // input_FIFO_buf4_blurx7_16_1_merged142_144
    // input_FIFO_buf4_blurx7_16_1_merged142_145
    // input_FIFO_buf4_blurx7_16_1_merged142_146
    // input_FIFO_buf4_blurx7_16_1_merged142_147
    // input_FIFO_buf4_blurx7_16_1_merged142_148
    // input_FIFO_buf4_blurx7_16_1_merged142_149
    // input_FIFO_buf4_blurx7_16_1_merged142_150
    // input_FIFO_buf4_blurx7_16_1_merged142_151
    // input_FIFO_buf4_blurx7_16_1_merged142_152
    // input_FIFO_buf4_blurx7_16_1_merged142_153
    // input_FIFO_buf4_blurx7_16_1_merged142_154
    // input_FIFO_buf4_blurx7_16_1_merged142_155
    // input_FIFO_buf4_blurx7_16_1_merged142_156
    // input_FIFO_buf4_blurx7_16_1_merged142_157
    // input_FIFO_buf4_blurx7_16_1_merged142_158
    // input_FIFO_buf4_blurx7_16_1_merged142_159

	hw_uint<768> result;
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_112_res = input_FIFO_buf4_blurx7_16_1_merged142_112_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<0, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_112_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_113_res = input_FIFO_buf4_blurx7_16_1_merged142_113_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<16, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_113_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_114_res = input_FIFO_buf4_blurx7_16_1_merged142_114_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<32, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_114_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_115_res = input_FIFO_buf4_blurx7_16_1_merged142_115_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<48, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_115_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_116_res = input_FIFO_buf4_blurx7_16_1_merged142_116_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<64, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_116_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_117_res = input_FIFO_buf4_blurx7_16_1_merged142_117_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<80, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_117_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_118_res = input_FIFO_buf4_blurx7_16_1_merged142_118_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<96, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_118_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_119_res = input_FIFO_buf4_blurx7_16_1_merged142_119_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<112, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_119_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_120_res = input_FIFO_buf4_blurx7_16_1_merged142_120_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<128, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_120_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_121_res = input_FIFO_buf4_blurx7_16_1_merged142_121_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<144, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_121_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_122_res = input_FIFO_buf4_blurx7_16_1_merged142_122_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<160, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_122_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_123_res = input_FIFO_buf4_blurx7_16_1_merged142_123_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<176, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_123_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_124_res = input_FIFO_buf4_blurx7_16_1_merged142_124_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<192, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_124_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_125_res = input_FIFO_buf4_blurx7_16_1_merged142_125_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<208, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_125_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_126_res = input_FIFO_buf4_blurx7_16_1_merged142_126_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<224, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_126_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_127_res = input_FIFO_buf4_blurx7_16_1_merged142_127_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<240, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_127_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_128_res = input_FIFO_buf4_blurx7_16_1_merged142_128_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<256, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_128_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_129_res = input_FIFO_buf4_blurx7_16_1_merged142_129_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<272, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_129_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_130_res = input_FIFO_buf4_blurx7_16_1_merged142_130_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<288, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_130_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_131_res = input_FIFO_buf4_blurx7_16_1_merged142_131_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<304, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_131_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_132_res = input_FIFO_buf4_blurx7_16_1_merged142_132_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<320, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_132_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_133_res = input_FIFO_buf4_blurx7_16_1_merged142_133_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<336, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_133_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_134_res = input_FIFO_buf4_blurx7_16_1_merged142_134_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<352, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_134_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_135_res = input_FIFO_buf4_blurx7_16_1_merged142_135_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<368, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_135_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_136_res = input_FIFO_buf4_blurx7_16_1_merged142_136_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<384, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_136_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_137_res = input_FIFO_buf4_blurx7_16_1_merged142_137_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<400, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_137_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_138_res = input_FIFO_buf4_blurx7_16_1_merged142_138_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<416, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_138_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_139_res = input_FIFO_buf4_blurx7_16_1_merged142_139_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<432, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_139_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_140_res = input_FIFO_buf4_blurx7_16_1_merged142_140_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<448, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_140_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_141_res = input_FIFO_buf4_blurx7_16_1_merged142_141_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<464, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_141_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_142_res = input_FIFO_buf4_blurx7_16_1_merged142_142_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<480, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_142_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_143_res = input_FIFO_buf4_blurx7_16_1_merged142_143_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<496, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_143_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_144_res = input_FIFO_buf4_blurx7_16_1_merged142_144_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<512, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_144_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_145_res = input_FIFO_buf4_blurx7_16_1_merged142_145_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<528, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_145_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_146_res = input_FIFO_buf4_blurx7_16_1_merged142_146_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<544, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_146_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_147_res = input_FIFO_buf4_blurx7_16_1_merged142_147_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<560, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_147_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_148_res = input_FIFO_buf4_blurx7_16_1_merged142_148_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<576, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_148_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_149_res = input_FIFO_buf4_blurx7_16_1_merged142_149_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<592, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_149_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_150_res = input_FIFO_buf4_blurx7_16_1_merged142_150_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<608, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_150_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_151_res = input_FIFO_buf4_blurx7_16_1_merged142_151_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<624, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_151_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_152_res = input_FIFO_buf4_blurx7_16_1_merged142_152_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<640, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_152_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_153_res = input_FIFO_buf4_blurx7_16_1_merged142_153_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<656, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_153_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_154_res = input_FIFO_buf4_blurx7_16_1_merged142_154_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<672, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_154_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_155_res = input_FIFO_buf4_blurx7_16_1_merged142_155_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<688, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_155_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_156_res = input_FIFO_buf4_blurx7_16_1_merged142_156_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<704, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_156_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_157_res = input_FIFO_buf4_blurx7_16_1_merged142_157_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<720, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_157_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_158_res = input_FIFO_buf4_blurx7_16_1_merged142_158_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<736, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_158_res);
	hw_uint<16> input_FIFO_buf4_blurx7_16_1_merged142_159_res = input_FIFO_buf4_blurx7_16_1_merged142_159_select(input_FIFO_buf4, root, blurx7_16_0, blurx7_16_1, dynamic_address);
	set_at<752, 768>(result, input_FIFO_buf4_blurx7_16_1_merged142_159_res);
	return result;
}

// input_to_gp_00_ld5_merged149_write
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_0
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_1
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_2
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_3
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_4
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_5
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_6
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_7
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_8
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_9
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_10
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_11
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_12
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_13
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_14
//	input_FIFO_buf4_input_to_gp_00_ld5_merged149_15
inline void input_FIFO_buf4_input_to_gp_00_ld5_merged149_write_bundle_write(hw_uint<256>& input_to_gp_00_ld5_merged149_write, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_res = input_to_gp_00_ld5_merged149_write.extract<0, 15>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_0_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_res = input_to_gp_00_ld5_merged149_write.extract<16, 31>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_1_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_res = input_to_gp_00_ld5_merged149_write.extract<32, 47>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_2_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_res = input_to_gp_00_ld5_merged149_write.extract<48, 63>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_3_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_res = input_to_gp_00_ld5_merged149_write.extract<64, 79>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_4_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_res = input_to_gp_00_ld5_merged149_write.extract<80, 95>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_5_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_res = input_to_gp_00_ld5_merged149_write.extract<96, 111>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_6_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_res = input_to_gp_00_ld5_merged149_write.extract<112, 127>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_7_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_res = input_to_gp_00_ld5_merged149_write.extract<128, 143>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_8_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_res = input_to_gp_00_ld5_merged149_write.extract<144, 159>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_9_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_res = input_to_gp_00_ld5_merged149_write.extract<160, 175>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_10_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_res = input_to_gp_00_ld5_merged149_write.extract<176, 191>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_11_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_res = input_to_gp_00_ld5_merged149_write.extract<192, 207>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_12_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_res = input_to_gp_00_ld5_merged149_write.extract<208, 223>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_13_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_res = input_to_gp_00_ld5_merged149_write.extract<224, 239>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_14_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_res = input_to_gp_00_ld5_merged149_write.extract<240, 255>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_write(input_FIFO_buf4_input_to_gp_00_ld5_merged149_15_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
}

// Total re-use buffer capacity: 720 bits
// Operation logic
inline void input_to_gp_00_ld5_merged149(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_to_gp_00, input_FIFO_buf4_cache& input_FIFO_buf4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_to_gp_00
	auto input_to_gp_00__lp_16_m_input_to_gp_00_ld5__p__0_rp__c____input_to_gp_00_ld6_value = input_to_gp_00.read();
	auto compute_result = input_to_gp_00_ld5_cu148(input_to_gp_00__lp_16_m_input_to_gp_00_ld5__p__0_rp__c____input_to_gp_00_ld6_value);
	// Produce: input_FIFO_buf4
	input_FIFO_buf4_input_to_gp_00_ld5_merged149_write_bundle_write(/* arg names */compute_result, input_FIFO_buf4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx7_16_1_merged142(input_FIFO_buf4_cache& input_FIFO_buf4, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blurx7_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_FIFO_buf4
	auto input_FIFO_buf4_1_m__lp_16_m_blurx7_16_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_16_0__p__0_p_0_value = input_FIFO_buf4_blurx7_16_1_merged142_read_bundle_read(input_FIFO_buf4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx7_16_1_cu140(input_FIFO_buf4_1_m__lp_16_m_blurx7_16_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_16_0__p__0_p_0_value);
	// Produce: blurx7_16
	blurx7_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx7_16_0_input_to_gp_00_ld6_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_to_gp_00, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx7_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx7_16_0_input_to_gp_00_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_FIFO_buf4_cache input_FIFO_buf4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
//   { blurx7_16_1_merged142[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for blurx7_16_1_merged142(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { input_to_gp_00_ld5_merged149[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for input_to_gp_00_ld5_merged149(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1079 and i2 <= 120 and 2 <= i3 <= 3 and i3 <= 2 + i2 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1079; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_to_gp_00_ld5_merged149(input_to_gp_00 /* buf name */, input_FIFO_buf4, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx7_16_1_merged142(input_FIFO_buf4 /* buf name */, blurx7_16, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_1_merged145(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_16_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu143(input_arg_1_m__lp_16_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged145_write_bundle_write(/* arg names */compute_result, input, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_ld1_merged147(input_cache& input, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_to_gp_00, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input
	auto input__lp_16_m_input_ld1__p__0_rp__c____input_ld2_value = input_input_ld1_merged147_read_bundle_read(input/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = input_ld1_cu146(input__lp_16_m_input_ld1__p__0_rp__c____input_ld2_value);
	// Produce: input_to_gp_00
	input_to_gp_00.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_input_0_input_ld2_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_to_gp_00) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_input_0_input_ld2__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120; input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
//   { input_1_merged145[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for input_1_merged145(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { input_ld1_merged147[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for input_ld1_merged147(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1079 and 0 <= i2 <= 120 and 0 <= i3 <= 1 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1079; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged145(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_ld1_merged147(input /* buf name */, input_to_gp_00, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void blurx7_16_opt_d32(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx7_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blurx7_16_opt_d32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  // channel width: 16
  // port width   : 16
  // dag size     : 32
// Bits to slack match input_to_gp_00 = 8192
// Bits to slack match input_to_gp_00 = 8192
// Bits in internal re-use buffers               : 720 bits
// Bits in channels needed to guarantee causality: 0
// Bits in channels needed to match slack        : 8192
  HWStream< hw_uint<256> > input_to_gp_00;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=input_to_gp_00.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_input_0_input_ld2_(input_arg, input_to_gp_00);
  Extracted_blurx7_16_0_input_to_gp_00_ld6_(input_to_gp_00, blurx7_16);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blurx7_16_opt_d32_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx7_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blurx7_16_opt_d32(input_arg, blurx7_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[15 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[14 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[13 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[12 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[11 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[10 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[9 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[8 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[7 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[6 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[5 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[4 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[3 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[2 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[1 + 16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119; blurx7_16_1_merged142[root = 0, blurx7_16_0, blurx7_16_1] -> blurx7_16[16blurx7_16_1, blurx7_16_0] : 0 <= blurx7_16_0 <= 1079 and 0 <= blurx7_16_1 <= 119 }
const int blurx7_16_1_merged142_write_pipe0_num_transfers = 129600;
  // { input_1_merged145[root = 0, input_0, input_1] -> input_arg[15 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[14 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[13 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[12 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[11 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[10 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[9 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[8 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[7 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[6 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[5 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[4 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[3 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[2 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[1 + 16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120; input_1_merged145[root = 0, input_0, input_1] -> input_arg[16input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 120 }
const int input_1_merged145_read_pipe0_num_transfers = 130680;


extern "C" {

void blurx7_16_opt_d32_accel(hw_uint<256>* input_1_merged145_read_pipe0, hw_uint<256>* blurx7_16_1_merged142_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged145_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blurx7_16_1_merged142_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged145_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blurx7_16_1_merged142_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > input_1_merged145_read_pipe0_channel;
  static HWStream<hw_uint<256> > blurx7_16_1_merged142_write_pipe0_channel;

  burst_read<256>(input_1_merged145_read_pipe0, input_1_merged145_read_pipe0_channel, input_1_merged145_read_pipe0_num_transfers*size);

  blurx7_16_opt_d32_wrapper(input_1_merged145_read_pipe0_channel, blurx7_16_1_merged142_write_pipe0_channel, size);

  burst_write<256>(blurx7_16_1_merged142_write_pipe0, blurx7_16_1_merged142_write_pipe0_channel, blurx7_16_1_merged142_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blurx7_16_opt_d32_rdai(HWStream<hw_uint<256> >& input_1_merged145_read_pipe0, HWStream<hw_uint<256> >&  blurx7_16_1_merged142_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged145_read_pipe0
#pragma HLS INTERFACE axis register port = blurx7_16_1_merged142_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blurx7_16_opt_d32(input_1_merged145_read_pipe0, blurx7_16_1_merged142_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

