{ 
  "configurations" : [
    { 
      "name" : "0",
      "parameters" :{
        "auto_speed_nego_gen2" : "dis_asn_g2",
        "bit_reversal" : "dis_bit_reversal",
        "bonding_dft_en" : "dft_dis",
        "bonding_dft_val" : "dft_0",
        "bypass_pipeline_reg" : "dis_bypass_pipeline",
        "byte_serializer" : "en_bs_by_4",
        "clock_gate_bs_enc" : "dis_bs_enc_clk_gating",
        "clock_gate_dw_fifowr" : "en_dw_fifowr_clk_gating",
        "clock_gate_fiford" : "dis_fiford_clk_gating",
        "clock_gate_sw_fifowr" : "dis_sw_fifowr_clk_gating",
        "clock_observation_in_pld_core" : "internal_refclk_b",
        "data_selection_8b10b_encoder_input" : "normal_data_path",
        "dynamic_clk_switch" : "en_dyn_clk_switch",
        "eightb_tenb_disp_ctrl" : "en_disp_ctrl",
        "eightb_tenb_encoder" : "en_8b10b_ibm",
        "force_echar" : "dis_force_echar",
        "force_kchar" : "dis_force_kchar",
        "gen3_tx_clk_sel" : "tx_pma_clk",
        "gen3_tx_pipe_clk_sel" : "func_clk",
        "hip_mode" : "en_hip",
        "pcs_bypass" : "dis_pcs_bypass",
        "phase_comp_rdptr" : "disable_rdptr",
        "phase_compensation_fifo" : "register_fifo",
        "phfifo_write_clk_sel" : "tx_clk",
        "pma_dw" : "ten_bit",
        "prot_mode" : "pipe_g3",
        "refclk_b_clk_sel" : "tx_pma_clock",
        "revloop_back_rm" : "en_rev_loopback_rx_rm",
        "sup_mode" : "user_mode",
        "symbol_swap" : "dis_symbol_swap",
        "tx_bitslip" : "dis_tx_bitslip",
        "tx_compliance_controlled_disparity" : "en_txcompliance_pipe3p0",
        "tx_fast_pld_reg" : "dis_tx_fast_pld_reg",
        "txclk_freerun" : "en_freerun_tx",
        "txpcs_urst" : "en_txpcs_urst",
        "reconfig_settings" : "{}"
      }
    },
    { 
      "name" : "1",
      "parameters" :{
        "auto_speed_nego_gen2" : "dis_asn_g2",
        "bit_reversal" : "dis_bit_reversal",
        "bonding_dft_en" : "dft_dis",
        "bonding_dft_val" : "dft_0",
        "bypass_pipeline_reg" : "dis_bypass_pipeline",
        "byte_serializer" : "en_bs_by_2",
        "clock_gate_bs_enc" : "dis_bs_enc_clk_gating",
        "clock_gate_dw_fifowr" : "en_dw_fifowr_clk_gating",
        "clock_gate_fiford" : "dis_fiford_clk_gating",
        "clock_gate_sw_fifowr" : "en_sw_fifowr_clk_gating",
        "clock_observation_in_pld_core" : "internal_refclk_b",
        "data_selection_8b10b_encoder_input" : "normal_data_path",
        "dynamic_clk_switch" : "dis_dyn_clk_switch",
        "eightb_tenb_disp_ctrl" : "en_disp_ctrl",
        "eightb_tenb_encoder" : "en_8b10b_ibm",
        "force_echar" : "dis_force_echar",
        "force_kchar" : "dis_force_kchar",
        "gen3_tx_clk_sel" : "dis_tx_clk",
        "gen3_tx_pipe_clk_sel" : "dis_tx_pipe_clk",
        "hip_mode" : "dis_hip",
        "pcs_bypass" : "dis_pcs_bypass",
        "phase_comp_rdptr" : "disable_rdptr",
        "phase_compensation_fifo" : "register_fifo",
        "phfifo_write_clk_sel" : "tx_clk",
        "pma_dw" : "ten_bit",
        "prot_mode" : "basic",
        "refclk_b_clk_sel" : "tx_pma_clock",
        "revloop_back_rm" : "dis_rev_loopback_rx_rm",
        "sup_mode" : "user_mode",
        "symbol_swap" : "dis_symbol_swap",
        "tx_bitslip" : "dis_tx_bitslip",
        "tx_compliance_controlled_disparity" : "dis_txcompliance",
        "tx_fast_pld_reg" : "dis_tx_fast_pld_reg",
        "txclk_freerun" : "en_freerun_tx",
        "txpcs_urst" : "en_txpcs_urst",
        "reconfig_settings" : "{}"
      }
    }
  ]
}

