

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 2529 clock pin(s) of sequential element(s)
15 gated/generated clock tree(s) driving 2882 clock pin(s) of sequential element(s)
0 instances converted, 2882 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0016       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           2518       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0017       MAC_MII_TX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0018       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                    BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0019       MAC_MII_RX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0020       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]
============================================================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i_0                                                              CFG2                   17         CommsFPGA_top_0.FIFOS_INST.RX_FIFO_UNDERRUN                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i                                          CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i                            CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug[2]                                                     SLE                    1063       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug_reg                                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       m2s010_som_sb_0.CCC_0.CCC_INST                                                                           CCC                    774        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0006       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    599        CommsFPGA_top_0.RX_FIFO_RST                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    293        CommsFPGA_top_0.long_reset                                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0009       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                                RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    2          CommsFPGA_top_0.BIT_CLK                                                                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision                            SLE                    1          CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.collision_detect_sync10MHz_d          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2                                                 CFG3                   17         ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO                                                  CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision             No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

