Analysis & Synthesis report for top
Thu Nov 16 17:57:32 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0
 13. Parameter Settings for User Entity Instance: relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0
 14. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0
 15. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1
 16. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2
 17. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3
 18. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4
 19. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5
 20. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6
 21. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7
 22. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8
 23. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9
 24. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10
 25. Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11
 26. Parameter Settings for User Entity Instance: distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0
 27. Parameter Settings for User Entity Instance: tpulso:tpulso_i6|CompUnsigned:CompUnsigned_i0
 28. Parameter Settings for User Entity Instance: cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0
 29. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|CompUnsigned:CompUnsigned_i1
 30. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Mux_2x1_NBits:Mux_2x1_NBits_i2
 31. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i1|CompUnsigned:CompUnsigned_i1
 32. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i1|Mux_2x1_NBits:Mux_2x1_NBits_i2
 33. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|CompUnsigned:CompUnsigned_i1
 34. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2
 35. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i3|CompUnsigned:CompUnsigned_i1
 36. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2
 37. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|CompUnsigned:CompUnsigned_i1
 38. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|Mux_2x1_NBits:Mux_2x1_NBits_i2
 39. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i5|CompUnsigned:CompUnsigned_i1
 40. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i5|Mux_2x1_NBits:Mux_2x1_NBits_i2
 41. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|CompUnsigned:CompUnsigned_i1
 42. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|Mux_2x1_NBits:Mux_2x1_NBits_i2
 43. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|CompUnsigned:CompUnsigned_i1
 44. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|Mux_2x1_NBits:Mux_2x1_NBits_i2
 45. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8|CompUnsigned:CompUnsigned_i1
 46. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8|Mux_2x1_NBits:Mux_2x1_NBits_i2
 47. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9|CompUnsigned:CompUnsigned_i1
 48. Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9|Mux_2x1_NBits:Mux_2x1_NBits_i2
 49. Parameter Settings for User Entity Instance: Nollego:Nollego_i10|CompUnsigned:CompUnsigned_i0
 50. Parameter Settings for User Entity Instance: Demux2:Demux2_i11
 51. Parameter Settings for User Entity Instance: DIG_D_FF_1bit:DIG_D_FF_1bit_i12
 52. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i13
 53. Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15
 54. Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16
 55. Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17
 56. Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18
 57. Parameter Settings for User Entity Instance: eq:eq_i19|CompUnsigned:CompUnsigned_i0
 58. Parameter Settings for User Entity Instance: eq:eq_i20|CompUnsigned:CompUnsigned_i0
 59. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i22
 60. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i23
 61. Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i24
 62. Parameter Settings for Inferred Entity Instance: distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0
 63. lpm_mult Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "eq:eq_i19|CompUnsigned:CompUnsigned_i0"
 65. Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18"
 66. Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17"
 67. Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16"
 68. Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15"
 69. Port Connectivity Checks: "DIG_D_FF_1bit:DIG_D_FF_1bit_i12"
 70. Port Connectivity Checks: "Demux2:Demux2_i11"
 71. Port Connectivity Checks: "Nollego:Nollego_i10|CompUnsigned:CompUnsigned_i0"
 72. Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i3"
 73. Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|CompUnsigned:CompUnsigned_i1"
 74. Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Suma_resta:Suma_resta_i0|sumres:sumres_i0"
 75. Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Suma_resta:Suma_resta_i0"
 76. Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0"
 77. Port Connectivity Checks: "cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0"
 78. Port Connectivity Checks: "tpulso:tpulso_i6|CompUnsigned:CompUnsigned_i0"
 79. Port Connectivity Checks: "distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0"
 80. Port Connectivity Checks: "relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0"
 81. Port Connectivity Checks: "cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0"
 82. Post-Synthesis Netlist Statistics for Top Partition
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages
 85. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 16 17:57:32 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 146                                            ;
;     Total combinational functions  ; 146                                            ;
;     Dedicated logic registers      ; 70                                             ;
; Total registers                    ; 70                                             ;
; Total pins                         ; 32                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 3                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; top.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/desires/Documentos/Digital/sensorUltrasónico/top.v                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/desires/gitPackages/quartus/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; /home/desires/gitPackages/quartus/quartus/libraries/megafunctions/aglobal221.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/desires/gitPackages/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/desires/gitPackages/quartus/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/desires/gitPackages/quartus/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/desires/gitPackages/quartus/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_dft.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/desires/Documentos/Digital/sensorUltrasónico/db/mult_dft.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 146      ;
;                                             ;          ;
; Total combinational functions               ; 146      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 61       ;
;     -- 3 input functions                    ; 19       ;
;     -- <=2 input functions                  ; 66       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 99       ;
;     -- arithmetic mode                      ; 47       ;
;                                             ;          ;
; Total registers                             ; 70       ;
;     -- Dedicated logic registers            ; 70       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 32       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 3        ;
;                                             ;          ;
; Maximum fan-out node                        ; cl~input ;
; Maximum fan-out                             ; 41       ;
; Total fan-out                               ; 650      ;
; Average fan-out                             ; 2.29     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------+--------------+
; |top                                         ; 146 (0)             ; 70 (0)                    ; 0           ; 3            ; 1       ; 1         ; 32   ; 0            ; |top                                                                                                    ; top              ; work         ;
;    |9bitsToBcd:9bitsToBcd_i8|                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8                                                                           ; 9bitsToBcd       ; work         ;
;       |bitsToBcd:bitsToBcd_i0|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0                                                    ; bitsToBcd        ; work         ;
;       |bitsToBcd:bitsToBcd_i1|               ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i1                                                    ; bitsToBcd        ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i1|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits    ; work         ;
;       |bitsToBcd:bitsToBcd_i2|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2                                                    ; bitsToBcd        ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits    ; work         ;
;          |Suma_resta:Suma_resta_i0|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|Suma_resta:Suma_resta_i0                           ; Suma_resta       ; work         ;
;             |sumres:sumres_i1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|Suma_resta:Suma_resta_i0|sumres:sumres_i1          ; sumres           ; work         ;
;       |bitsToBcd:bitsToBcd_i4|               ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4                                                    ; bitsToBcd        ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits    ; work         ;
;          |Suma_resta:Suma_resta_i0|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|Suma_resta:Suma_resta_i0                           ; Suma_resta       ; work         ;
;             |sumres:sumres_i1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|Suma_resta:Suma_resta_i0|sumres:sumres_i1          ; sumres           ; work         ;
;       |bitsToBcd:bitsToBcd_i5|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i5                                                    ; bitsToBcd        ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i5|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits    ; work         ;
;       |bitsToBcd:bitsToBcd_i6|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6                                                    ; bitsToBcd        ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits    ; work         ;
;          |Suma_resta:Suma_resta_i0|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|Suma_resta:Suma_resta_i0                           ; Suma_resta       ; work         ;
;             |sumres:sumres_i1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|Suma_resta:Suma_resta_i0|sumres:sumres_i1          ; sumres           ; work         ;
;       |bitsToBcd:bitsToBcd_i7|               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7                                                    ; bitsToBcd        ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits    ; work         ;
;          |Suma_resta:Suma_resta_i0|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|Suma_resta:Suma_resta_i0                           ; Suma_resta       ; work         ;
;             |sumres:sumres_i1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|Suma_resta:Suma_resta_i0|sumres:sumres_i1          ; sumres           ; work         ;
;       |bitsToBcd:bitsToBcd_i8|               ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8                                                    ; bitsToBcd        ; work         ;
;          |Suma_resta:Suma_resta_i0|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8|Suma_resta:Suma_resta_i0                           ; Suma_resta       ; work         ;
;             |sumres:sumres_i1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8|Suma_resta:Suma_resta_i0|sumres:sumres_i1          ; sumres           ; work         ;
;       |bitsToBcd:bitsToBcd_i9|               ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9                                                    ; bitsToBcd        ; work         ;
;          |Suma_resta:Suma_resta_i0|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9|Suma_resta:Suma_resta_i0                           ; Suma_resta       ; work         ;
;             |sumres:sumres_i1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9|Suma_resta:Suma_resta_i0|sumres:sumres_i1          ; sumres           ; work         ;
;    |DIG_D_FF_1bit:DIG_D_FF_1bit_i12|         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DIG_D_FF_1bit:DIG_D_FF_1bit_i12                                                                    ; DIG_D_FF_1bit    ; work         ;
;    |DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15                                                                    ; DIG_D_FF_Nbit    ; work         ;
;    |DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16                                                                    ; DIG_D_FF_Nbit    ; work         ;
;    |DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17|         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17                                                                    ; DIG_D_FF_Nbit    ; work         ;
;    |DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18                                                                    ; DIG_D_FF_Nbit    ; work         ;
;    |Demux2:Demux2_i11|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Demux2:Demux2_i11                                                                                  ; Demux2           ; work         ;
;    |Mux_2x1_NBits:Mux_2x1_NBits_i13|         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Mux_2x1_NBits:Mux_2x1_NBits_i13                                                                    ; Mux_2x1_NBits    ; work         ;
;    |Mux_2x1_NBits:Mux_2x1_NBits_i23|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Mux_2x1_NBits:Mux_2x1_NBits_i23                                                                    ; Mux_2x1_NBits    ; work         ;
;    |Mux_4x1_NBits:Mux_4x1_NBits_i24|         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Mux_4x1_NBits:Mux_4x1_NBits_i24                                                                    ; Mux_4x1_NBits    ; work         ;
;    |Nollego:Nollego_i10|                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Nollego:Nollego_i10                                                                                ; Nollego          ; work         ;
;       |CompUnsigned:CompUnsigned_i0|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Nollego:Nollego_i10|CompUnsigned:CompUnsigned_i0                                                   ; CompUnsigned     ; work         ;
;    |cntr4:cntr4_i7|                          ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cntr4:cntr4_i7                                                                                     ; cntr4            ; work         ;
;       |DIG_Counter_Nbit:DIG_Counter_Nbit_i0| ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0                                                ; DIG_Counter_Nbit ; work         ;
;    |cntr:cntr_i2|                            ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cntr:cntr_i2                                                                                       ; cntr             ; work         ;
;       |DIG_Counter_Nbit:DIG_Counter_Nbit_i0| ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0                                                  ; DIG_Counter_Nbit ; work         ;
;    |distancia:distancia_i5|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|distancia:distancia_i5                                                                             ; distancia        ; work         ;
;       |DIG_Mul_unsigned:DIG_Mul_unsigned_i0| ; 11 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0                                        ; DIG_Mul_unsigned ; work         ;
;          |lpm_mult:Mult0|                    ; 11 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0                         ; lpm_mult         ; work         ;
;             |mult_dft:auto_generated|        ; 11 (11)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0|mult_dft:auto_generated ; mult_dft         ; work         ;
;    |divFl:divFl_i4|                          ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4                                                                                     ; divFl            ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i0|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i10|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10                                                     ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i11|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11                                                     ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i1|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i2|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i3|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i4|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i5|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i6|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i7|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i8|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8                                                      ; DIG_D_FF_1bit    ; work         ;
;       |DIG_D_FF_1bit:DIG_D_FF_1bit_i9|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9                                                      ; DIG_D_FF_1bit    ; work         ;
;    |eq:eq_i20|                               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eq:eq_i20                                                                                          ; eq               ; work         ;
;       |CompUnsigned:CompUnsigned_i0|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|eq:eq_i20|CompUnsigned:CompUnsigned_i0                                                             ; CompUnsigned     ; work         ;
;    |led_h:led_h_i14|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_h:led_h_i14                                                                                    ; led_h            ; work         ;
;    |relojC:relojC_i3|                        ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|relojC:relojC_i3                                                                                   ; relojC           ; work         ;
;       |DIG_Counter_Nbit:DIG_Counter_Nbit_i0| ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0                                              ; DIG_Counter_Nbit ; work         ;
;    |seg7:seg7_i25|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg7:seg7_i25                                                                                      ; seg7             ; work         ;
;    |tpulso:tpulso_i6|                        ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|tpulso:tpulso_i6                                                                                   ; tpulso           ; work         ;
;       |CompUnsigned:CompUnsigned_i0|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|tpulso:tpulso_i6|CompUnsigned:CompUnsigned_i0                                                      ; CompUnsigned     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17|state[2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1    ;                                        ;
+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 70    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17|state[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|Mux_4x1_NBits:Mux_4x1_NBits_i24|Mux0     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; Bits           ; 20    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Bits           ; 20    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Default        ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; Bits           ; 20    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tpulso:tpulso_i6|CompUnsigned:CompUnsigned_i0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Bits           ; 20    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; Bits           ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i1|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i1|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i3|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i4|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i5|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i5|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i6|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i7|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i8|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i9|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nollego:Nollego_i10|CompUnsigned:CompUnsigned_i0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; Bits           ; 9     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Demux2:Demux2_i11 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; Default        ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_D_FF_1bit:DIG_D_FF_1bit_i12 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Default        ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i13 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
; Default        ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
; Default        ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
; Default        ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
; Default        ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eq:eq_i19|CompUnsigned:CompUnsigned_i0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eq:eq_i20|CompUnsigned:CompUnsigned_i0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i22 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i23 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i24 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_dft     ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------+
; Name                                  ; Value                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                          ;
; Entity Instance                       ; distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                          ;
;     -- LPM_WIDTHB                     ; 20                                                                         ;
;     -- LPM_WIDTHP                     ; 29                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eq:eq_i19|CompUnsigned:CompUnsigned_i0"                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; >    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; <    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ~Q   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i17"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ~Q   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ~Q   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ~Q   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIG_D_FF_1bit:DIG_D_FF_1bit_i12"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ~Q   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Demux2:Demux2_i11" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; in   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nollego:Nollego_i10|CompUnsigned:CompUnsigned_i0"                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; b[6..4] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[1..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[8]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[7]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; =       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; <       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i3" ;
+---------+-------+----------+------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                        ;
+---------+-------+----------+------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                   ;
+---------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|CompUnsigned:CompUnsigned_i1"                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a[3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; a[2] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; a[1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; a[0] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; >    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Suma_resta:Suma_resta_i0|sumres:sumres_i0" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; cbi  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Suma_resta:Suma_resta_i0"                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_3  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b_2  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b_1  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; b_0  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Op   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; s_4  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; b[3] ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0"                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tpulso:tpulso_i6|CompUnsigned:CompUnsigned_i0"                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b[1..0]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; b[19..9] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[7..5]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[3..2]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b[8]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; b[4]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; =        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; <        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0"                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; a[6..5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a[2..0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a[19..9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[4..3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a[7]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; mul[39..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mul[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0"                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0"                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 70                          ;
;     SCLR              ; 20                          ;
;     plain             ; 50                          ;
; cycloneiii_lcell_comb ; 152                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 10                          ;
;     normal            ; 105                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 61                          ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Nov 16 17:57:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10463): Verilog HDL Declaration warning at top.v(735): "do" is SystemVerilog-2005 keyword File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 735
Warning (12125): Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 27 design units and 27 entities in project
    Info (12023): Found entity 1: f.alc File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 6
    Info (12023): Found entity 2: ctr File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 12
    Info (12023): Found entity 3: DIG_Counter_Nbit File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 18
    Info (12023): Found entity 4: cntr File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 47
    Info (12023): Found entity 5: relojC File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 65
    Info (12023): Found entity 6: DIG_D_FF_1bit File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 83
    Info (12023): Found entity 7: divFl File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 108
    Info (12023): Found entity 8: DIG_Mul_unsigned File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 245
    Info (12023): Found entity 9: distancia File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 259
    Info (12023): Found entity 10: CompUnsigned File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 288
    Info (12023): Found entity 11: tpulso File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 304
    Info (12023): Found entity 12: cntr4 File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 320
    Info (12023): Found entity 13: sumres File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 339
    Info (12023): Found entity 14: Suma_resta File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 353
    Info (12023): Found entity 15: Mux_2x1_NBits File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 406
    Info (12023): Found entity 16: bitsToBcd File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 426
    Info (12023): Found entity 17: 9bitsToBcd File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 501
    Info (12023): Found entity 18: fraccion File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 621
    Info (12023): Found entity 19: Nollego File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 645
    Info (12023): Found entity 20: Demux2 File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 661
    Info (12023): Found entity 21: led_h File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 680
    Info (12023): Found entity 22: DIG_D_FF_Nbit File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 688
    Info (12023): Found entity 23: eq File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 714
    Info (12023): Found entity 24: hide File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 730
    Info (12023): Found entity 25: Mux_4x1_NBits File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 740
    Info (12023): Found entity 26: seg7 File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 764
    Info (12023): Found entity 27: top File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 793
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "f.alc" for hierarchy "f.alc:f.alc_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 858
Info (12128): Elaborating entity "ctr" for hierarchy "ctr:ctr_i1" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 868
Info (12128): Elaborating entity "cntr" for hierarchy "cntr:cntr_i2" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 873
Info (12128): Elaborating entity "DIG_Counter_Nbit" for hierarchy "cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 62
Info (12128): Elaborating entity "relojC" for hierarchy "relojC:relojC_i3" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 877
Info (12128): Elaborating entity "divFl" for hierarchy "divFl:divFl_i4" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 882
Info (12128): Elaborating entity "DIG_D_FF_1bit" for hierarchy "divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 143
Warning (10230): Verilog HDL assignment warning at top.v(103): truncated value with size 32 to match size of target (1) File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 103
Info (12128): Elaborating entity "distancia" for hierarchy "distancia:distancia_i5" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 887
Info (12128): Elaborating entity "DIG_Mul_unsigned" for hierarchy "distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 272
Info (12128): Elaborating entity "tpulso" for hierarchy "tpulso:tpulso_i6" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 891
Info (12128): Elaborating entity "CompUnsigned" for hierarchy "tpulso:tpulso_i6|CompUnsigned:CompUnsigned_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 316
Info (12128): Elaborating entity "cntr4" for hierarchy "cntr4:cntr4_i7" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 895
Info (12128): Elaborating entity "DIG_Counter_Nbit" for hierarchy "cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 336
Info (12128): Elaborating entity "9bitsToBcd" for hierarchy "9bitsToBcd:9bitsToBcd_i8" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 901
Info (12128): Elaborating entity "bitsToBcd" for hierarchy "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 534
Info (12128): Elaborating entity "Suma_resta" for hierarchy "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Suma_resta:Suma_resta_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 475
Info (12128): Elaborating entity "sumres" for hierarchy "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Suma_resta:Suma_resta_i0|sumres:sumres_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 379
Info (12128): Elaborating entity "CompUnsigned" for hierarchy "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|CompUnsigned:CompUnsigned_i1" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 484
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "9bitsToBcd:9bitsToBcd_i8|bitsToBcd:bitsToBcd_i0|Mux_2x1_NBits:Mux_2x1_NBits_i2" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 498
Info (12128): Elaborating entity "fraccion" for hierarchy "fraccion:fraccion_i9" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 905
Info (12128): Elaborating entity "Nollego" for hierarchy "Nollego:Nollego_i10" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 909
Info (12128): Elaborating entity "CompUnsigned" for hierarchy "Nollego:Nollego_i10|CompUnsigned:CompUnsigned_i0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 657
Info (12128): Elaborating entity "Demux2" for hierarchy "Demux2:Demux2_i11" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 920
Warning (10230): Verilog HDL assignment warning at top.v(673): truncated value with size 32 to match size of target (1) File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 673
Warning (10230): Verilog HDL assignment warning at top.v(674): truncated value with size 32 to match size of target (1) File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 674
Warning (10230): Verilog HDL assignment warning at top.v(675): truncated value with size 32 to match size of target (1) File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 675
Warning (10230): Verilog HDL assignment warning at top.v(676): truncated value with size 32 to match size of target (1) File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 676
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "Mux_2x1_NBits:Mux_2x1_NBits_i13" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 945
Info (12128): Elaborating entity "led_h" for hierarchy "led_h:led_h_i14" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 951
Info (12128): Elaborating entity "DIG_D_FF_Nbit" for hierarchy "DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 964
Warning (10230): Verilog HDL assignment warning at top.v(709): truncated value with size 32 to match size of target (4) File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 709
Info (12128): Elaborating entity "eq" for hierarchy "eq:eq_i19" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 995
Info (12128): Elaborating entity "hide" for hierarchy "hide:hide_i21" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 1005
Info (12128): Elaborating entity "Mux_4x1_NBits" for hierarchy "Mux_4x1_NBits:Mux_4x1_NBits_i24" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 1034
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:seg7_i25" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 1038
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|Mult0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 255
Info (12130): Elaborated megafunction instantiation "distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0" File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 255
Info (12133): Instantiated megafunction "distancia:distancia_i5|DIG_Mul_unsigned:DIG_Mul_unsigned_i0|lpm_mult:Mult0" with the following parameter: File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 255
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dft.tdf
    Info (12023): Found entity 1: mult_dft File: /home/desires/Documentos/Digital/sensorUltrasónico/db/mult_dft.tdf Line: 31
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 31 buffer(s)
    Info (13019): Ignored 31 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VCC" is stuck at VCC File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 810
    Warning (13410): Pin "GND" is stuck at GND File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 811
    Warning (13410): Pin "L_8" is stuck at VCC File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 812
    Warning (13410): Pin "L_7" is stuck at VCC File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 813
    Warning (13410): Pin "L_6" is stuck at VCC File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 814
    Warning (13410): Pin "L_5" is stuck at VCC File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 815
    Warning (13410): Pin "bell" is stuck at GND File: /home/desires/Documentos/Digital/sensorUltrasónico/top.v Line: 816
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/desires/Documentos/Digital/sensorUltrasónico/build/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 147 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 432 megabytes
    Info: Processing ended: Thu Nov 16 17:57:32 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/desires/Documentos/Digital/sensorUltrasónico/build/top.map.smsg.


