//! Model-Specific Register (MSR) addresses and read/write instructions.
//!
//! On host builds (`cfg(not(target_os = "none"))`, including `cargo miri
//! test`) reads and writes go to a tiny in-process key/value store, which is
//! sufficient for any caller that only reads back what it wrote.

#[allow(unused_imports)]
use core::arch::asm;

/// Model-Specific Register address.
#[derive(Clone, Copy, Debug, PartialEq, Eq, Hash)]
#[repr(transparent)]
pub struct Msr(pub u32);

impl Msr {
    /// APIC Base MSR - contains physical base address and enable flags.
    pub const APIC_BASE: Self = Self(0x1B);

    /// Per-CPU offset added to the shared counter `RDTSC` reads; every write
    /// of `IA32_TIME_STAMP_COUNTER` moves it by the same amount.
    pub const TSC_ADJUST: Self = Self(0x3B);

    /// Memory Type Range Register capabilities.
    pub const MTRR_CAP: Self = Self(0xFE);

    /// SYSENTER CS selector.
    pub const SYSENTER_CS: Self = Self(0x174);

    /// SYSENTER ESP (stack pointer).
    pub const SYSENTER_ESP: Self = Self(0x175);

    /// SYSENTER EIP (instruction pointer).
    pub const SYSENTER_EIP: Self = Self(0x176);

    /// Page Attribute Table.
    pub const PAT: Self = Self(0x277);

    /// Fixed-rate cycle counter, counting at the TSC's rate while in C0.
    pub const MPERF: Self = Self(0xE7);

    /// Actual-clock cycle counter, counting while in C0.
    pub const APERF: Self = Self(0xE8);

    /// Ratio limits and the TDP-level frequency (bits 15:8 max non-turbo).
    pub const PLATFORM_INFO: Self = Self(0xCE);

    /// Legacy (Enhanced SpeedStep) performance request (bits 15:8 ratio).
    pub const PERF_CTL: Self = Self(0x199);

    /// Per-core thermal status: throttling causes and the temperature below
    /// the throttling point.
    pub const THERM_STATUS: Self = Self(0x19C);

    /// Miscellaneous enables: bit 16 EIST, bit 38 turbo disable.
    pub const MISC_ENABLE: Self = Self(0x1A0);

    /// Package thermal status, laid out as `THERM_STATUS`.
    pub const PACKAGE_THERM_STATUS: Self = Self(0x1B1);

    /// The throttling temperature (bits 23:16).
    pub const TEMPERATURE_TARGET: Self = Self(0x1A2);

    /// Bit 0 enables HWP; write-once, cleared only by reset.
    pub const PM_ENABLE: Self = Self(0x770);

    /// Per-CPU HWP highest/guaranteed/efficient/lowest levels.
    pub const HWP_CAPABILITIES: Self = Self(0x771);

    /// HWP notification interrupt enables.
    pub const HWP_INTERRUPT: Self = Self(0x773);

    /// Per-CPU HWP min/max/desired/EPP request.
    pub const HWP_REQUEST: Self = Self(0x774);

    /// Extended Feature Enable Register.
    pub const EFER: Self = Self(0xC000_0080);

    /// SYSCALL target CS/SS and return CS/SS.
    pub const STAR: Self = Self(0xC000_0081);

    /// SYSCALL target RIP (64-bit mode).
    pub const LSTAR: Self = Self(0xC000_0082);

    /// SYSCALL target RIP (compatibility mode).
    pub const CSTAR: Self = Self(0xC000_0083);

    /// SYSCALL RFLAGS mask.
    pub const SFMASK: Self = Self(0xC000_0084);

    /// FS segment base address.
    pub const FS_BASE: Self = Self(0xC000_0100);

    /// GS segment base address.
    pub const GS_BASE: Self = Self(0xC000_0101);

    /// Kernel GS base (swapped on SWAPGS).
    pub const KERNEL_GS_BASE: Self = Self(0xC000_0102);

    #[inline]
    pub const fn address(self) -> u32 {
        self.0
    }

    /// Use this for MSRs not defined as constants.
    #[inline]
    pub const fn new(address: u32) -> Self {
        Self(address)
    }
}

/// System Call Extensions — enables SYSCALL/SYSRET instructions.
pub const EFER_SCE: u64 = 1 << 0;

/// Long Mode Enable — activates IA-32e paging when set with CR0.PG.
pub const EFER_LME: u64 = 1 << 8;

/// Long Mode Active — read-only; set by hardware when long mode is active.
pub const EFER_LMA: u64 = 1 << 10;

/// No-Execute Enable — enables the NX (execute-disable) page protection bit.
pub const EFER_NXE: u64 = 1 << 11;

#[inline(always)]
pub fn read_msr(msr: Msr) -> u64 {
    #[cfg(target_os = "none")]
    {
        let low: u32;
        let high: u32;
        unsafe {
            asm!(
                "rdmsr",
                out("eax") low,
                out("edx") high,
                in("ecx") msr.address(),
                options(nomem, nostack, preserves_flags)
            );
        }
        ((high as u64) << 32) | (low as u64)
    }
    #[cfg(not(target_os = "none"))]
    {
        host_mock::read(msr.address())
    }
}

#[inline(always)]
pub fn write_msr(msr: Msr, value: u64) {
    #[cfg(target_os = "none")]
    {
        let low = value as u32;
        let high = (value >> 32) as u32;
        unsafe {
            asm!(
                "wrmsr",
                in("eax") low,
                in("edx") high,
                in("ecx") msr.address(),
                options(nomem, nostack, preserves_flags)
            );
        }
    }
    #[cfg(not(target_os = "none"))]
    {
        host_mock::write(msr.address(), value);
    }
}

#[cfg(not(target_os = "none"))]
mod host_mock {
    //! Tiny fixed-size MSR mock backing store for host tests / Miri.
    //!
    //! Slots are indexed by address mod CAP and store `(address, value)`, so
    //! MSRs colliding on a slot do not read back each other's value.
    use core::sync::atomic::{AtomicU64, Ordering};

    const CAP: usize = 32;
    // No real MSR address comes near 2^32, so an all-ones high half is safe as
    // a vacant marker.
    const VACANT: u64 = u64::MAX;
    static SLOTS_ADDR: [AtomicU64; CAP] = [const { AtomicU64::new(VACANT) }; CAP];
    static SLOTS_VALUE: [AtomicU64; CAP] = [const { AtomicU64::new(0) }; CAP];

    fn slot_index(address: u32) -> usize {
        (address as usize) % CAP
    }

    pub(super) fn write(address: u32, value: u64) {
        let i = slot_index(address);
        SLOTS_ADDR[i].store(address as u64, Ordering::Relaxed);
        SLOTS_VALUE[i].store(value, Ordering::Relaxed);
    }

    pub(super) fn read(address: u32) -> u64 {
        let i = slot_index(address);
        if SLOTS_ADDR[i].load(Ordering::Relaxed) == address as u64 {
            SLOTS_VALUE[i].load(Ordering::Relaxed)
        } else {
            0
        }
    }
}

use crate::arch::x86_64::gdt::SegmentSelector;

/// Build the STAR MSR value, following the AMD64 SYSRET convention: bits 47:32
/// hold `kernel_code`, bits 63:48 hold `user_data - 8` (SYSRET derives
/// USER_CODE at `user_data + 8` and USER_DATA at `user_data + 0`), and the
/// lower 32 bits are reserved.
pub const fn star_from_selectors(kernel_code: SegmentSelector, user_data: SegmentSelector) -> u64 {
    ((user_data.bits() as u64 - 8) << 48) | ((kernel_code.bits() as u64) << 32)
}

/// Program the SYSCALL fast-path MSRs.
///
/// The `&W: CpuInitWitness` parameter authorises mutation of the current CPU's
/// MSRs. Inv. 2: `lstar` must reference a properly-aligned kernel-mode
/// trampoline that swaps GS on SYSCALL entry and saves the user context, and
/// the `STAR` selectors must match the active GDT layout.
pub fn install_syscall_msrs<W: crate::sync::CpuInitWitness>(
    _witness: &W,
    star: u64,
    lstar: u64,
    sfmask: u64,
) {
    let efer = read_msr(Msr::EFER);
    if (efer & EFER_SCE) == 0 {
        write_msr(Msr::EFER, efer | EFER_SCE);
    }
    write_msr(Msr::STAR, star);
    write_msr(Msr::LSTAR, lstar);
    write_msr(Msr::SFMASK, sfmask);
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn star_layout_matches_amd64_convention() {
        let star = star_from_selectors(SegmentSelector::KERNEL_CODE, SegmentSelector::USER_DATA);
        // KERNEL_CODE = 0x08
        assert_eq!((star >> 32) & 0xFFFF, 0x08);
        // USER_DATA - 8 = 0x13
        assert_eq!((star >> 48) & 0xFFFF, 0x13);
        assert_eq!(star & 0xFFFF_FFFF, 0);
    }
}
