TimeQuest Timing Analyzer report for SerialtoSPI
Sun Apr 10 20:29:50 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'SERIAL_IN:inst2|LOAD'
 14. Slow 1200mV 85C Model Setup: 'SERIAL_OUT:inst4|READ'
 15. Slow 1200mV 85C Model Hold: 'SERIAL_IN:inst2|LOAD'
 16. Slow 1200mV 85C Model Hold: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'SERIAL_OUT:inst4|READ'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLK'
 26. Slow 1200mV 0C Model Setup: 'SERIAL_IN:inst2|LOAD'
 27. Slow 1200mV 0C Model Setup: 'SERIAL_OUT:inst4|READ'
 28. Slow 1200mV 0C Model Hold: 'SERIAL_IN:inst2|LOAD'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Hold: 'SERIAL_OUT:inst4|READ'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLK'
 38. Fast 1200mV 0C Model Setup: 'SERIAL_IN:inst2|LOAD'
 39. Fast 1200mV 0C Model Setup: 'SERIAL_OUT:inst4|READ'
 40. Fast 1200mV 0C Model Hold: 'SERIAL_IN:inst2|LOAD'
 41. Fast 1200mV 0C Model Hold: 'SERIAL_OUT:inst4|READ'
 42. Fast 1200mV 0C Model Hold: 'CLK'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; SerialtoSPI                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; CLK                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                   ;
; SERIAL_IN:inst2|LOAD  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SERIAL_IN:inst2|LOAD }  ;
; SERIAL_OUT:inst4|READ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SERIAL_OUT:inst4|READ } ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note                                                          ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; 430.85 MHz ; 250.0 MHz       ; CLK                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 481.46 MHz ; 315.06 MHz      ; SERIAL_IN:inst2|LOAD ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary            ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLK                   ; -4.280 ; -32.323       ;
; SERIAL_IN:inst2|LOAD  ; -1.077 ; -9.973        ;
; SERIAL_OUT:inst4|READ ; -0.007 ; -0.007        ;
+-----------------------+--------+---------------+


+-----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary            ;
+-----------------------+-------+---------------+
; Clock                 ; Slack ; End Point TNS ;
+-----------------------+-------+---------------+
; SERIAL_IN:inst2|LOAD  ; 0.195 ; 0.000         ;
; CLK                   ; 0.357 ; 0.000         ;
; SERIAL_OUT:inst4|READ ; 0.391 ; 0.000         ;
+-----------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------------------+--------+------------------+
; Clock                 ; Slack  ; End Point TNS    ;
+-----------------------+--------+------------------+
; CLK                   ; -3.000 ; -31.000          ;
; SERIAL_IN:inst2|LOAD  ; -2.174 ; -15.522          ;
; SERIAL_OUT:inst4|READ ; -2.174 ; -2.174           ;
+-----------------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                   ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+
; -4.280 ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; SERIAL_OUT:inst4|RX_D     ; SERIAL_OUT:inst4|READ ; CLK         ; 1.000        ; -0.651     ; 4.614      ;
; -1.369 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.701      ;
; -1.369 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.701      ;
; -1.369 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.701      ;
; -1.369 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.701      ;
; -1.369 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[4]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.701      ;
; -1.321 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.254      ;
; -1.321 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.254      ;
; -1.321 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.254      ;
; -1.321 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.254      ;
; -1.321 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.254      ;
; -1.289 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.221      ;
; -1.289 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.221      ;
; -1.289 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.221      ;
; -1.289 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.221      ;
; -1.289 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.221      ;
; -1.283 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.216      ;
; -1.283 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.215      ;
; -1.283 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.215      ;
; -1.283 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.215      ;
; -1.283 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.215      ;
; -1.283 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.215      ;
; -1.226 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.159      ;
; -1.181 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.114      ;
; -1.180 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.113      ;
; -1.178 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[1] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.510      ;
; -1.170 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.102      ;
; -1.170 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.102      ;
; -1.170 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.102      ;
; -1.170 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.102      ;
; -1.170 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.102      ;
; -1.169 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.102      ;
; -1.166 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.098      ;
; -1.166 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.098      ;
; -1.166 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.098      ;
; -1.166 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.098      ;
; -1.166 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.098      ;
; -1.141 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.074      ;
; -1.140 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|count[1] ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.072      ;
; -1.140 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.073      ;
; -1.112 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.045      ;
; -1.098 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.030      ;
; -1.098 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.030      ;
; -1.098 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.030      ;
; -1.098 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.030      ;
; -1.098 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 2.030      ;
; -1.069 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.002      ;
; -1.069 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.002      ;
; -1.069 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.002      ;
; -1.068 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 2.001      ;
; -1.053 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.986      ;
; -1.048 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.981      ;
; -1.044 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.977      ;
; -1.029 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.962      ;
; -1.029 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.962      ;
; -1.022 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.955      ;
; -1.009 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.942      ;
; -0.971 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[6] ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.904      ;
; -0.957 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.890      ;
; -0.957 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.890      ;
; -0.944 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.877      ;
; -0.921 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.058     ; 1.858      ;
; -0.921 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.854      ;
; -0.915 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.847      ;
; -0.915 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.847      ;
; -0.915 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.847      ;
; -0.915 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.847      ;
; -0.915 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.847      ;
; -0.913 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.846      ;
; -0.912 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.845      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|READ     ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[6] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[4] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[5] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[3] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[0] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.912 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[2] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.653     ; 1.244      ;
; -0.903 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|RX_D     ; CLK                   ; CLK         ; 1.000        ; 0.288      ; 2.186      ;
; -0.894 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.826      ;
; -0.882 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.815      ;
; -0.881 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.058     ; 1.818      ;
; -0.878 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.811      ;
; -0.876 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[1] ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.809      ;
; -0.875 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.808      ;
; -0.860 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|RX_D     ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.302     ; 1.543      ;
; -0.855 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.788      ;
; -0.855 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[4] ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.788      ;
; -0.854 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[3]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.787      ;
; -0.852 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[2]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.785      ;
; -0.849 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[5] ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.782      ;
; -0.845 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|RX_D     ; CLK                   ; CLK         ; 1.000        ; 0.288      ; 2.128      ;
; -0.821 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.754      ;
; -0.815 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.748      ;
; -0.814 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[3]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.747      ;
; -0.812 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[2]   ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.745      ;
; -0.809 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.058     ; 1.746      ;
; -0.801 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.734      ;
; -0.801 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.734      ;
; -0.789 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.062     ; 1.722      ;
; -0.788 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.063     ; 1.720      ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SERIAL_IN:inst2|LOAD'                                                                                                                                                                                     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.077 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 2.362      ;
; -1.077 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 2.362      ;
; -1.075 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.262      ; 2.365      ;
; -1.001 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.059     ; 1.937      ;
; -0.905 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 2.190      ;
; -0.905 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 2.190      ;
; -0.903 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.262      ; 2.193      ;
; -0.901 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 2.186      ;
; -0.901 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 2.186      ;
; -0.899 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.262      ; 2.189      ;
; -0.829 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.059     ; 1.765      ;
; -0.825 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.059     ; 1.761      ;
; -0.821 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.753      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.791 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.723      ;
; -0.740 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.672      ;
; -0.738 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.670      ;
; -0.705 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.637      ;
; -0.705 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.637      ;
; -0.702 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.634      ;
; -0.699 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.631      ;
; -0.699 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.631      ;
; -0.638 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.570      ;
; -0.624 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.556      ;
; -0.622 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.554      ;
; -0.622 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.554      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.619 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.551      ;
; -0.615 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.547      ;
; -0.615 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.547      ;
; -0.615 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.547      ;
; -0.615 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.547      ;
; -0.615 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.547      ;
; -0.615 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.547      ;
; -0.589 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.521      ;
; -0.589 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.521      ;
; -0.586 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.518      ;
; -0.586 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.518      ;
; -0.583 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.515      ;
; -0.583 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.515      ;
; -0.583 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.515      ;
; -0.508 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.440      ;
; -0.506 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.438      ;
; -0.506 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.438      ;
; -0.470 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.402      ;
; -0.470 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.402      ;
; -0.467 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.399      ;
; -0.176 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.108      ;
; -0.174 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.106      ;
; -0.161 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 1.446      ;
; -0.150 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 1.435      ;
; -0.078 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.010      ;
; -0.074 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.006      ;
; -0.074 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 1.006      ;
; -0.053 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 0.985      ;
; -0.053 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 0.985      ;
; 0.061  ; SERIAL_IN:inst2|data[5]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.760      ; 1.717      ;
; 0.064  ; SERIAL_IN:inst2|data[3]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.761      ; 1.715      ;
; 0.088  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 0.844      ;
; 0.098  ; SERIAL_IN:inst2|data[7]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.760      ; 1.680      ;
; 0.119  ; SERIAL_IN:inst2|data[1]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.760      ; 1.659      ;
; 0.256  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 1.029      ;
; 0.260  ; SERIAL_IN:inst2|data[6]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.760      ; 1.518      ;
; 0.260  ; SERIAL_IN:inst2|data[8]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.761      ; 1.519      ;
; 0.273  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.063     ; 0.659      ;
; 0.279  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 1.006      ;
; 0.283  ; SERIAL_IN:inst2|data[4]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.760      ; 1.495      ;
; 0.287  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.257      ; 0.998      ;
; 0.322  ; SERIAL_IN:inst2|data[2]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.761      ; 1.457      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SERIAL_OUT:inst4|READ'                                                                                                                                                                      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                               ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.007 ; SERIAL_OUT:inst4|ADDR[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.791      ; 1.816      ;
; 0.015  ; SERIAL_OUT:inst4|ADDR[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.791      ; 1.794      ;
; 0.017  ; SERIAL_OUT:inst4|ADDR[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.791      ; 1.792      ;
; 0.057  ; SERIAL_OUT:inst4|ADDR[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.791      ; 1.752      ;
; 0.103  ; SERIAL_OUT:inst4|ADDR[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.791      ; 1.706      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SERIAL_IN:inst2|LOAD'                                                                                                                                                                                     ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.195 ; SERIAL_IN:inst2|data[4]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.383      ;
; 0.197 ; SERIAL_IN:inst2|data[2]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.385      ;
; 0.229 ; SERIAL_IN:inst2|data[6]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.417      ;
; 0.246 ; SERIAL_IN:inst2|data[8]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.434      ;
; 0.338 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 0.907      ;
; 0.348 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 0.917      ;
; 0.357 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.577      ;
; 0.369 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 0.938      ;
; 0.384 ; SERIAL_IN:inst2|data[1]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.572      ;
; 0.403 ; SERIAL_IN:inst2|data[7]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.591      ;
; 0.426 ; SERIAL_IN:inst2|data[3]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.614      ;
; 0.440 ; SERIAL_IN:inst2|data[5]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.971      ; 1.628      ;
; 0.521 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.741      ;
; 0.532 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.752      ;
; 0.572 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.793      ;
; 0.578 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.798      ;
; 0.582 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.802      ;
; 0.584 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.804      ;
; 0.707 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.927      ;
; 0.759 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.979      ;
; 0.763 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 0.983      ;
; 0.768 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.337      ;
; 0.778 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.347      ;
; 0.846 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.066      ;
; 0.846 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.066      ;
; 0.852 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.072      ;
; 0.858 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.082      ;
; 0.956 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.176      ;
; 0.956 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.176      ;
; 0.958 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.178      ;
; 0.958 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.178      ;
; 0.962 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.531      ;
; 0.970 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.192      ;
; 0.974 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.194      ;
; 0.974 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.194      ;
; 0.982 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.551      ;
; 0.994 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.214      ;
; 0.996 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.216      ;
; 1.068 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.288      ;
; 1.070 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.290      ;
; 1.082 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.302      ;
; 1.084 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.304      ;
; 1.084 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.304      ;
; 1.086 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.306      ;
; 1.093 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.662      ;
; 1.304 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.524      ;
; 1.304 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.524      ;
; 1.304 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.524      ;
; 1.304 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.524      ;
; 1.304 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.524      ;
; 1.304 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.524      ;
; 1.332 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.552      ;
; 1.332 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.552      ;
; 1.332 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.552      ;
; 1.332 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.552      ;
; 1.360 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.386      ; 1.933      ;
; 1.360 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.929      ;
; 1.364 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.386      ; 1.937      ;
; 1.364 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 1.933      ;
; 1.384 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.067      ; 1.608      ;
; 1.412 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.067      ; 1.636      ;
; 1.435 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.655      ;
; 1.435 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.655      ;
; 1.435 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.655      ;
; 1.435 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.655      ;
; 1.435 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.063      ; 1.655      ;
; 1.509 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.386      ; 2.082      ;
; 1.509 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.382      ; 2.078      ;
; 1.515 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.067      ; 1.739      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                   ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; SERIAL_IN:inst2|data[1]   ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SERIAL_IN:inst2|data[4]   ; SERIAL_IN:inst2|data[4]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SERIAL_IN:inst2|data[5]   ; SERIAL_IN:inst2|data[5]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SERIAL_IN:inst2|data[6]   ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SERIAL_IN:inst2|data[7]   ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; SERIAL_IN:inst2|data[2]   ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SERIAL_IN:inst2|data[3]   ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SERIAL_IN:inst2|data[8]   ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.580      ;
; 0.377 ; SERIAL_OUT:inst4|count[6] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.597      ;
; 0.430 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.649      ;
; 0.520 ; SERIAL_OUT:inst4|ADDR[4]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.740      ;
; 0.559 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.779      ;
; 0.560 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.780      ;
; 0.569 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[1]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.791      ;
; 0.581 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.801      ;
; 0.588 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[0]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.808      ;
; 0.591 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.811      ;
; 0.603 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.823      ;
; 0.603 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.822      ;
; 0.622 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.841      ;
; 0.655 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.240      ;
; 0.672 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.891      ;
; 0.732 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.317      ;
; 0.740 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.960      ;
; 0.743 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.963      ;
; 0.785 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.005      ;
; 0.798 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.018      ;
; 0.821 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[4]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.041      ;
; 0.821 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.041      ;
; 0.822 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.041      ;
; 0.823 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[5]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.043      ;
; 0.830 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.050      ;
; 0.834 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.054      ;
; 0.844 ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.064      ;
; 0.845 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.065      ;
; 0.847 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.067      ;
; 0.849 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.069      ;
; 0.854 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.074      ;
; 0.857 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[1]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.080      ;
; 0.870 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.090      ;
; 0.873 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.093      ;
; 0.888 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.107      ;
; 0.890 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.109      ;
; 0.894 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|SLOW_CLK  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.113      ;
; 0.909 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.128      ;
; 0.930 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.150      ;
; 0.931 ; SERIAL_OUT:inst4|count[6] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.151      ;
; 0.940 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.159      ;
; 0.955 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.175      ;
; 0.957 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.177      ;
; 0.961 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.180      ;
; 0.964 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.184      ;
; 0.966 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.186      ;
; 0.970 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.192      ;
; 0.980 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.200      ;
; 0.982 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.202      ;
; 0.984 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.203      ;
; 0.989 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.208      ;
; 0.989 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.208      ;
; 0.992 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|LOAD      ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.215      ;
; 0.996 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.216      ;
; 1.005 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.225      ;
; 1.013 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.598      ;
; 1.023 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.608      ;
; 1.031 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.250      ;
; 1.036 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.255      ;
; 1.039 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.258      ;
; 1.044 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.264      ;
; 1.053 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.272      ;
; 1.055 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.274      ;
; 1.056 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.275      ;
; 1.063 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.283      ;
; 1.064 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.284      ;
; 1.082 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.302      ;
; 1.084 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.304      ;
; 1.084 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.304      ;
; 1.091 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.310      ;
; 1.103 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.322      ;
; 1.104 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.323      ;
; 1.106 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.325      ;
; 1.108 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.328      ;
; 1.119 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.338      ;
; 1.138 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.357      ;
; 1.161 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.380      ;
; 1.162 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.382      ;
; 1.164 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.383      ;
; 1.168 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.387      ;
; 1.174 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.393      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SERIAL_OUT:inst4|READ'                                                                                                                                                                      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                               ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.391 ; SERIAL_OUT:inst4|ADDR[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 1.002      ; 1.610      ;
; 0.408 ; SERIAL_OUT:inst4|ADDR[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 1.002      ; 1.627      ;
; 0.443 ; SERIAL_OUT:inst4|ADDR[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 1.002      ; 1.662      ;
; 0.467 ; SERIAL_OUT:inst4|ADDR[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 1.002      ; 1.686      ;
; 0.487 ; SERIAL_OUT:inst4|ADDR[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 1.002      ; 1.706      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note                                                          ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; 475.29 MHz ; 250.0 MHz       ; CLK                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 535.62 MHz ; 315.06 MHz      ; SERIAL_IN:inst2|LOAD ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLK                   ; -3.735 ; -26.192       ;
; SERIAL_IN:inst2|LOAD  ; -0.867 ; -7.699        ;
; SERIAL_OUT:inst4|READ ; 0.049  ; 0.000         ;
+-----------------------+--------+---------------+


+-----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary             ;
+-----------------------+-------+---------------+
; Clock                 ; Slack ; End Point TNS ;
+-----------------------+-------+---------------+
; SERIAL_IN:inst2|LOAD  ; 0.214 ; 0.000         ;
; CLK                   ; 0.311 ; 0.000         ;
; SERIAL_OUT:inst4|READ ; 0.387 ; 0.000         ;
+-----------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------------+--------+-----------------+
; Clock                 ; Slack  ; End Point TNS   ;
+-----------------------+--------+-----------------+
; CLK                   ; -3.000 ; -31.000         ;
; SERIAL_IN:inst2|LOAD  ; -2.174 ; -15.522         ;
; SERIAL_OUT:inst4|READ ; -2.174 ; -2.174          ;
+-----------------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                   ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+
; -3.735 ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; SERIAL_OUT:inst4|RX_D     ; SERIAL_OUT:inst4|READ ; CLK         ; 1.000        ; -0.569     ; 4.151      ;
; -1.133 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.538      ;
; -1.133 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.538      ;
; -1.133 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.538      ;
; -1.133 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.538      ;
; -1.133 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[4]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.538      ;
; -1.104 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.044      ;
; -1.104 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.044      ;
; -1.104 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.044      ;
; -1.104 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.044      ;
; -1.104 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.044      ;
; -1.063 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.003      ;
; -1.063 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.003      ;
; -1.063 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.003      ;
; -1.063 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.003      ;
; -1.063 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 2.003      ;
; -1.057 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.997      ;
; -1.057 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.997      ;
; -1.057 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.997      ;
; -1.057 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.997      ;
; -1.057 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.997      ;
; -1.024 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.964      ;
; -0.972 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.912      ;
; -0.971 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.911      ;
; -0.970 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.910      ;
; -0.970 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.910      ;
; -0.970 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.910      ;
; -0.970 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.910      ;
; -0.970 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.910      ;
; -0.970 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.910      ;
; -0.962 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.902      ;
; -0.962 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.902      ;
; -0.962 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.902      ;
; -0.962 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.902      ;
; -0.962 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.902      ;
; -0.957 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[1] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.581     ; 1.361      ;
; -0.934 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.874      ;
; -0.933 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.873      ;
; -0.932 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|count[1] ; CLK                   ; CLK         ; 1.000        ; -0.056     ; 1.871      ;
; -0.923 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.863      ;
; -0.886 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.826      ;
; -0.886 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.826      ;
; -0.886 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.826      ;
; -0.886 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.826      ;
; -0.886 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.826      ;
; -0.876 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.816      ;
; -0.875 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.815      ;
; -0.873 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.813      ;
; -0.871 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.811      ;
; -0.871 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.811      ;
; -0.851 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.791      ;
; -0.844 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.784      ;
; -0.836 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.776      ;
; -0.834 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.774      ;
; -0.816 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.756      ;
; -0.812 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.752      ;
; -0.797 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.737      ;
; -0.778 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.718      ;
; -0.776 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.716      ;
; -0.749 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.689      ;
; -0.747 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.051     ; 1.691      ;
; -0.738 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[6] ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.678      ;
; -0.736 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.676      ;
; -0.734 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.674      ;
; -0.733 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.673      ;
; -0.720 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.660      ;
; -0.720 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.660      ;
; -0.720 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.660      ;
; -0.720 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.660      ;
; -0.720 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.660      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|READ     ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[6] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[4] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[5] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[3] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[0] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.719 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[2] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.580     ; 1.124      ;
; -0.718 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|RX_D     ; CLK                   ; CLK         ; 1.000        ; 0.260      ; 1.973      ;
; -0.710 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.051     ; 1.654      ;
; -0.701 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.641      ;
; -0.697 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[1] ; CLK                   ; CLK         ; 1.000        ; -0.056     ; 1.636      ;
; -0.687 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.627      ;
; -0.685 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.625      ;
; -0.669 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.609      ;
; -0.669 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.609      ;
; -0.667 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.607      ;
; -0.666 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[2]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.606      ;
; -0.663 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|RX_D     ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.265     ; 1.383      ;
; -0.652 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.051     ; 1.596      ;
; -0.648 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[3]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.588      ;
; -0.643 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|RX_D     ; CLK                   ; CLK         ; 1.000        ; 0.260      ; 1.898      ;
; -0.638 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[4] ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.578      ;
; -0.636 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.576      ;
; -0.634 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.574      ;
; -0.632 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.572      ;
; -0.629 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[2]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.569      ;
; -0.620 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[5] ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.560      ;
; -0.611 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.551      ;
; -0.607 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.547      ;
; -0.595 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.055     ; 1.535      ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SERIAL_IN:inst2|LOAD'                                                                                                                                                                                      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -0.867 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 2.111      ;
; -0.867 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 2.111      ;
; -0.865 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.228      ; 2.113      ;
; -0.780 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.052     ; 1.723      ;
; -0.731 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 1.975      ;
; -0.731 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 1.975      ;
; -0.729 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.228      ; 1.977      ;
; -0.720 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 1.964      ;
; -0.720 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 1.964      ;
; -0.718 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.228      ; 1.966      ;
; -0.639 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.052     ; 1.582      ;
; -0.633 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.052     ; 1.576      ;
; -0.611 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.550      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.610 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.549      ;
; -0.545 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.484      ;
; -0.541 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.480      ;
; -0.512 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.451      ;
; -0.511 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.450      ;
; -0.511 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.450      ;
; -0.507 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.446      ;
; -0.493 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.432      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.463 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.402      ;
; -0.455 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.394      ;
; -0.451 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.390      ;
; -0.451 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.390      ;
; -0.451 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.390      ;
; -0.451 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.390      ;
; -0.451 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.390      ;
; -0.451 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.390      ;
; -0.445 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.384      ;
; -0.441 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.380      ;
; -0.441 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.380      ;
; -0.412 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.351      ;
; -0.411 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.350      ;
; -0.411 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.350      ;
; -0.411 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.350      ;
; -0.407 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.346      ;
; -0.394 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.333      ;
; -0.393 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.332      ;
; -0.345 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.284      ;
; -0.341 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.280      ;
; -0.341 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.280      ;
; -0.311 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.250      ;
; -0.311 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.250      ;
; -0.307 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 1.246      ;
; -0.056 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 1.300      ;
; -0.052 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 1.296      ;
; -0.049 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.988      ;
; -0.042 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.981      ;
; 0.043  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.896      ;
; 0.047  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.892      ;
; 0.047  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.892      ;
; 0.056  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.883      ;
; 0.057  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.882      ;
; 0.116  ; SERIAL_IN:inst2|data[5]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.670      ; 1.564      ;
; 0.120  ; SERIAL_IN:inst2|data[3]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.671      ; 1.561      ;
; 0.140  ; SERIAL_IN:inst2|data[7]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.670      ; 1.540      ;
; 0.158  ; SERIAL_IN:inst2|data[1]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.670      ; 1.522      ;
; 0.186  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.753      ;
; 0.296  ; SERIAL_IN:inst2|data[8]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.671      ; 1.385      ;
; 0.298  ; SERIAL_IN:inst2|data[6]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.670      ; 1.382      ;
; 0.309  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 0.935      ;
; 0.319  ; SERIAL_IN:inst2|data[4]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.670      ; 1.361      ;
; 0.331  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 0.913      ;
; 0.346  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.224      ; 0.898      ;
; 0.355  ; SERIAL_IN:inst2|data[2]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.671      ; 1.326      ;
; 0.356  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.056     ; 0.583      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SERIAL_OUT:inst4|READ'                                                                                                                                                                      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                               ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.049 ; SERIAL_OUT:inst4|ADDR[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.695      ; 1.656      ;
; 0.089 ; SERIAL_OUT:inst4|ADDR[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.695      ; 1.616      ;
; 0.092 ; SERIAL_OUT:inst4|ADDR[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.695      ; 1.613      ;
; 0.127 ; SERIAL_OUT:inst4|ADDR[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.695      ; 1.578      ;
; 0.165 ; SERIAL_OUT:inst4|ADDR[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.695      ; 1.540      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SERIAL_IN:inst2|LOAD'                                                                                                                                                                                      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.214 ; SERIAL_IN:inst2|data[2]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.278      ;
; 0.217 ; SERIAL_IN:inst2|data[4]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.281      ;
; 0.248 ; SERIAL_IN:inst2|data[6]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.312      ;
; 0.258 ; SERIAL_IN:inst2|data[8]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.322      ;
; 0.311 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.511      ;
; 0.332 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 0.842      ;
; 0.343 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 0.853      ;
; 0.364 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 0.874      ;
; 0.390 ; SERIAL_IN:inst2|data[1]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.454      ;
; 0.408 ; SERIAL_IN:inst2|data[7]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.472      ;
; 0.430 ; SERIAL_IN:inst2|data[3]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.494      ;
; 0.438 ; SERIAL_IN:inst2|data[5]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.865      ; 1.502      ;
; 0.468 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.668      ;
; 0.487 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.687      ;
; 0.514 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.714      ;
; 0.516 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.716      ;
; 0.519 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.719      ;
; 0.526 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.726      ;
; 0.526 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.726      ;
; 0.640 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.840      ;
; 0.694 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.894      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.901      ;
; 0.723 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.233      ;
; 0.735 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.245      ;
; 0.759 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.959      ;
; 0.761 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.961      ;
; 0.764 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.964      ;
; 0.765 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.965      ;
; 0.768 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.968      ;
; 0.772 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.972      ;
; 0.772 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 0.972      ;
; 0.848 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.048      ;
; 0.848 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.048      ;
; 0.855 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.055      ;
; 0.855 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.055      ;
; 0.857 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.057      ;
; 0.861 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.061      ;
; 0.861 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.061      ;
; 0.864 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.064      ;
; 0.868 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.068      ;
; 0.868 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.068      ;
; 0.889 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.089      ;
; 0.891 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.401      ;
; 0.891 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.401      ;
; 0.896 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.096      ;
; 0.944 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.144      ;
; 0.951 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.151      ;
; 0.953 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.153      ;
; 0.957 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.157      ;
; 0.960 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.160      ;
; 0.964 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.164      ;
; 1.003 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.513      ;
; 1.179 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.379      ;
; 1.179 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.379      ;
; 1.179 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.379      ;
; 1.179 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.379      ;
; 1.179 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.379      ;
; 1.179 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.379      ;
; 1.208 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.408      ;
; 1.208 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.408      ;
; 1.208 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.408      ;
; 1.208 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.408      ;
; 1.228 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.345      ; 1.742      ;
; 1.229 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.739      ;
; 1.239 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.345      ; 1.753      ;
; 1.240 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.750      ;
; 1.282 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.059      ; 1.485      ;
; 1.289 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.059      ; 1.492      ;
; 1.291 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.491      ;
; 1.291 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.491      ;
; 1.291 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.491      ;
; 1.291 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.491      ;
; 1.291 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.056      ; 1.491      ;
; 1.363 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.345      ; 1.877      ;
; 1.364 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.341      ; 1.874      ;
; 1.394 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.059      ; 1.597      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                    ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; SERIAL_IN:inst2|data[1]   ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SERIAL_IN:inst2|data[4]   ; SERIAL_IN:inst2|data[4]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SERIAL_IN:inst2|data[5]   ; SERIAL_IN:inst2|data[5]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SERIAL_IN:inst2|data[6]   ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SERIAL_IN:inst2|data[7]   ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; SERIAL_IN:inst2|data[2]   ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SERIAL_IN:inst2|data[3]   ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SERIAL_IN:inst2|data[8]   ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; SERIAL_OUT:inst4|count[6] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.535      ;
; 0.382 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.581      ;
; 0.468 ; SERIAL_OUT:inst4|ADDR[4]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.667      ;
; 0.503 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.703      ;
; 0.512 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[1]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.713      ;
; 0.522 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.721      ;
; 0.528 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[0]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.727      ;
; 0.531 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.730      ;
; 0.539 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.738      ;
; 0.541 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.740      ;
; 0.556 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.755      ;
; 0.596 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.384      ; 1.124      ;
; 0.601 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.800      ;
; 0.667 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.384      ; 1.195      ;
; 0.670 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.869      ;
; 0.677 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.877      ;
; 0.716 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.916      ;
; 0.730 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.930      ;
; 0.734 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.933      ;
; 0.739 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.938      ;
; 0.746 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[4]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.946      ;
; 0.748 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[5]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.948      ;
; 0.749 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.948      ;
; 0.752 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.951      ;
; 0.755 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.759 ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[1]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.961      ;
; 0.768 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.968      ;
; 0.771 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.970      ;
; 0.778 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.977      ;
; 0.784 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.983      ;
; 0.787 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.986      ;
; 0.791 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.990      ;
; 0.804 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|SLOW_CLK  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.003      ;
; 0.810 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.009      ;
; 0.833 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; SERIAL_OUT:inst4|count[6] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.033      ;
; 0.838 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.037      ;
; 0.848 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.047      ;
; 0.853 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.057      ;
; 0.864 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.064      ;
; 0.867 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.066      ;
; 0.867 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.066      ;
; 0.874 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.073      ;
; 0.896 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.095      ;
; 0.903 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.102      ;
; 0.903 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.103      ;
; 0.907 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.106      ;
; 0.908 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.108      ;
; 0.909 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|LOAD      ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.112      ;
; 0.914 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.384      ; 1.442      ;
; 0.923 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.452      ;
; 0.930 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.129      ;
; 0.933 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.132      ;
; 0.936 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.135      ;
; 0.941 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.140      ;
; 0.945 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.144      ;
; 0.948 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.147      ;
; 0.949 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.149      ;
; 0.956 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.155      ;
; 0.963 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.162      ;
; 0.968 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.168      ;
; 0.968 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.168      ;
; 0.977 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.177      ;
; 0.990 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.189      ;
; 0.992 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.191      ;
; 0.993 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.192      ;
; 0.997 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.196      ;
; 0.999 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.199      ;
; 1.013 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.212      ;
; 1.015 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.214      ;
; 1.038 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.237      ;
; 1.038 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.237      ;
; 1.045 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.244      ;
; 1.052 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.251      ;
; 1.065 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.264      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SERIAL_OUT:inst4|READ'                                                                                                                                                                       ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                               ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.387 ; SERIAL_OUT:inst4|ADDR[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.884      ; 1.470      ;
; 0.417 ; SERIAL_OUT:inst4|ADDR[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.884      ; 1.500      ;
; 0.463 ; SERIAL_OUT:inst4|ADDR[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.884      ; 1.546      ;
; 0.465 ; SERIAL_OUT:inst4|ADDR[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.884      ; 1.548      ;
; 0.488 ; SERIAL_OUT:inst4|ADDR[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.884      ; 1.571      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; CLK                   ; -1.824 ; -6.175        ;
; SERIAL_IN:inst2|LOAD  ; -0.185 ; -0.733        ;
; SERIAL_OUT:inst4|READ ; 0.371  ; 0.000         ;
+-----------------------+--------+---------------+


+-----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary             ;
+-----------------------+-------+---------------+
; Clock                 ; Slack ; End Point TNS ;
+-----------------------+-------+---------------+
; SERIAL_IN:inst2|LOAD  ; 0.034 ; 0.000         ;
; SERIAL_OUT:inst4|READ ; 0.124 ; 0.000         ;
; CLK                   ; 0.186 ; 0.000         ;
+-----------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------------+--------+-----------------+
; Clock                 ; Slack  ; End Point TNS   ;
+-----------------------+--------+-----------------+
; CLK                   ; -3.000 ; -32.561         ;
; SERIAL_IN:inst2|LOAD  ; -1.000 ; -12.000         ;
; SERIAL_OUT:inst4|READ ; -1.000 ; -1.000          ;
+-----------------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                   ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.824 ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; SERIAL_OUT:inst4|RX_D     ; SERIAL_OUT:inst4|READ ; CLK         ; 1.000        ; -0.432     ; 2.369      ;
; -0.352 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.924      ;
; -0.352 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.924      ;
; -0.352 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.924      ;
; -0.352 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.924      ;
; -0.352 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|ADDR[4]  ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.924      ;
; -0.296 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.247      ;
; -0.275 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[1] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.847      ;
; -0.272 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.222      ;
; -0.265 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.216      ;
; -0.260 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.210      ;
; -0.260 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.210      ;
; -0.260 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.210      ;
; -0.260 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.210      ;
; -0.260 ; SERIAL_OUT:inst4|count[4]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.210      ;
; -0.254 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.204      ;
; -0.254 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.204      ;
; -0.254 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.204      ;
; -0.254 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.204      ;
; -0.254 ; SERIAL_OUT:inst4|count[6]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.204      ;
; -0.234 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.185      ;
; -0.203 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.154      ;
; -0.191 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.142      ;
; -0.191 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.142      ;
; -0.184 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|count[1] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.134      ;
; -0.184 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.134      ;
; -0.184 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.134      ;
; -0.184 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.134      ;
; -0.184 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.134      ;
; -0.184 ; SERIAL_OUT:inst4|count[5]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.134      ;
; -0.183 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.133      ;
; -0.183 ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.133      ;
; -0.174 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.125      ;
; -0.174 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.125      ;
; -0.171 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.121      ;
; -0.153 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.103      ;
; -0.143 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.093      ;
; -0.142 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.092      ;
; -0.138 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.089      ;
; -0.138 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.089      ;
; -0.137 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.088      ;
; -0.129 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.079      ;
; -0.128 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.078      ;
; -0.113 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[6] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.063      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|READ     ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[6] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[4] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[5] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[3] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[0] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.113 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|count[2] ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.405     ; 0.685      ;
; -0.110 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.060      ;
; -0.106 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.057      ;
; -0.096 ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_OUT:inst4|RX_D     ; SERIAL_IN:inst2|LOAD  ; CLK         ; 1.000        ; -0.215     ; 0.858      ;
; -0.093 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.043      ;
; -0.092 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.042      ;
; -0.074 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.024      ;
; -0.068 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[4]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|ADDR[0]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 1.018      ;
; -0.066 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[4]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.017      ;
; -0.065 ; SERIAL_OUT:inst4|count[3]                                                                             ; SERIAL_OUT:inst4|RX_D     ; CLK                   ; CLK         ; 1.000        ; 0.153      ; 1.205      ;
; -0.064 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.032     ; 1.019      ;
; -0.058 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.009      ;
; -0.058 ; SERIAL_IN:inst2|SLOW_CLK                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.009      ;
; -0.050 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[6]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.001      ;
; -0.050 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|data[7]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 1.001      ;
; -0.049 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[5] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.999      ;
; -0.047 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.997      ;
; -0.045 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[4] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.995      ;
; -0.043 ; SERIAL_OUT:inst4|count[1]                                                                             ; SERIAL_OUT:inst4|count[1] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.993      ;
; -0.040 ; SERIAL_OUT:inst4|count[0]                                                                             ; SERIAL_OUT:inst4|RX_D     ; CLK                   ; CLK         ; 1.000        ; 0.153      ; 1.180      ;
; -0.035 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[5]   ; CLK                   ; CLK         ; 1.000        ; -0.036     ; 0.986      ;
; -0.034 ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.032     ; 0.989      ;
; -0.032 ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.982      ;
; -0.025 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.975      ;
; -0.022 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|data[2]   ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.972      ;
; -0.011 ; SERIAL_IN:inst2|count[1]                                                                              ; SERIAL_IN:inst2|count[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.961      ;
; -0.005 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|count[1]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.955      ;
; -0.004 ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|count[2]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.954      ;
; 0.005  ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[3]   ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.945      ;
; 0.008  ; SERIAL_IN:inst2|count[0]                                                                              ; SERIAL_IN:inst2|LOAD      ; CLK                   ; CLK         ; 1.000        ; -0.032     ; 0.947      ;
; 0.008  ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|data[2]   ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.942      ;
; 0.014  ; SERIAL_IN:inst2|count[3]                                                                              ; SERIAL_IN:inst2|SLOW_CLK  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.936      ;
; 0.014  ; SERIAL_IN:inst2|count[2]                                                                              ; SERIAL_IN:inst2|count[3]  ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.936      ;
; 0.015  ; SERIAL_OUT:inst4|count[2]                                                                             ; SERIAL_OUT:inst4|count[3] ; CLK                   ; CLK         ; 1.000        ; -0.037     ; 0.935      ;
+--------+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SERIAL_IN:inst2|LOAD'                                                                                                                                                                                      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -0.185 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 1.336      ;
; -0.185 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 1.336      ;
; -0.184 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.145      ; 1.338      ;
; -0.157 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.033     ; 1.111      ;
; -0.090 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 1.241      ;
; -0.090 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 1.241      ;
; -0.089 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.145      ; 1.243      ;
; -0.083 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 1.234      ;
; -0.083 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 1.234      ;
; -0.082 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.145      ; 1.236      ;
; -0.062 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.033     ; 1.016      ;
; -0.055 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.033     ; 1.009      ;
; -0.022 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.972      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.002  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.948      ;
; 0.023  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.927      ;
; 0.026  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.924      ;
; 0.042  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.908      ;
; 0.046  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.904      ;
; 0.046  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.904      ;
; 0.054  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.896      ;
; 0.056  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.894      ;
; 0.081  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.869      ;
; 0.091  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.859      ;
; 0.094  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.856      ;
; 0.094  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.856      ;
; 0.097  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.853      ;
; 0.097  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.853      ;
; 0.097  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.853      ;
; 0.097  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.853      ;
; 0.097  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.853      ;
; 0.097  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.853      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.104  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.846      ;
; 0.110  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.840      ;
; 0.110  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.840      ;
; 0.114  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.836      ;
; 0.114  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.836      ;
; 0.122  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.828      ;
; 0.124  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.826      ;
; 0.124  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.826      ;
; 0.159  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.791      ;
; 0.162  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.788      ;
; 0.162  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.788      ;
; 0.190  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.760      ;
; 0.192  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.758      ;
; 0.192  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.758      ;
; 0.283  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 0.868      ;
; 0.294  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 0.857      ;
; 0.339  ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.611      ;
; 0.341  ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.609      ;
; 0.394  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.556      ;
; 0.398  ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.552      ;
; 0.398  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.552      ;
; 0.407  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.543      ;
; 0.407  ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.543      ;
; 0.429  ; SERIAL_IN:inst2|data[5]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.456      ; 1.026      ;
; 0.432  ; SERIAL_IN:inst2|data[3]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.457      ; 1.024      ;
; 0.436  ; SERIAL_IN:inst2|data[7]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.456      ; 1.019      ;
; 0.446  ; SERIAL_IN:inst2|data[1]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.456      ; 1.009      ;
; 0.485  ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.465      ;
; 0.528  ; SERIAL_IN:inst2|data[8]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.457      ; 0.928      ;
; 0.535  ; SERIAL_IN:inst2|data[6]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.456      ; 0.920      ;
; 0.548  ; SERIAL_IN:inst2|data[4]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.456      ; 0.907      ;
; 0.548  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 0.603      ;
; 0.562  ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 0.589      ;
; 0.568  ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.142      ; 0.583      ;
; 0.576  ; SERIAL_IN:inst2|data[2]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 1.000        ; 0.457      ; 0.880      ;
; 0.591  ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 1.000        ; -0.037     ; 0.359      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SERIAL_OUT:inst4|READ'                                                                                                                                                                      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                               ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.371 ; SERIAL_OUT:inst4|ADDR[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.496      ; 1.124      ;
; 0.406 ; SERIAL_OUT:inst4|ADDR[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.496      ; 1.089      ;
; 0.412 ; SERIAL_OUT:inst4|ADDR[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.496      ; 1.083      ;
; 0.429 ; SERIAL_OUT:inst4|ADDR[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.496      ; 1.066      ;
; 0.461 ; SERIAL_OUT:inst4|ADDR[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 1.000        ; 0.496      ; 1.034      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SERIAL_IN:inst2|LOAD'                                                                                                                                                                                      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.034 ; SERIAL_IN:inst2|data[2]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.589      ; 0.757      ;
; 0.046 ; SERIAL_IN:inst2|data[4]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.588      ; 0.768      ;
; 0.059 ; SERIAL_IN:inst2|data[6]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.588      ; 0.781      ;
; 0.062 ; SERIAL_IN:inst2|data[8]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.589      ; 0.785      ;
; 0.134 ; SERIAL_IN:inst2|data[1]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.588      ; 0.856      ;
; 0.144 ; SERIAL_IN:inst2|data[3]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.589      ; 0.867      ;
; 0.145 ; SERIAL_IN:inst2|data[7]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.588      ; 0.867      ;
; 0.158 ; SERIAL_IN:inst2|data[5]         ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK                  ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.588      ; 0.880      ;
; 0.164 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.491      ;
; 0.169 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.496      ;
; 0.179 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.506      ;
; 0.186 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.307      ;
; 0.270 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.391      ;
; 0.275 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.396      ;
; 0.305 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.434      ;
; 0.374 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.495      ;
; 0.401 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.522      ;
; 0.403 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[0]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.524      ;
; 0.408 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.735      ;
; 0.410 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.737      ;
; 0.454 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.576      ;
; 0.459 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.580      ;
; 0.464 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.589      ;
; 0.517 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.845      ;
; 0.518 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; MEM_32_BYTE:inst3|load_count[4] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.642      ;
; 0.525 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.852      ;
; 0.530 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; MEM_32_BYTE:inst3|load_count[3] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.656      ;
; 0.583 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; MEM_32_BYTE:inst3|load_count[2] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.707      ;
; 0.594 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_we_reg       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 0.921      ;
; 0.596 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; MEM_32_BYTE:inst3|load_count[1] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; MEM_32_BYTE:inst3|load_count[0] ; MEM_32_BYTE:inst3|load_count[7]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.721      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[6]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.822      ;
; 0.708 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.829      ;
; 0.708 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.829      ;
; 0.708 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.829      ;
; 0.708 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.829      ;
; 0.740 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.041      ; 0.865      ;
; 0.747 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.041      ; 0.872      ;
; 0.759 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.225      ; 1.088      ;
; 0.760 ; MEM_32_BYTE:inst3|load_count[7] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 1.087      ;
; 0.766 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.225      ; 1.095      ;
; 0.767 ; MEM_32_BYTE:inst3|load_count[5] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 1.094      ;
; 0.777 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[5]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.898      ;
; 0.777 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[1]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.898      ;
; 0.777 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[2]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.898      ;
; 0.777 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[3]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.898      ;
; 0.777 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|load_count[4]                                                                       ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.037      ; 0.898      ;
; 0.816 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|FULL                                                                                ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.041      ; 0.941      ;
; 0.835 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_datain_reg0  ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.225      ; 1.164      ;
; 0.836 ; MEM_32_BYTE:inst3|load_count[6] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~porta_address_reg0 ; SERIAL_IN:inst2|LOAD ; SERIAL_IN:inst2|LOAD ; 0.000        ; 0.223      ; 1.163      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SERIAL_OUT:inst4|READ'                                                                                                                                                                       ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                               ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.124 ; SERIAL_OUT:inst4|ADDR[0] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.622      ; 0.880      ;
; 0.144 ; SERIAL_OUT:inst4|ADDR[4] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.622      ; 0.900      ;
; 0.160 ; SERIAL_OUT:inst4|ADDR[3] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.622      ; 0.916      ;
; 0.168 ; SERIAL_OUT:inst4|ADDR[1] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.622      ; 0.924      ;
; 0.197 ; SERIAL_OUT:inst4|ADDR[2] ; MEM_32_BYTE:inst3|altsyncram:mem_rtl_0|altsyncram_qsc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; SERIAL_OUT:inst4|READ ; 0.000        ; 0.622      ; 0.953      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                    ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; SERIAL_IN:inst2|data[1]   ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[2]   ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[3]   ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[4]   ; SERIAL_IN:inst2|data[4]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[5]   ; SERIAL_IN:inst2|data[5]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[6]   ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[7]   ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|data[8]   ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; SERIAL_OUT:inst4|count[6] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.226 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.347      ;
; 0.269 ; SERIAL_OUT:inst4|ADDR[4]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.390      ;
; 0.299 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.305 ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[0]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.435      ;
; 0.317 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[0] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.443      ;
; 0.329 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.450      ;
; 0.335 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.456      ;
; 0.344 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.663      ;
; 0.354 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.475      ;
; 0.385 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.704      ;
; 0.390 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.511      ;
; 0.393 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.514      ;
; 0.410 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.532      ;
; 0.417 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.539      ;
; 0.419 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[4]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.541      ;
; 0.420 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[5]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.542      ;
; 0.431 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.552      ;
; 0.434 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.555      ;
; 0.448 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.569      ;
; 0.451 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; SERIAL_OUT:inst4|count[5] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.454 ; SERIAL_OUT:inst4|ADDR[3]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; SERIAL_OUT:inst4|ADDR[2]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|SLOW_CLK  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.593      ;
; 0.489 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.610      ;
; 0.505 ; SERIAL_OUT:inst4|count[4] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; SERIAL_OUT:inst4|count[6] ; SERIAL_OUT:inst4|READ     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.512 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|count[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.639      ;
; 0.521 ; SERIAL_OUT:inst4|ADDR[1]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|LOAD      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.648      ;
; 0.523 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.851      ;
; 0.532 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|count[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; SERIAL_OUT:inst4|ADDR[0]  ; SERIAL_OUT:inst4|ADDR[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.656      ;
; 0.538 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|RX_D     ; CLK          ; CLK         ; 0.000        ; 0.235      ; 0.857      ;
; 0.538 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.659      ;
; 0.546 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.667      ;
; 0.551 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.673      ;
; 0.552 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.673      ;
; 0.553 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.675      ;
; 0.554 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.675      ;
; 0.558 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[6]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.680      ;
; 0.558 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[7]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.680      ;
; 0.560 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.681      ;
; 0.562 ; SERIAL_IN:inst2|SLOW_CLK  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.683      ;
; 0.575 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[1]   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.697      ;
; 0.576 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.697      ;
; 0.592 ; SERIAL_OUT:inst4|count[3] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.713      ;
; 0.596 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.717      ;
; 0.598 ; SERIAL_OUT:inst4|count[1] ; SERIAL_OUT:inst4|count[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; SERIAL_OUT:inst4|count[0] ; SERIAL_OUT:inst4|count[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.720      ;
; 0.601 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[2]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.722      ;
; 0.604 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|data[3]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.725      ;
; 0.606 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.727      ;
; 0.608 ; SERIAL_IN:inst2|count[1]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.729      ;
; 0.614 ; SERIAL_IN:inst2|count[3]  ; SERIAL_IN:inst2|count[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.735      ;
; 0.622 ; SERIAL_OUT:inst4|count[2] ; SERIAL_OUT:inst4|count[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.743      ;
; 0.625 ; SERIAL_IN:inst2|count[0]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.746      ;
; 0.637 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|count[0]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.758      ;
; 0.641 ; SERIAL_IN:inst2|count[2]  ; SERIAL_IN:inst2|data[8]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.762      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+------------------------+---------+-------+----------+---------+---------------------+
; Clock                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack       ; -4.280  ; 0.034 ; N/A      ; N/A     ; -3.000              ;
;  CLK                   ; -4.280  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  SERIAL_IN:inst2|LOAD  ; -1.077  ; 0.034 ; N/A      ; N/A     ; -2.174              ;
;  SERIAL_OUT:inst4|READ ; -0.007  ; 0.124 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS        ; -42.303 ; 0.0   ; 0.0      ; 0.0     ; -48.696             ;
;  CLK                   ; -32.323 ; 0.000 ; N/A      ; N/A     ; -32.561             ;
;  SERIAL_IN:inst2|LOAD  ; -9.973  ; 0.000 ; N/A      ; N/A     ; -15.522             ;
;  SERIAL_OUT:inst4|READ ; -0.007  ; 0.000 ; N/A      ; N/A     ; -2.174              ;
+------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CTS           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FULL          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLEAR         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READ          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RTS                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TX_D                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CTS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; RX_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FULL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; CLEAR         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; READ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CTS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; RX_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FULL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; CLEAR         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; READ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ADDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CTS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RX_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FULL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; CLEAR         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; READ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; CLK                   ; CLK                   ; 214      ; 0        ; 0        ; 0        ;
; SERIAL_IN:inst2|LOAD  ; CLK                   ; 19       ; 0        ; 0        ; 0        ;
; SERIAL_OUT:inst4|READ ; CLK                   ; 8        ; 0        ; 0        ; 0        ;
; CLK                   ; SERIAL_IN:inst2|LOAD  ; 8        ; 0        ; 0        ; 0        ;
; SERIAL_IN:inst2|LOAD  ; SERIAL_IN:inst2|LOAD  ; 80       ; 0        ; 0        ; 0        ;
; CLK                   ; SERIAL_OUT:inst4|READ ; 5        ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; CLK                   ; CLK                   ; 214      ; 0        ; 0        ; 0        ;
; SERIAL_IN:inst2|LOAD  ; CLK                   ; 19       ; 0        ; 0        ; 0        ;
; SERIAL_OUT:inst4|READ ; CLK                   ; 8        ; 0        ; 0        ; 0        ;
; CLK                   ; SERIAL_IN:inst2|LOAD  ; 8        ; 0        ; 0        ; 0        ;
; SERIAL_IN:inst2|LOAD  ; SERIAL_IN:inst2|LOAD  ; 80       ; 0        ; 0        ; 0        ;
; CLK                   ; SERIAL_OUT:inst4|READ ; 5        ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------+
; Clock Status Summary                                               ;
+-----------------------+-----------------------+------+-------------+
; Target                ; Clock                 ; Type ; Status      ;
+-----------------------+-----------------------+------+-------------+
; CLK                   ; CLK                   ; Base ; Constrained ;
; SERIAL_IN:inst2|LOAD  ; SERIAL_IN:inst2|LOAD  ; Base ; Constrained ;
; SERIAL_OUT:inst4|READ ; SERIAL_OUT:inst4|READ ; Base ; Constrained ;
+-----------------------+-----------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTS        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_D       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CTS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FULL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READ        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTS        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_D       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CTS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FULL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READ        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Apr 10 20:29:48 2016
Info: Command: quartus_sta SerialtoSPI -c SerialtoSPI
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SerialtoSPI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name SERIAL_IN:inst2|LOAD SERIAL_IN:inst2|LOAD
    Info (332105): create_clock -period 1.000 -name SERIAL_OUT:inst4|READ SERIAL_OUT:inst4|READ
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.280             -32.323 CLK 
    Info (332119):    -1.077              -9.973 SERIAL_IN:inst2|LOAD 
    Info (332119):    -0.007              -0.007 SERIAL_OUT:inst4|READ 
Info (332146): Worst-case hold slack is 0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.195               0.000 SERIAL_IN:inst2|LOAD 
    Info (332119):     0.357               0.000 CLK 
    Info (332119):     0.391               0.000 SERIAL_OUT:inst4|READ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.000 CLK 
    Info (332119):    -2.174             -15.522 SERIAL_IN:inst2|LOAD 
    Info (332119):    -2.174              -2.174 SERIAL_OUT:inst4|READ 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.735             -26.192 CLK 
    Info (332119):    -0.867              -7.699 SERIAL_IN:inst2|LOAD 
    Info (332119):     0.049               0.000 SERIAL_OUT:inst4|READ 
Info (332146): Worst-case hold slack is 0.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.214               0.000 SERIAL_IN:inst2|LOAD 
    Info (332119):     0.311               0.000 CLK 
    Info (332119):     0.387               0.000 SERIAL_OUT:inst4|READ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.000 CLK 
    Info (332119):    -2.174             -15.522 SERIAL_IN:inst2|LOAD 
    Info (332119):    -2.174              -2.174 SERIAL_OUT:inst4|READ 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.824              -6.175 CLK 
    Info (332119):    -0.185              -0.733 SERIAL_IN:inst2|LOAD 
    Info (332119):     0.371               0.000 SERIAL_OUT:inst4|READ 
Info (332146): Worst-case hold slack is 0.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.034               0.000 SERIAL_IN:inst2|LOAD 
    Info (332119):     0.124               0.000 SERIAL_OUT:inst4|READ 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.561 CLK 
    Info (332119):    -1.000             -12.000 SERIAL_IN:inst2|LOAD 
    Info (332119):    -1.000              -1.000 SERIAL_OUT:inst4|READ 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Sun Apr 10 20:29:50 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


