## RISC-V SoC Tapeout Journey â€“ VSD India

[![RISC-V](https://img.shields.io/badge/RISC--V-Reference%20SoC-blue)](https://riscv.org/)
[![RTL â†’ GDSII](https://img.shields.io/badge/Flow-RTL%20%E2%86%92%20GDSII-purple)](https://en.wikipedia.org/wiki/GDSII)
[![Tapeout Ready](https://img.shields.io/badge/Goal-Tapeout%20Ready-red)](https://en.wikipedia.org/wiki/Photomask)
[![Made in India](https://img.shields.io/badge/Made%20in-India-green)](https://www.makeinindia.com/)

Welcome to my repository documenting my participation in the VSD RISC-V SoC Tapeout Program.

This repo is a week-by-week record of my learnings, tasks, and milestones as I progress through the complete chip design flow.

ğŸ”“ ğ‘»ğ’‰ğ’† ğ’‘ğ’“ğ’ğ’ˆğ’“ğ’‚ğ’ ğ’•ğ’“ğ’‚ğ’ğ’”ğ’‡ğ’ğ’“ğ’ğ’” ğ’‚ ğ’…ğ’†ğ’”ğ’Šğ’ˆğ’ ğ’‡ğ’“ğ’ğ’ ğ‘¹ğ‘»ğ‘³ ğ’„ğ’ğ’…ğ’† ğ’•ğ’ ğ’‚ ğ’‡ğ’Šğ’ğ’‚ğ’ ğ‘®ğ‘«ğ‘ºğ‘°ğ‘° ğ’ğ’‚ğ’šğ’ğ’–ğ’•, ğ’•ğ’“ğ’‚ğ’—ğ’†ğ’“ğ’”ğ’Šğ’ğ’ˆ ğ’•ğ’‰ğ’† ğ’„ğ’ğ’ğ’‘ğ’ğ’†ğ’•ğ’† ğ‘ºğ’ğ‘ª ğ’‡ğ’ğ’ğ’˜ â€” ğ‘¹ğ‘»ğ‘³ ğ’…ğ’†ğ’”ğ’Šğ’ˆğ’, ğ’”ğ’šğ’ğ’•ğ’‰ğ’†ğ’”ğ’Šğ’”, ğ’—ğ’†ğ’“ğ’Šğ’‡ğ’Šğ’„ğ’‚ğ’•ğ’Šğ’ğ’, ğ’‚ğ’ğ’… ğ’‘ğ’‰ğ’šğ’”ğ’Šğ’„ğ’‚ğ’ ğ’Šğ’ğ’‘ğ’ğ’†ğ’ğ’†ğ’ğ’•ğ’‚ğ’•ğ’Šğ’ğ’ â€” ğ’†ğ’ğ’•ğ’Šğ’“ğ’†ğ’ğ’š ğ’˜ğ’Šğ’•ğ’‰ ğ’ğ’‘ğ’†ğ’-ğ’”ğ’ğ’–ğ’“ğ’„ğ’† ğ’•ğ’ğ’ğ’ğ’”.
