/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[42] | in_data[84]);
  assign celloutsig_1_2z = ~((in_data[163] | celloutsig_1_0z[3]) & (celloutsig_1_0z[6] | celloutsig_1_1z[4]));
  assign celloutsig_0_9z = in_data[2] | ~(celloutsig_0_1z);
  assign celloutsig_0_13z = celloutsig_0_9z | ~(celloutsig_0_1z);
  assign celloutsig_0_5z = ~(in_data[26] ^ celloutsig_0_3z);
  assign celloutsig_0_16z = ~(celloutsig_0_5z ^ celloutsig_0_7z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[1] ^ in_data[156]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[6] ^ celloutsig_1_1z[5]);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= in_data[67:65];
  assign celloutsig_1_19z = { in_data[186:162], celloutsig_1_14z } / { 1'h1, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[151:143] / { 1'h1, in_data[161:154] };
  assign celloutsig_1_10z = celloutsig_1_3z[4:1] === { in_data[167:166], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z[5], celloutsig_1_3z } > { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[45:44], celloutsig_0_5z } > { _00_[1:0], celloutsig_0_3z };
  assign celloutsig_0_10z = in_data[40:34] > { _00_[2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_15z = { in_data[36:22], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, _00_, celloutsig_0_13z } <= { celloutsig_0_8z[5:2], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, _00_, celloutsig_0_8z };
  assign celloutsig_1_8z = ! { celloutsig_1_1z[3:1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_6z = - { in_data[170:165], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = & { _00_, in_data[87:85], celloutsig_0_0z };
  assign celloutsig_0_1z = & in_data[87:85];
  assign celloutsig_0_3z = & { in_data[87:85], in_data[39:23] };
  assign celloutsig_1_1z = in_data[167:162] >> in_data[112:107];
  assign celloutsig_1_7z = { in_data[139:138], celloutsig_1_2z } >> celloutsig_1_3z[5:3];
  assign celloutsig_1_11z = { in_data[133:120], celloutsig_1_7z, celloutsig_1_6z } >> { in_data[175:156], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_8z = { in_data[34:33], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, _00_ } ^ { in_data[32:22], celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[135:130], celloutsig_1_2z } ^ in_data[155:149];
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_8z) | (celloutsig_1_5z & celloutsig_1_5z));
  assign { out_data[128], out_data[121:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
