
r
Command: %s
53*	vivadotcl2J
6synth_design -top SS_controller -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 232.918 ; gain = 99.387
2default:default
’
synthesizing module '%s'638*oasys2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
202default:default8@Z8-638
R
%s*synth2C
/	Parameter fclk bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter f7s bound to: 100 - type: integer 
2default:default
à
0Net %s in module/entity %s does not have driver.3422*oasys2
led2default:default2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
132default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2
	seg_atual2default:default2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
262default:default8@Z8-3848
á
0Net %s in module/entity %s does not have driver.3422*oasys2
dp2default:default2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
162default:default8@Z8-3848
ê
%done synthesizing module '%s' (%s#%s)256*oasys2!
SS_controller2default:default2
12default:default2
12default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
202default:default8@Z8-256
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[15]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[14]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[13]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[12]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[11]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[10]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[9]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[8]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[7]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[6]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[5]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[4]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[3]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[2]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[1]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[0]2default:defaultZ8-3331
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[6]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[5]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[4]2default:default2
02default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[3]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[2]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[1]2default:default2
02default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[0]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[7]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[6]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[5]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[4]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[3]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[2]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[1]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[0]2default:default2
02default:defaultZ8-3917
u
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
dp2default:defaultZ8-3331
v
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
clk2default:defaultZ8-3331
~
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
btnCpuReset2default:defaultZ8-3331
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 265.820 ; gain = 132.289
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
©
Parsing XDC File [%s]
179*designutils2s
_T:/fpga_rios/aula4/display_7seg/display_7seg.srcs/constrs_1/imports/Projetos/SevenSegmentos.xdc2default:defaultZ20-179
≤
Finished Parsing XDC File [%s]
178*designutils2s
_T:/fpga_rios/aula4/display_7seg/display_7seg.srcs/constrs_1/imports/Projetos/SevenSegmentos.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 470.289 ; gain = 336.758
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 470.289 ; gain = 336.758
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 470.289 ; gain = 336.758
2default:default
à
0Net %s in module/entity %s does not have driver.3422*oasys2
led2default:default2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
132default:default8@Z8-3848
é
0Net %s in module/entity %s does not have driver.3422*oasys2
	seg_atual2default:default2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
262default:default8@Z8-3848
á
0Net %s in module/entity %s does not have driver.3422*oasys2
dp2default:default2!
SS_controller2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
162default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
9
%s*synth2*
Module SS_controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[6]2default:default2
1st2default:default2)
seg0_inferred/seg0[6]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[6]2default:default2
2nd2default:default2
VCC2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[5]2default:default2
1st2default:default2)
seg0_inferred/seg0[5]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[5]2default:default2
2nd2default:default2
VCC2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[4]2default:default2
1st2default:default2)
seg0_inferred/seg0[4]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[4]2default:default2
2nd2default:default2
GND2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[3]2default:default2
1st2default:default2)
seg0_inferred/seg0[3]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[3]2default:default2
2nd2default:default2
VCC2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[2]2default:default2
1st2default:default2)
seg0_inferred/seg0[2]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[2]2default:default2
2nd2default:default2
VCC2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[1]2default:default2
1st2default:default2)
seg0_inferred/seg0[1]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[1]2default:default2
2nd2default:default2
GND2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ß
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[0]2default:default2
1st2default:default2)
seg0_inferred/seg0[0]2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
ï
+multi-driven net %s with %s driver pin '%s'3351*oasys2
seg[0]2default:default2
2nd2default:default2
VCC2default:default2c
MT:/fpga_rios/aula4/display_7seg/display_7seg.srcs/sources_1/new/disp_7seg.vhd2default:default2
422default:default8@Z8-3352
]
!design %s has an empty top module3330*oasys2!
SS_controller2default:defaultZ8-3330
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[15]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[14]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[13]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[12]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[11]2default:defaultZ8-3331
z
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[10]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[9]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[8]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[7]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[6]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[5]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[4]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[3]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[2]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[1]2default:defaultZ8-3331
y
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
led[0]2default:defaultZ8-3331
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[6]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[5]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[4]2default:default2
02default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[3]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[2]2default:default2
12default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[1]2default:default2
02default:defaultZ8-3917
ö
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
seg[0]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[7]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[6]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[5]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[4]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[3]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[2]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[1]2default:default2
12default:defaultZ8-3917
ô
+design %s has port %s driven by constant %s3447*oasys2!
SS_controller2default:default2
an[0]2default:default2
02default:defaultZ8-3917
u
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
dp2default:defaultZ8-3331
v
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
clk2default:defaultZ8-3331
~
!design %s has unconnected port %s3331*oasys2!
SS_controller2default:default2
btnCpuReset2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 541.254 ; gain = 407.723
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 541.980 ; gain = 408.449
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 541.980 ; gain = 408.449
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 541.980 ; gain = 408.449
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 550.891 ; gain = 417.359
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 550.891 ; gain = 417.359
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 550.891 ; gain = 417.359
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 550.891 ; gain = 417.359
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
:
%s*synth2+
+------+------+------+
2default:default
:
%s*synth2+
|      |Cell  |Count |
2default:default
:
%s*synth2+
+------+------+------+
2default:default
:
%s*synth2+
|1     |OBUF  |    15|
2default:default
:
%s*synth2+
|2     |OBUFT |    17|
2default:default
:
%s*synth2+
+------+------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|      |Instance |Module |Cells |
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|1     |top      |       |    32|
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 550.891 ; gain = 417.359
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 14 critical warnings and 38 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 550.891 ; gain = 417.359
2default:default
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
92default:default2
752default:default2
142default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:212default:default2
00:00:212default:default2
550.8912default:default2
372.2422default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 550.891 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Nov 16 22:16:39 20152default:defaultZ17-206