{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a name=\"top\"></a><img src=\"source/SpinalHDL.png\" alt=\"SpinalHDL based on Scala\" style=\"width:320px;\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Before running Spinal HDL code, be sure to load SpinalHDL Libraries  \n",
    "**Note** : This may be a little slow when the first time load, please wait a moment to download Lib from remote.)   "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mpath\u001b[39m: \u001b[32mString\u001b[39m = \u001b[32m\"/Users/jijing/nutstore/gitlab/scala/Spinal-bootcamp/source/load-spinal.sc\"\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-spinal.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Note2**: Sometimes we use *\"Spinal\"* as *\"SpinalHDL\"* for short, all *\"spinal\"*,*\"Spinal\"* appeared means SpinalHDL"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## What is this \n",
    "This is SpinalHDL Tutorial, More important, it's a spinalHDL run-time environment.\n",
    "\n",
    "Most of case come from [SpinalDoc](https://spinalhdl.github.io/SpinalDoc-RTD/index.html),\n",
    "In addition, we also introduced some advanced uses of Scala, which are very helpful to use SpinalHDL and understand how spinalHDL works.\n",
    "\n",
    "**Why we do such a thing:**\n",
    "- Sometimes you just want to try a usage of a Spinal or Scala, but you don't want to create a new project.\n",
    "- Practice is Important for learning a new skill. So we did a lot of examples for you to try run.\n",
    " \n",
    "**Before the start**  \n",
    "\n",
    "  We assume you already have the basics knowledge of Scala，So there is no introduction to scala syntax here.  \n",
    "If you need to learn Scala, I would strongly recommend the book of \"Programming in Scala\"by Martin Odersky who is also the author of Scala "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Two useful  function\n",
    "\n",
    "If you want show the generated RTL code in Jupyter-Notebook, use this：\n",
    "\n",
    "- **`showRtl(new MyTop)`** show RTL code, default Verilog，\n",
    "- **`showRtl(new MyTop,VHDL)`** show VHDL code，more simple way **`showVhdl(new myTop)`**\n",
    "\n",
    "SpinalHDL defualt RTL generate methods:\n",
    "\n",
    "- **`SpinalVerilog(new MyTop)`** generate Verilog under current dir\n",
    "- **`SpinalVhdl(new MyTop)`** generate VHDL under current dir\n",
    "\n",
    "Specific dir:  \n",
    "**`SpinalConfig(mode = Verilog, targetDirectory=\"rtl/\").generate(new MyTop)`**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## First Simple Adder Module\n",
    " \n",
    "A simple adder with parameterized width, the result width auto propogated by Spinal.\n",
    "\n",
    "Click Run to see what happen!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 3641.0MiB\n",
      "[Runtime] Current date : 2022.03.05 23:04:24\n",
      "[Progress] at 0.000 : Elaborate components\n",
      "[Progress] at 0.106 : Checks and transforms\n",
      "[Progress] at 0.138 : Generate Verilog\n",
      "[Done] at 0.212\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Adder\n",
      "// Git hash  : 8a536d7b1933b1a3ccf364b999143621698e45a2\n",
      "// Date      : 05/03/2022, 23:04:24\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Adder (\n",
      "  input      [7:0]    a,\n",
      "  input      [7:0]    b,\n",
      "  output     [7:0]    c\n",
      ");\n",
      "\n",
      "\n",
      "  assign c = (a + b);\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdder\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Adder(width: Int) extends Component{\n",
    "  val a = in(UInt(width bits))\n",
    "  val b = in(UInt(width bits))\n",
    "  val c = out(UInt()) \n",
    "  c := a + b\n",
    "}\n",
    "showRtl(new Adder(8))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The keyword of `Component` comes from VHDL. But for Verilog users, `Moudle` may be more familiar.    \n",
    "If you like, just use **`type Module = Component`**, it's totally okay."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 3641.0MiB\n",
      "[Runtime] Current date : 2022.03.05 23:04:25\n",
      "[Progress] at 0.486 : Elaborate components\n",
      "[Progress] at 0.491 : Checks and transforms\n",
      "[Progress] at 0.493 : Generate Verilog\n",
      "[Done] at 0.510\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Adder\n",
      "// Git hash  : 8a536d7b1933b1a3ccf364b999143621698e45a2\n",
      "// Date      : 05/03/2022, 23:04:25\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Adder (\n",
      "  input      [7:0]    a,\n",
      "  input      [7:0]    b,\n",
      "  output     [7:0]    c\n",
      ");\n",
      "\n",
      "\n",
      "  assign c = (a + b);\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mtype\u001b[39m \u001b[36mModule\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdder\u001b[39m"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "type Module = Component \n",
    "\n",
    "class Adder(width: Int) extends Module{\n",
    "  val a = in(UInt(width bits))\n",
    "  val b = in(UInt(width bits))\n",
    "  val c = out(UInt()) \n",
    "  c := a + b\n",
    "}\n",
    "showRtl(new Adder(8))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## How to generate a Soc Top\n",
    " \n",
    "It's a very simple thing in spinal. It may take 2 second, use one line of Spinal code   `SpinalVerilog(new Pinsec(500 MHz))`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 3641.0MiB\n",
      "[Runtime] Current date : 2022.03.05 23:04:25\n",
      "[Progress] at 0.695 : Elaborate components\n",
      "[Progress] at 1.181 : Checks and transforms\n",
      "[Progress] at 1.446 : Generate Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] 440 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 1.747\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.soc.pinsec._\n",
       "\u001b[39m\n",
       "\u001b[36mres4_1\u001b[39m: \u001b[32mSpinalReport\u001b[39m[\u001b[32mPinsec\u001b[39m] = spinal.core.SpinalReport@3ba3c898"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import spinal.lib.soc.pinsec._\n",
    "SpinalVerilog(new Pinsec(500 MHz))"
   ]
  },
  {
   "attachments": {
    "image.png": {
     "image/png": "iVBORw0KGgoAAAANSUhEUgAABP8AAAN2CAYAAACGhizFAAAgAElEQVR4AezdB9wcVaH+8SeBECBAQhMQkY6IYEITEDAJIr1IkSIgXL10EFBQ/AOGdhEFKRdEwEa9FEFBBQGFJFJEiZEuXQQUULr0Yv6fZzLn5byT2X23zO7O7v7O57NO2ZkzZ76zr8rDOXMkCgIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggAACvS0wu6SdJN0t6RVJl0sa19u3XOq7O0rSjMxn3VK3mMYhgAACCCCAAAIIIIAAAggggAACCMwi8AlJ/8iEPA597pf0sVmObt2OzdPQLw6cfiNpsRovOUrSBEknSPpdpq7nJd0k6SeSviRp8Rrr7OfDCP/6+elz7wgggAACCCCAAAIIIIAAAggg0BMCwyR9JSf4CwGcg7J2lbyw6U5JHxmiAQtKOkySA77Q7qGWvhalukDe86DnX3UzvkUAAQQQQAABBPpCYHhf3CU3iQACCCCAQG8IODj7TJVbGS9p3irfF/nVbZL+nanwX2kPvszuZNPB5Scl/VrSdyQtkHcQ+xBAAAEEEEAAAQQQQKBYAcK/Yj2pDQEEEEAAgVYKjJVUrTfX2pKWbmUDorqnStpL0h/SEPCnkg6U9HR0TFh18LeNpP+TtGbYyRIBBBBAAAEEEEAAAQQQQAABBBBAAAEEZgrMJunYzFDZH0jye/biYbOHlBDMPRIfz7QztNmBoN/9Nzpqt//l5PySVpf0tXSoc/Q1qzkCDPvNQWEXAggggAACCCCAAAIIIIAAAggg0C0CnkgjG/TtJumCTKjmHnhxkNbp+1tK0i2ZNjr4e0CSJw1hFEIxT4jwrxhHakEAAQQQQAABBHpOgP/D3XOPlBtCAAEEEOhRgZUlbRjd212S/ijJk2zExcOCh5p0Iz6+levurfjFnKHKf5O0t6RrJP2nlQ2gbgQQQAABBBBAAAEE+l2A8K/ffwHcPwIIIIBANwjMIWnTTEP/LOmp6J174Wv3EFxPkt+zly0OBvOG326bPTDd3iidwCMM0fXyJkmLp4FevN/rZ0uaK6prRUnbR9th9VRJvwsbDS4dcDr4jNsQrr+wpMPT3oX+/jRJc2auYx/X4WHF12VmH/69pNPTe5w9c17e5gfS9x9enfG1tQNO98pbLu/EaJ/b416See1xL8mfSzpY0iLRObWujpL0+XSylVdSM9/jkZI+XKUSD732b+CEtNdp+O24Dj8/n+825/3WXK1/b/Hz8botXHzeKZGX75uCAAIIIIAAAggggAACCCCAAAII9KWAJ/G4PROkuOecy0JpqBOHLD9L35mXHjKwcJDlwCY+1usOrRxgxWU+SednjnXos3V6UF6wE8K3UM+XMuf7Wr6PIiYlqRT+ue6rMtfNtmuJnHvLmoRtD1leo0LA5aDT71h8PnO9cG683CWg5Cw98/GJOUFrfH5Yt3teqTTsd3lJ11dpnwM9h79xgOew2e+XDEFhuHbe0sc4uBuZ06i834jb+dGc33MIBXOqYRcCCCCAAAIIIIBAMwL0/GtGj3MRQAABBBBoj8CqktaKLvWwJPfccnlR0h3pelh4ePBKYSNavivpIkm3Rvu8upWkz2T2TUxn6I13n5v2kov3VVp3T7vVcr50z8EncvYXscsBlMO4EFDm1bmOpF9K+kLelzn7HGA5PNsxE5A5SP1y2nvN4V2jxb3yjpP0dUnzNlpJhfPc2/Anae+9CodoyfQePhUd4OHaDoNraY+P+bakfTI+UXWDVh1Wu1dm/HsedAAbCCCAAAIIIIAAAsUKEP4V60ltCCCAAAIIFC3g3mUeehkXv+/P781zeU/Szel6WDiQcXgX9+YK37mn15mS/h12pMsdot5/Hu65eyb8cWDo897KnFdp06HWsjlf3pe2OeerpndtJmmPKrW4F5yHHI+tckzeV6Fn3iejLx1sHhRte9VDfD3U2eGZ7edOQ1gP130tc2zY3FjSfmEjXXoW5w+lk6G4Hj9P9z78pqS3M8dW2/xWzvsW8453APiV6PmHY15Ihz87qHMb3Bbf2wqSLgkHpcv/Svdnds+yuVNOqDzLQexAAAEEEEAAAQQQQAABBBBAAAEE+kXgY5LuzwzbdFATB3sflDQ5c4xnBvb7//JK3pBeD+n0MF0XD1GNh3h6aKdDm7jkDemMh9e619m0TD2us9Kw1bjuWtbzhv2GNp8U3bsNfD+eAfnknPb4fXq7SnJY6eIhr+4FlzdU1sOgbefiYdfhemEZ955LD6u6cJDm9+mF8728Ow0Qq56Y82XesF/X50lhHB77vvyb8fsav5e5Zri+e4C6OHA+IH0vX7prlkXeUPTs0Oa834iv5d/Toaml27SMpJ1nuQI7EEAAAQQQQAABBBBAAAEEEEAAgT4QyL43z8FJNkBzsOPJE0KIEwKWT1fxcU+yMIFDOM+B4erp5A5hn5dnZCbycLV5wU4c/lUK57Jtr9LEql9Vqt/BVgjy4gryQlTf//j4oGg97710/5D0ifSYvLAtG35F1eWuOmSzWWzta9QbIrryvPb4/Yq+j2ypFP46iHQgWUvJa3v2/LzfiO/VQ5xrmUillnZwDAIIIIAAAggggMAQAgz7HQKIrxFAAAEEEOiggIdaZsMpD799MNMmDwWdktkXzq0U5nim3B9mzvG7Aj3Rg5eh/EHS/0p6I+wo8fLpdCKPvCG2K+cEYZ7oxAFZXnGPwMszX7gXYQgvH8p8583/SXsROhirpdg0DN8Ox/sa9nZvvWYDMrff95EtDpD97sds8bDoebI702330HPvSYeJm6dDnm0aFw+PdhBdrfj35Hb5/ZMUBBBAAAEEEEAAgTYIEP61AZlLIIAAAggg0KCA360WB3GuxpN7eJKPbLlHkoOVuKwvaZF4R7Tu8MWTQXi4cFz83rxQ/F5AB1GPhB0FLP0uu1YVv0/wrxUqt2W2/KnKOwzdQ82m2bJw2jvO4anfvRgXvzvvQkl/kXS8JIdjQ/1/LYe5Di3j4ncSetjx9HQm3aUyw7zjY6uth2HXecc8mXN/DozjwNGTfuyVzib9sqSX0iHov5JU6/sEs9e26bPZnWwjgAACCCCAAAIItE5gqP9D2rorUzMCCCCAAAIIDCXg4Z/Z9/Z5eKeDu3ioqNcfy5lBdYIkD3etVP4uyTP4Zif/CMf/NJ0Z1/XXW56T9EzOSe5dFr+vMOeQhnd5GG9er79KFfr4auX1nC9D7zb3/HMvyWzPPZ/iEPCINFxz70JPDlLpnm9L3/uX9wxWSWfSdaB53hDv4MtpajIZTN5+7/Mz/U+FLx0A7puGmOdI2iQz+UuF02ra7d9cN/QirelmOAgBBBBAAAEEEOgGAcK/bnhKtBEBBBBAoB8FPOOue+41WzYdYihmtSDG79VbsMEGOIR7NOdcB2FjcvYXscszH9cTVPr4Rouv8zNJDljdgzIvvHPdW6TvUNyxQgDoINfvKXQ9P6/SmC9Iuq7B9wFWqTb3K8/8/G1JDjqzxUPOr5J0nCT3Wqy31PuM6q2f4xFAAAEEEEAAAQQyAoR/GRA2EUAAAQQQKImAe8itXUBb1srpPRiq9XDSw6r06vL77fbMDAUN5w61fDMdtpo9zsOYG5nQIltPEdu+/2olL/jM9lxz78EvSvLsxp4B+OacCh2iefZc9wjMKw4SPcR3O0meRdcTYuQNOXYY63ocDDdbXIdn2Y2LA0z3NN0/85vw8GbPBOz3Aa4oaZt02O+98cmsI4AAAggggAACCJRTgPCvnM+FViGAAAII9LeAh4h6wofskN9GVD6ZzuCbPddDOx3shQks/P0LkvwuuLj8VxNh3U057yH0e+W+kTP5RnzNVqznTdDhIdGVJkTxfs+InC0eXp1X/pkOoXYPPvf2yw4HtrMD3WrFIaDDxO9IWlPSf+f0KBwnaYlqlUTfOajLK/59+XfhZxEXP3vX7e/i4uHNv6xzSHV8PusIIIAAAggggAACHRQg/OsgPpdGAAEEEECggsCiObP8elIIh1EObqp9vpJTp2cMHpnZv4GkAzP7PAPs1zKBkwNI9zbzRBf1lick+Z132eLeiKelvciy38Xbvk8PE3bPumaLe6l5Io64fLbKOxE9QYh7u8XF53uij2rF79G7Nh02mz3OE2jUWt5KZy7+fuYEB4jZ0C5zyMCme+j5t5QtDgU9tDdbPAFKdqive/15IpVsGVWlJ2P2WLYRQAABBBBAAAEEOihA+NdBfC6NAAIIIIBABYGVcibvcAiT7U2Wd3re7LEO2z4YHexA6MuZEMl1e6ZaB1fZd885RHJQ5jCunuL3u/24QgDono1u6zfTWXHnSCv2NTwk1T3oPMnFFEmL13PRCsd6xuLfZL77qKQLJG0pyWGWi9sxUdIPJHnW3bjYJsx8vHvOsNlwrHvw5U084t6BcZlL0peqBKv2y76T8eFMOBvXl13fXNJZkj6ezjrs3p7uUejg1b+JuPhZ+ON3EMbFQ4MXinekvwNPAuIPBQEEEEAAAQQQQAABBBBAAAEEEECgDgEPNz0hZzbfI2sM3xzU/Drn/F3SNjgAcl0OqOLP/0Tv9nMw90rme/d4c1gWioexxud7/WxJDrSyxefdnnN89vxK257hOFv8/ju3KT6n0vXDuc20w+2P799tej4N0hyuhfDSS/eqzN7vLTmz9drKbfZQX9e3bPQMHEZun34X3+PlFd755/Pj4+pd9xBwB6+rS/pHpq5fpUOW/b3b5Z6YvvfsNbL+eb+RvGcZng9LBBBAAAEEEEAAAQQQQAABBBBAoOcFPCmEe2Blg5XP1HjnDg/9jrbs+SGYcTCVDXccojlMCyWEUtk6zojCvbxgJ1wj1BMvPdT0+px2Za+Rt50XGDUS/rk9HgLtsC3vOpX22Wed+GbSsK7S8dn9DlI/nxPeVnLOnh+23W63P6/khX/uyZkNcUNd8dKzDYeej1569uL4+7z18yVdkjku+/zzfiN5zzLvftiHAAIIIIAAAgggUJAAw34LgqQaBBBAAAEEChJwz6vshAu3ScqbsCLvkh4qmjfjrGfY9ZBPD/fNTiTioa9x/R5q+sOcYcYe6rp+3kVr2PeApG0l+Z2EtQxfDlV6Btq8IbTh+3qXU9MhzO7NVkuxjYc8/76Wg3OOeVDSzpIuTYOynENq2uVA2D0Bf1fT0TMP8jM8bohhwidKOjwytrV7nt5Q5ToOFR3ivVzlGL5CAAEEEEAAAQQQQAABBBBAAAEEEMgIeFKO0zO9qdzr6pRoWGnmlNzNSr0HPWQ024srbziqK/XwYA8Fzh7v0MzvDMzr1ZXt+ZXbuLT3oN/p55DJYVbcO83DST1LsHujecKNSpNkNNrzL7TJ/wLUQavDsbgNbstv03Br5fRdeeGceOl27ZS208Fg7ORt957z8Om8YdChHg+j9ey6fu+fj58e1eN2uF3+Pdjaz6Nayev55/N8n+616CAw9Hh0EOt6PZlKpX8R7B6A+6bvXPS9uT0eTr5dOnlMXq/F7PPP+43Q86/aU+Q7BBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQqEkgnigiXveEGHllSjQpRCuOP7pC/d6fV1p9vB3i+wzrdsgrRR3v61QqoQ3ZZVHHt/oZV6q/U884/g29mE5+UsmS/QgggAACCCCAAAJ1ClSa4a3OajgcAQQQQAABBBBAAIGmBcZI2kPSuKZrogIEEEAAAQQQQACBRIDwjx8CAggggAACCCCAQNkEHAJSEEAAAQQQQAABBAoQGFZAHVSBAAIIIIAAAo0LVBree6ekl3KqdY+ovGCkqOOXkuRPtjwuyZ9safXxvte8XmC28T1nS1HHu95qQ4uz1y3y+FY/40r1d+oZh9/QaZLGprATq/jn2bMPAQQQQAABBBBAoIIA4V8FGHYjgAACCCCAAAIItFXAw31D8HxehbC5rQ3iYggggAACCCCAAAIIIIAAAggggAACCCCAAAIIIIAAAggggEBpBej5V9pHQ8MQQAABBHpYYHJ0bx7eSEEAAQQQQAABBBBAAAEEWiJA+NcSVipFAAEEEECgqsCM6Fv+tzjCYBUBBBBAAAEEEEAAAQSKFWC232I9qQ0BBBBAAAEEEEAAAQQQQAABBBBAAIHSCBD+leZR0BAEEEAAAQQQQAABBBBAAAEEEEAAAQSKFZi92OqoDQEEEEAAAQQQQACBhgQ82++S6ZnnM9tvQ4achAACCCCAAAIIIIAAAggggAACJRDwO//CpwTNoQkIlEJgSvR3MaEULaIRCCCAAAIIIIBADwjQ868HHiK3gAACCCDQdQLM8Nt1j4wGI4AAAggggAACCCDQnQKEf9353Gg1AggggEB3C7iHEwUBBBBAAAEEEEAAAQQQaLkAE360nJgLIIAAAggggAACCCCAAAIIIIAAAggg0BkBwr/OuHNVBBBAAAEEEEAAAQQQQAABBBBAAAEEWi7AsN+WE3MBBBBAAAEEEEAAgRoE7oyOeSlaZxUBBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQQQQAABBBBAAAEEEEAAAQTyBOaSdLYk97z5SN4B0b51Jc2QdFS0r+yrZWvzZEnhU3Y72ocAAggggAACCCCAAAJdLMA7/7r44dF0BBDoK4EFJV2Xhm4O3sJnlw4obJBec3FJDg27oZStzRMkhU83+NFGBBBAAAEEEEAAAQQQ6FIBwr8ufXA0GwEE+kYg9Mh7TtLGOXd9Udpjr50h3E1pO/4u6Y2cNpVxVze2uYyOtAkBBBBAAAEEEEAAAQQQQAABBBBAoCCBbG8/D13NFvf883DdbPgXzs37LluHt0PIWMuw37zz2VefQOi56SUFAQQQQAABBBBAAAEEEGiZALP9toyWihFAAIGmBBzG/U/a2+8cSYdU6GV3sSR/smUhSYtKejz7BdsIIIBASQXGSRqdtu0uScz4W9IHRbMQQAABBBBAoLsEGPbbXc+L1iKAQP8IrCZpb0nVgr/+0eBOEUCgHwROkzQl/TgIpCCAAAIIIIAAAggUIEDPvwIQqQIBBHpCwDPcXibpGUkeSvt85q7cE+/UNJBbT9Kt6ffx/nDKrunkHKFHXqgv71ifE9cX6ggTVFxYocdfOC67DPcxNv3CS4eILqenk0zcLumItGdhCBi/kR5Ty8LDj2+R9E1Jx2VO8HBj33f2/YR595g5dWAz1D+wIycEja9j72Dtc2Ln8F2oM6/N8XWukOS6W108vDoUz/pbxvI3Sf79TZf0YhkbSJsQQAABBBBAAAEEEEAAAQQQQACBWgUcGPn9eH4HW9679bzP38Xv0HPQ5hAnfn9bWPcwXc/O64/DJH/yZusNx8ez9oZjw7m13oOPq9Ym96pxe30P34na7e350/21vPMvWByVaZjvIdxP3jK2y5w6sFmtjqxHuNfs/rz25e0buGi04klM8trej/v+IukFSa+mwfGSkROrCLRCwL3+wt+aZ8OmIIAAAggggAACCBQgwLDfAhCpAgEEekLAs9a6l5NL6HWXbg7aF3riOSx0wOeedR6aO7ekYenHvdxOyen95vfv+V184Tgv3TPNZbeCepw9KMnD5VaU5HdmxW37fnqtpSUtEbVlH0lvpt81unC45pmHXXxP8T3aw8W9DLdN16stsufb7PrUc5PoRN/rlZn9Dk4dSvr4s6JjWa1fYIE0FB4l6cuSHpV0iaRV66+KMxBAAAEEEEAAAQQQQKBTAgz77ZQ810UAgTIKPJCGRttJulySwyUXB0oOtxwo+RiX8E4+7/MQWoeHoXhIsAMvD40NxcOIHbJli3utuQ5PzuGQy8eFyTo8PPf17AkFbG+Uti87tLnRqh2EOrx0CcNs081kEXusL+lnGa/42Hj4btjvdjp09VDiZcLOdOmAz8/mMEnTJO2QHmf/Ru5ve0kjM9fo1821JP23pOVSgNkk7ZR+/Ls9WdKN/YrDfSOAAAIIIIAAAggg0C0ChH/d8qRoJwIItEPAYZGDqmMlrRGFf+5t5uDJwVYIlJZKG+RQKuyL2xiCxHhfWM++l8/73UsvlOfSdw/6Gu5RGAeL4ZhmlnGI2Uw94Vy30W11vQ6F8krwWFvShyPbvGPDPvfg87OoVmzv9w46aP1fSYuk7yIM72Ssdm7ed7/P29mn+zwE08PDt5L0NUmfjBz8N+HPvZJOSt+5+F70PasINCIQvwuTmX4bEeQcBBBAAAEEEEAgR4Bhvzko7EIAgb4WuCm9e/dQc482f7zucM49y0IJPdA8lLeWEt7j5/dZOQgLE3Lknevefq7XgaOH7xZdXHeRPQpDT8Vq9YZ7Gupe4nf+DRX8hboc9HkiD/do9IQtDPcNMs0v/Xu9Ou1duY6kqyT9J6p2ZUnnS3pY0oFpWB19zSoCdQkcnE5K5Pf9xUFgXZVwMAIIIIAAAggggMBgAcK/wR5sIYAAAp7Z1O/JCz3U3EvN6363XBgGbKXHUqrQAzArFwIx758znVk39B6M34fnXnO+Xlzc0+/mdEfe+wfjY8uwnu2pmNem0DvQ4ZyPzyvhvYHuQWi/2Cm8NzDvPPek9FBtFxvH7wVMd5du4Rl+w6d0javQIA9D3yadVObczHsi/R5J97x8Mu2JuXCFOtiNAAIIIIAAAggggAACbRYg/GszOJdDAIHSC4TgzT3zPPTX75DzeugRGG4g9PgLPQTD/rD0uaF3n3sPVhoWG8LFcF5Yupehexu691s8E3D4vkzL0KuvWk9F92D099V6B4YgNW8odaUQ1D0qT08xPBGFg1RPPOIgsczFPZvCp8ztzGvbI+nkLf7tHp/OCByO8yQhR0p6In0W4X2B4XuWCCCAAAIIIIAAAggg0GYBwr82g3M5BBDoCoEQvG0haaU0xHCPwLiEd9h5BttT0+HB4XuHdWHm27DPy2w4FoKrEBLGx7qX4f7pDtfld+n5+Gzxe/HOzlw/PsaBmnvdNVLCENyhwkcHpg7sXPzuvezxDuLC5Cc+zu3x/VS6p2yg6voqDQHeL3X1e+c8TDC0wy55XmkzWRQg8K90ZmXPHO3ZgP8a1enernulvWV/nvaejb5mFQEEEEAAAQQQQAABBBBAAAEEEOisgMMjv+/Mn2yYFVrmUCsck11unQm44vriYx2QOLxzcOXhq9lS7Rqhnrzwz8GXw7VwjJenpdfJO969E+N2hG2flz0+tMn3FJdK9xjaEBzD+d7v9VB8/3YIx4el78Oe3o6vGerJti+0I+/YeF+4bieW4d687JXi2YB3TN+NGd9fWPe7Gf0cPZybggACCCCAAAIIIIAAAggggAACCHRUIARLlXqnhcZlA6sQ4oXwLT4/hFIhDHEYFkK2cF6oN7vMnhvqiMOz7DnZttUT/rkut8/XCaFdqD/Y5AVp2Wv6/NjAdeTZhLqz54dzs9cM23luof647eH4vDaHa7dzGZ6fl71YJkq6NifI9f26V+uekkb24o1zT00JjJM0Pv2MaaomTkYAAQQQQAABBBBAAAEEEECgxQIhbMr2SmvxZam+SwR6PfwLj8HD5i+R9G5OEPispCMkzR8OZtn3AlOi34nfiUlBAAEEEEAAAQQQQAABBBBAoLQCoadeWXqalRaqTxt2tKTw6QeCJdOJWV6Nwp0QgHqfJ235YD9AcI9VBQj/qvLwJQIIIIAAAggggAACCCCAQDsFwnDd7JDYsN/BRt6Q1Ha2kWshUDYB9/Jzbz/3+gvhX1i+Lem8dJKdsrWb9rRHgPCvPc5cBQEEEEAAAQQQQAABBBBAoAaBOOQL4UV2mQ0Ga6iWQxDoCwG/78/v/fP7/7J/N972+wL93kBKfwkQ/vXX8+ZuEUAAAQQQQAABBBBAAIGuEAiTYsQBBu/564pHRyNLIOCZfz0DsGcCjv+Gwvq0dAZhzyRM6X0Bwr/ef8bcIQIIIIAAAggggAACCCCAAAII9KnA2pJ+Lum9nCDwMUkHSpq7T2365bY9I7kDQH888y8FAQQQQAABBBBAAAEEEEAAAQQQQKDHBJaTdI6kN3JCwOclHSdp4R67Z24HAQQQQAABBBBAAAEEEEAAAQQQQKCHBCZJCp8euq1Cb8UBn4M+B35hGHBYOhh0QOigkIIAAggggAACCCCAAAIIIIAAAggggECpBEKI5SWluoCH+h4q6amcENBDhD1U2EOGKQgggAACCCCAAAIIIIAAAggggAACCJRCgPCv/scwQtIXJN2TEwLa05OGePIQCgIIIIAAAggggAACCCCAAAIIIIAAAh0VIPxrjn8TSTdWCAEdDjokdFhIQQABBBBAAAEEEEAAAQQQQAABBBBAoO0ChH/FkK8q6RJJ7+YEgR4m7OHC8xVzKWpBAAEEEEAAAQQQQAABBBBAAAEEEECgNgHCv9qcaj1qSUmnS3o1JwR8WdJ3JH2w1so4rmMCU6LnN6FjreDCCCCAAAIIIIAAAggggAACCCCAQJMCR0sKnyar4vRIYH5JR0h6NgqRQtD6tqTzJK0UHc9quQQI/8r1PGgNAggggAACCCCAAAIIIIAAAgggUEqBkZL2lPRgTgjoMPBaSRNL2fL+bhThX38/f+4eAQQQQAABBBBAAAEEEEAAAQQQqEtgWDoDsGcCDj0A4+U0STtKmq2uWjm4VQKEf62SpV4EEEAAAQQQQAABBBBAAAEEEECgx91qzwYAACAASURBVAXWTnv8xeFfWH9M0oGS5u5xg7LfHuFf2Z8Q7UMAAQQQQAABBBBAAAEEEEAAAQRKLuB3/vndf34HYAj/wvJ5ScdJ8rsDKe0XIPxrvzlXRAABBBBAAAEEEEAAAQQQQAABBAYEFpX0fUmHDOzp3hXP/utZgD0bcAj/wtKzBnv2YM8iTEEAAQQQQAABBBBAAAEEEEAAAQQQQKAugUmSwqeuEzt4sIO/R6KgrFcmzJhP0qGSnoruLYSA70q6RNKqHXTn0ggggAACCCCAAAIIIIAAAggggAACXSYQwiUvu6E4+Hs4E47t0g0Nr6ONIyR9QdI9mfsMz+pGSZvUUV+nDvWz2kvS6E41gOsigAACCCCAAAIIIIAAAggggAAC/S4QAqVuCP/ygj+3u9fCv/g36ZDPYV/8nMK6w0GHhA4Ly1g8eYnb+rSk5crYQNqEAAIIIIAAAggggAACCCCAAAII9LpACJK8LHOpFPy53b0c/oVn4uG+Hvbr4b/xM/O6hwl7uLCHDZelzJNpJwFgWZ4M7UAAAQQQQAABBBBAAAEEEEAAgb4SiIOkst74IpIeiMOkBRZYIG73TmVteAva5Yk/PAGIJwKJDbzuCUM8cYgnEOl0yYZ/bh8BYKefCtdHAAEEEEAAAQQQQAABBBBAAIG+E4gDpDLe/MKS/hIHXWedddaM7bffPm53P/T8yz6b+SUdJ+n52CZdf1vSeZJWyp7Uxu288K+bAsApkeuENrpxKQQQQAABBBBAAAEEEEAAAQQQQKBQgaMlhU+hFRdQWW7wN2PGDMK/93HnlnSgpPB+vTgU9fq1ktZ+//C2rQ0K/0aPHh236x9d8A5Awr+2/VS4EAIIIIAAAggggAACCCCAAAII9KNAxeCP8C/35zCbpB0lTYt6rMWB262StpY0LPfs4neOitvxpz/9aUYmACz7EGDCv+J/E9SIAAIIIIAAAggggAACCCCAAAIIJAIL5A31degXCsN+q/5SJqY9/uLwL6w/KGlPSSOr1tD8l4PCPz+3LgsACf+a/w1QAwIIIIAAAggggAACCCCAAAIIIDCLgIO/u+NeY37HX7YQ/s3ilrfD7/zzu//8DsAQ/oXls5KOkOR3B7aiDAz7HTFixMDj66IAkPCvFb8K6kQAAQQQQAABBBBAAAEEEEAAgb4WqCn4c5JE+FfX78Sz/3oWYM8GHMK/sPSswZ492LMIF1lywz8/OweA88wzT7i+l2UcAkz4V+SvgboQQAABBBBAAAEEEEAAAQQQQKDvBWoO/gj/Gv6tzCfpUElP5YSA70q6RNKqDdc++MSK4Z+f3+23394NAeDgO2ILAQQQQAABBBBAAAEEEEAAAQQQ6EKBSZLCp1PNH13LUF+HRqHQ86+pRzVC0hck3ZMTAron3o2SNmnqClLV8M/PkQCwSWFORwABBBBAAAEEEEAAAQQQQAABBGoQiIdf1nB44Yc4+PtTHELlveMvhH5hSfhX2HPwDMCeCTj+HYR1h4MOCR0W1luGDP8IAOsl5XgEEEAAAQQQQAABBBBAAAEEEECgfoEQ9HjZ7tJQ8OfQiPCv8Ee1tqSfS3ovJwj0MGEPF567jqvWFP6FAHDuueeOf4dlfAdgHbfOoQgggAACCCCAAAIIIIAAAggggEB5BOLQpZ2tajj4I/xr6WNaTtI5kt7ICQGfl3ScpIVraEHN4Z+f58033zyDALAGVQ5BAAEEEEAAAQQQQAABBBBAAAEE6hToRPjnYKjuob4OiUKh51+dT7n+wx3wOehz4Bf/RrzuYNABoYPCSqWu8M/PlQCwEiX7EUAAAQQQQAABBBBAAAEEEEAAgcYF4mCn8VpqP9Oh0O1xoFTLO/5C6BeWhH+1gzd5pIf6HijpsfiZpeseIuyhwh4ynC11h38hAJxzzjnj32SnhgBPie53Qvbm2EYAAQQQQAABBBBoTGD2xk7jLAQQQAABBBBoQmBqE+fWe6oDod9KWiuceNZZZ2nfffcNmyzLJ/C6pDMknSVpe0mHSVo9beZwSZ9NP7dJ+o6kX6ShWUN3st566+maa67R5ptvrjfffNN1LCppsqT1JT3eUKXlO+kjknaQNFv5mkaLekzgH5IukuS/YwoCCCCAAAIIIIAAAggggAACLRUopMcfPf9a+oxqrXyipGujnnFxT70HJe0paYHw/YgRI8Jjq3l54403zsj0AHxS0lK1NrCA41rV88/DqfMmVYkNWZ91qDkmjZtcWMDfA1UggAACCCCAAAIIIIAAAgggUFWg0ODPCRLDfqt6t+vLlSSdJ+ntEPRFy3+G9UbCPz/jDgeArQr/HJwSZGHQzt/Afe36LwSugwACCCCAQC0CDPutRYljEEAAAQQQ6C4BvzOOob7d9cxqbe39kvaQdJSkQyV9SdKo9ORaZgSuep0NNtggGQK86aab6u23nS/qQ5Ju7vIhwA59krLwwgtrp512CpssEShM4Omnn9YVV1wR6hv4zYUdLBFAAAEEEOikAOFfJ/W5NgIIIIAAAsULOPi7nnf8FQ9bsho9JPcgSUdL2k/SlyV9oIg2OgC8+uqrtfXWW/dKADgsuCy00ELaf//9wyZLBAoTmD59ehz+DfzmCrsAFSGAAAIIINCEAOFfE3icigACCCCAQMkEQvC3XmgXk3sEiZ5dvijpfySdnL73zxOFNF022WSTTgSAB0sakzb+zqZvIqeCGTNm6D//+U/ON+xCoDkBflfN+XE2AggggEBrBQj/WutL7QgggAACCOQJjI92FjXzL8FfhNqHq2+l7wIsJPyzXwcCwJYEftnfAiFNVoTtIgQcLFMQQAABBBAoqwDhX1mfDO1CAAEEEOhlAU9sEEoRw8PmTIf60uMvqLIsRCAEgFtuuaXeffdd19n17wAkpCnkp0ElGQF+VxkQNhFAAAEESiVA+Feqx0FjEEAAAQQQqFvAwd81kgj+6qbjhFoEHABeeeWV2m677XoiAKTnXy1PnWPqFeB3Va8YxyOAAAIItFOA8K+d2lwLAQQQQACBYgVC8LdBqJZ3/AUJlkUKbLXVVj0RAPLOvyJ/FdQVC9DzL9ZgHQEEEECgbAKEf2V7IrQHAQQQQACB2gQI/mpz4qiCBHolAKSHVkE/CKoZJMDvahAHGwgggAACJRMg/CvZA6E5CCCAAAII1CAwRzrUlx5/NWBxSHECIQDcdttt9d5777niIt8BeJqksWlrD5FU+AQg9Pwr7rdATYMF6Pk32IMtBBBAAIFyCRD+let50BoEEEAAgf4QaGaGXwd/V0si+OuP30rp7tIB4KWXXqqddtqp6ABwnKQwE/aYVt04IU2rZPu7Xn5X/f38uXsEEECg7AKEf2V/QrQPAQQQQKAXBSY0eFMh+NsknM87/oIEy3YKbL/99q0KAFt+G70yPPNvf/ubjjzySD388MPaZpttdNBBB2nOOf02gP4qd911l/bee+/kpvfaay998Ytf7AhAr/yuOoLHRRFAAAEEWi5A+NdyYi6AAAIIIIBAYQLflzQQ/H3ve9/TvvvuW1jlQ1U0fPjw+JD/xBus959ANwaAZRj2+8Ybb+iWW27R1KlTNW3aNL3yyiuab775tMoqq2j8+PHaaKONNMcczvmrlzhs8n2V4d7yWvz222/rzjvv1G9+8xvdc889euKJJ5LDVl55Za2//vr67Gc/q3nnnTfv1Jr2xT3uOmkQt6OmhnMQAggggAACbRQg/GsjNpdCAAEEEECgSYHNwvmd6PE3bNiwcHkvZ8QbrPenQAgAd9xxR6VhVJHvAGwJahyateQCVSp94YUXdNJJJ+nmm28edJQDwFtvvVXvvvuu1l13Xc0++9D/F91hUwicQujVyXsbdEPphnsn+l9S3HbbbbN8fe+99+rNN99MAsBRo0Yl37v9Dgdt4eV+++2n0aNHz3JuvCO+5+AQf9+u9bgd7bom10EAAQQQQKBWgaH/n0WtNXEcAggggAACCLRaYCB923LLLVt9rVnqD0FD+sVAW2Y5kB0dF3jnnXfa1gYHgOeff7522223cE0HgFMkrSjpzbCzLMtOhTR+Jn5XYjb4i11CeFVLG+Nj6jkvvl4r1x9//HGdeOKJuv/++6texvcR7uXll1/W//7v/+qPf/yjPvGJTyT7w3eVKon/eyk4VDq2lfvjdrTyOtSNAAIIIIBAIwKEf42ocQ4CCCCAAAKdERgI3DrxD5qZfwgfNAa4MxxctSwCu+66axLU7L777qFJS0paSdL0sKOG5cGSwkQfhc/06+v776YTfzu+9muvvaZHHnkkYZh77rnl99N5iK97vbnH37PPPpv0eHMP21ramD2mk/eWfbb//ve/9eMf/3gg+Pvwhz+snXfeOenV6CHObqt7QXr4c3y/jdxTfE4nDeJ2ZD3YRgABBBBAoNMChH+dfgJcHwEEEECgHwXCjKa+92Zm/u1HO+65pAJf+MIXkiGe7rWVlqFfXBeOnLlsSeA3+BIa6GWW3d/qbYfnISBaYIEFtNJKK2muueZK2uP3aS622GJyL0qXOGj3OZ7U4sorr9T06dOT9+Ptsssu8jvzQn1e+pzzzjtPP/nJT5I63IPOw2rPPvtsfeADH9Dhhx+up556SjfddJMeeOCBJJhzELfaaqtp66231tixY5Mg7q233kqe4y9/+Ustu+yy+uY3v5m8g/CCCy5I3lO4+uqry896ueWW0+uvv67LL79c1113nfwuw0022UQeAv6Xv/xFU6a486eSOv7f//t/WmaZZZLt0GYbeOZoF7fd9Ye2e59/R+H7zTbbTNdee21ybPa+/M7AUIJD2G7nMn5m7bwu10IAAQQQQKAWAcK/WpQ4BgEEEEAAgWIFZv5T8cw6B3rzFXsJautngREjRnTk9ts53LjRG+xUSOOZeB2A3XHHHUkId9xxxyWh24QJEzT//PPn3o7DLId1p512WhK0+SAHbg70dthhh4FzQugVgjV/8de//lW/+MUv9Nhjj2nBBReUh9R6eLavH4rfNeiQzkHbpEmTtMYaayRBXFyPh+96uLIDPRcPW3bPvoMPPlg/+9nPkmuE+hwEuodjeIef93/mM5/RkksuOSjQDMfHy/ia8f7seva+3nvvvYFDgsPAjjau1Nr+NjaJSyGAAAIIIDAgQPg3QMEKAggggAACCCCAQC8LdDIcmm222bTddtvpySefTCbA8PLMM89Mhsd61luHeUsssUTS+y48Ax9z2WWXDQR/Yb8DwKuuukqeSdcl3FccQLnn3qOPPjrwvVc8o/B///d/J9dxQOyegKecckoyC++NN96oj370o3IvxFCPew66x2EI/pLKpGT23nPOOSfpkRj2haUn8lhqqaXCppZffvmkvlDnwBeZlWrfx9/l3Veoysd1Ktzt1HXDvbNEAAEEEECgmgDhXzUdvkMAAQQQQAABBBDoKYFOhjSeufbrX/96MoT1//7v/5IedA7yrr/++iQQ3GOPPbTpppvKQaHLnXfeORDgeQKMffbZRx/84AeTMNC97i666KKBZ+P7ikMyzxjsIbIrrLDCQKDoIbmhuIeeeyO6V94999yTvIPPQ35HjhwZDtHf//53rbrqqsnQX+/3NcPQ3AcffFBf+9rXtNZaayUz85566qnJcGLP8Os2huJ3+tVi/vnPf15bbLGFvv3tb2vatGlJL0RbeWjyxRdfHKpLZkKO7+u+++4b+K6T4V9sP9AgVhBAAAEEECiJAOFfSR4EzUAAAQQQQAABBBBovUCnQxqHaNtss438HjsHaH6XnYfeeiitQy5PjuEeei4vvfTSAIjfbRdCNU8YMn78+GSCEA+D9T1l78vDbR38ufg7B3AO+a6++uokVHToGBcPC3Yb5phjjoG6/F6+jTfeWPPMM09yqN8P6PM9WYfDyHHjxiXBotvsIcN+l2C2uH1+v2EtJb6PsD7UfWW/z27Xct0ijunUdYtoO3UggAACCPS+AOFf7z9j7hABBBBAAAEEEOgGgdMkjU0beog7vhXdaAc0tfRCK/q6efV52K0n7fBQWw/3vfDCC5NQzcNmP/axjyWnxIGSewPGbfeQ32rDfuP37Lkev//PQ3VDmXfeebX00ksn1/TwX787z7MO+xrhumPGjEl6AobrOrj0Pod/YZbe8J23Q1l44YXDqm644YbkfhwQDlVCXeE4b/sT2uP98X15O/7O69k6Ql2tXsbtaPW1qB8BBBBAAIF6BQj/6hXjeAQQQAABBJoXYIbf5g2pofcExkkKM2GPadXtdSocevXVV5Nefu4t57DPM/06MHKQ9vTTTw/crkO40MY4UPPEH54R2L3xfI7DPA/LDSUbknk71ONre6ZglzXXXFN77723FllkkeR7Dx3+6U9/mrQlPsfHhjAt1ONlHHLFx8f7PROw79HvLHTvxu9+97vysF73aPRQY9/jc889l0w+4t6EoUdjXL/v0ce412Fcd3xNt9HboYT2hu12LuN2tPO6XAsBBBBAAIFaBAj/alHiGAQQQAABBIoVmFBsddSGAAK1CnQqpHGvOvfqu+CCCyo21YGge+OFNnqyDO974403kvcC+t2AoTgEDCWEXpVCMl87zIrrYb1+H6C377//ft1+++2hmuS6vnalekK7fEK4ZtgXn7PQQgvp05/+tM4777yk7ocffljHHHPMwHXCiu/14x//+MD9hrr8vYcLH3DAAcmhHsIcio+Jj4vXQ5vCse1cxu1o53W5FgIIIIAAArUIEP7VosQxCCCAAAIIIIAAAl0v0OlwKA7I8jA33HDDZIhsCJL8zr6JEycmPQbj471/gw020Nlnn53sDvcV1x/2+QAHiO6N595/t956a/IJ+x0GhhLOqVRP3v7Q1vg791jcfPPN5aHN7lno8LJSCdf09x5W7B6DoZdi3jnx8f4+vm72u7zzW7UvbkerrkG9CCCAAAIINCpA+NeoHOchgAACCCCAAAIIdJ1Ap0KaUaNGybPtulfco48+qsceeyyxW3zxxZMJMdxTzj39hg8fPhBoOZj7whe+kARikydP1kMPPaS1115bO+ywg958881B9r6v+N7ibdfpmXQd1E2dOlX/+te/kh533ue2XHbZZcm58TmuPGyHesN2uHC8HY4J57l3oWcu9kQgvqZn8HX7XXzP7vXnYNPvBwzn+pztttsuCQ1DOx10en8o8TW9L5wb1uPtcE47lp26bjvujWsggAACCHS/wPtv5u3+e+EOEEAAAQQQ6HWBZyV9wDf5xBNPJIFAO2/4c5/7nK644opwyV0lXRw2WJZCwFOy/tstcY+rMBlEO1vm97f9+c9/DpdcR9L7Y0rD3srLKdE7/yZK8nYRxXXd5IocOJ188slF1EkdCAwS8EzHRxxxRNh3v6SZs7aEPSwRQAABBBDooMD7/xqtg43g0ggggAACCCCAAAJ9L3CwpDDRR+Ez/VrXvbPCMNW+1wagUAF+V4VyUhkCCCCAQMEChH8Fg1IdAggggAACCCCAQEMCLQn8si0hpMmKsF2EAMN+i1CkDgQQQACBVgkQ/rVKlnoRQAABBBCoLDAj+opXcEQYrCLQSgF6/rVSt7/rJlTu7+fP3SOAAAJlFyD8K/sTon0IIIAAAggggAAChQnQQ6swSiqKBPhdRRisIoAAAgiUToDwr3SPhAYhgAACCCCAAAIItEqAHlqtku3vegn/+vv5c/cIIIBA2QUI/8r+hGgfAggggAACCCCAQGEChH+FUVJRJMDvKsJgFQEEEECgdAKEf6V7JDQIAQQQQACBrhC4SJI/FASKEjhN0ti0skMkFT4BCO/8K+pRUU9WgJ5/WRG2EUAAAQTKJED4V6anQVsQQAABBBBAAIH+FRgnaXx6+2NaxUAPrVbJ9ne9/K76+/lz9wgggEDZBQj/yv6EaB8CCCCAQC8KMMNvLz5V7qkrBOih1RWPqesaye+q6x4ZDUYAAQT6SoDwr68eNzeLAAIIIIBAYQK7Srq4sNqoqAiBeST9u4iKeqyOGeF+nnzySR1wwAFhkyUChQlkev7NUVjFVIQAAggggEABAoR/BSBSBQIIIIAAAggggEBpBRYLLXPvrDfeeCNsskSgVQKLtKpi6kUAAQQQQKARgeGNnMQ5CCCAAAIIIIAAAgh0icCLXdJOmtk7Au/2zq1wJwgggAACvSBAz79eeIrcAwIIIIAAAggg0P0C50makt7G4wXezpuhruWXX17nnntu2GSJQGEC9913Xzyk/B+FVUxFCCCAAAIIFCBA+FcAIlUggAACCCCAAAIINC3g8K8VZWCCnVGjRmnChAmtuAZ19rnAiBEjYoGB31y8k3UEEEAAAQQ6JUD41yl5rosAAggg0M8CAxMQSOIfEvv5l8C9I4AAAggggAACCCDQYgHe+ddiYKpHAAEEEEAAAQQQQAABBBBAAAEEEECgUwKEf52S57oIIIAAAggggAACCCCAAAIIIIAAAgi0WIDwr8XAVI8AAggggAACCCCAAAIIIIAAAggggECnBHjnX6fkuS4CCCCAAAIIIIBALLCHpCXTHedLKnLG3/g6rCOAAAIIIIAAAn0lQPjXV4+bm0UAAQQQQAABBEor4PBvfNq6qYR/pX1ONAwBBBBAAAEEukyA8K/LHhjNRQABBBDoCQFm+O2Jx8hNIIAAAggggAACCCBQfgHe+Vf+Z0QLEUAAAQQQQAABBBBAAAEEEEAAAQQQaEiAnn8NsXESAggggAACCCCAQAkElpK0+xDt8DFJeeaZZ3TMMceEzdzlQQcdpDFjxuR+x87+EzjttNN09dVXD3njL7/8cnyMf3OT4x3p+kuS/D7Lq3K+a8WucZJGF1ixb/LOAuujKgQQQACBNgkQ/rUJmssggAACCCCAAAIIFC7g9wROqrVWh39HH3101cOXXHJJ7bGHq6UgIB1yyCGNMMwtaUKFE+dvY/g3peDwz5PwLF3hvtiNAAIIIFBiAcK/Ej8cmoYAAggggAACCPSRwHmSHFa41DXT7/jx4zVhQqWsJa1xiMWUKVM0depUPf54XZceola+7hWBSZNqzphzb9m/q/PPd6e/tpak15//Ppot/tuQNNCLttn6OB8BBBBAoL0ChH/t9eZqCCCAAAIIIIAAAvkCDv8aKg7+hurRN1TFPj8NOIY6tJDv33jjjYFeZaeeeqrmmmuuQurthUpuvfVWrbfeerrlllu07rrrluKWmv19OVzuQPiX2PnazZZhw9oyT9VHJF0m6SRJFzfbZs5HAAEEEHhfgAk/3rdgDQEEEEAAgXYJzJAUPu26JtdBoG8FXnzxRZ199tl9e//ceOsFfvSjH2n69Omtv1ALrvDoo4/q6aefbkHNVIkAAgggUBYBev6V5UnQDgQQQACBTgscJmlUBxpR/QVkgxvUifYNbgFbCHShgCds2HffffXwww/rhBNO0MiRIzt+F+7pRyDZ8cdQWAPOOOMMPffcc7rhhhu00korFVZvOyr60pe+pMcee0yPPPKI5phjjnZckmsggAACCLRZgPCvzeBcDgEEEECgtAIO/xbuQOuae5FUBxrMJRHoVoFTTjklCf6OO+44zTbbbN16G7S7pAJ///vf9bGPfUx33323VllllZK2Mr9ZTz75pNZcc01dd911WmyxxfIPYi8CCCCAQNcKMOy3ax8dDUcAAQQQKEjg4HQIbieCv4JugWoQQKBWgW9961v66le/WuvhVY+7+OKL5XehhY+3Q3HAOG7cOD344INhV7Luff7O7/zbZ599ko/Xe7XERlkP33NwCIY2ef311wc4bLXJJpvIvTd9jNeff/75Acv4vNjR7w30d7/5zW8S43Cc63OJ2xXqHLhokysbbLCB/vznPzdZS/tPd2i50047FTUE2C9rDK+38DLv5Y1HRcdcJ2mh6K79/r87Je0lyWP2Xccu6ffxedm6/fJMH+/PZ6L6XZfrXFCSrxXaFuqMLs0qAggg0HsC9PzrvWfKHSGAAAIINC5wl6SrGj+95jPj3n7H1HyWdGiHhibX0UQORWBAwNPvLj6wNfSKjw8hvGco+NfQp+ij8TH33HOPjjzySL311lvxbrlHVlxOP/30JBj69re/3fAwR4dLLjNmOEOQwiQVSy21VDJJxX777Zfs82Qe/rh4ufbaa+vQQ/2n3PvFAduFF16YDIddcMEFk6DPw2I/8hFnMEpCvF122UU2c+DnodAOS3fcccdBONdff/2gYxz+XX755fr973+fnONt13PyySfrqKOcC71fDjvsMF122WXJEGu3Z9ddd9U3v/lNHXvsscmzc2B4yCGH6Igjjkiez1ATr7i+m2+++f0LpGseUh6Kh/9uscUW+sUvfqHVV1897A7LBSRtFjbauXS7r7nmmlku6SG/ofzud79LAtY77rij4b+NNOj7nqQVJYX0e2tJDuacdHvpPwrPHuzA7/k0lHN6Pja0JV2eI2k9Sfuk2w7rbpI0M8WdGQj6Wv7RhGv50L0l+Q/fM5U48HPdD0jy/86HYx1I3pLOLj7zDzpzcTYRQAABBBBAAAEEEECgNwRCzz//E3zDs43WSRF6HMxMDWo/+dnQW+GJJ56Y0e6y/fbbx+2mt0Ttz61dR84Tfh8jRoxo988jud6qq64a/0batj5p0qTk+meccUZd1zzkkENmvPHGG8m5rsN+oa56AV9//fUZe++994xjjz124NRbbrklqdNLf8aOHTvjgQceSL4Px/scr/daqeX+LrrookEmwcD7/SxsZs/YLRyTXfqcjTfeeMZzzz2XfBXsvT8Uf+dj4uP8XaV2+LvwNxXqWHbZZQf2he8qLUeOHDnjjjvuSE6dPHlyzedVqq/R/aHtK6+8cs1t+MhHPjLjmWeeCafG59Xy32dOYN27zqFbXgm9ArO9AcN+/+9L6Pk3OM2dtbbQky/8b1Lo+Ze9vr/3fYTjXFM4d6hrzHpV9iCAAAJdJsCw3y57YDQXAQQQQKAnBCZKCp+euCFuAoFuFHBPvG984xtNN909z7bZZhudqNG4XgAAIABJREFUc845SS/DMPx03XXXTXqYnXnmmfLHvcZCr7emL1ryCtyDbvHFF09Mfvazn83SWhu5J5p7Qn74wx8e9L17AsZl0UUX1UILxSNC42+VDKN2j75nnnkm6WUYfxvXNffccyc9CP1c3BMxlPiYsK+IpXugrrfeenrooYeKqK7pOt55552a63APzK222qrRIcDuSrixpP0qXHADSdenPfHiQ55Le+bF+97vlhjvnbnugPDG9FrLZL5+XNL748clb7vX37ToOH/v/RQEEECg5wUY9tvzj5gbRAABBBAooYCHNFIQ6HUBj418sY6bdK+fkMh4CJ6HAg5V/A//M8eQDnVkhe8XWWSRCt9U3x2GkPqojTfeWD/84Q91/PHHz3LSDjvskAxjdci17bbbzvJ9L+/w8GYPuXYw54+H2maH5TogHGqobdYoDA2+6y5nOdItt9yiZZZZRieddFL20I5vL7/88ppvvvn0j3/8I7TFfxNxABX2t2Lpd941XO6//3498MADjUwA4iG2DuOOTT8euntIOuQ3tCcbzoX9Qy3dS8/1urjeLST9MN1mgQACCCBQQYDwrwIMuxFAAAEEEEAAAQSaEviapNvrqMGh+Pj0+CMl1RKSHy1p4B2aw4fXPqhl9tlnT3riHX744XU0ceahDp8cNF100UXJu+a8N/T2y1bmd9M5pPJn/fXXHzg+e1wvbjvUO/vss5OPJ9rwu/YcBoZ3IPqevW27WgNAHxvenRje+ed6Hn+8PR246pklernlltOvf/1rueeiQ7S03C1po7DR4qWHuTZcfv7zn2viRHdSb6j4nXz+eJjtRen7/bweQn1375w7EwgOdSH/CwIHf34HYHhHX/gXBkOdy/cIIIBAXwsQ/vX14+fmEUAAAQQQQACB3hHYbLPN9PWvf32WG/JEINdee+2g/V/5yldye+oNOqjChid0cJgXDxf1hBUOoOJ9ngTkyiuvTIKfadOmJYHhGmus0TdDf2M+9/hz7zxPAGIrD7t1rz8bhck+wvE33eT5HPJLcPbQ3TgwjCetyD+zmL0nnHCC/HvKFoeczz7r17LOLMsuu6ziSUDC/k4u3fN0+vTpszThj3/8o1588f1OumPGjEkmSdlwww1nObaBHe4F6GTWk3KEyT08lHe7aDtUu0bOhB/hOy8dGLq7p4cHh+I6Fw0bLBFAAAEE8gUI//Jd2IsAAggggAACCCDQXgFPuBN6+zXUjcvB24knnjhLq88777xB4d+kSZN09NHuNNhYWXHFFZOhvg6pHEK5N5pni/WstHvv7UlGZ85k695u2223XRL2+Z11Dr7cay3u+dZYC8p/lk18v7vttttASOeAzs/I795z8ZBoh6PxTLsOA91DsFJxaGhzH+d3LXrbQ7B9ztix2YliK9XS+H4/T3+y5aqrrhoI/1ZeeWX98pe/zB7S8W0Hl3llwoQJmjp1avKVhyh7CPtGGzXVOXFPSX7RY9zL75kotPNkHLtJOj3tGejjPHz/sLz2RfvCcGmHhJ7Z173+XIcf/JXRcawigAACCGQEah8bkTmRTQQQQAABBBBAAAEEChRw+OdEzp+Gwr+h2uIhmw6amgn+fA0HTu7J5sBp2LBhSZjlQCgEfyEM9LH77TdzzoNwjicFyZsAY6i2d9v37pU3fvx4rbPOOomRncKQ39Bjz5OfXHbZZbr99tsTQx/jQNXv8KtWgqkDVZ/jUNFDsMtQ3OPPwV/cA7QM7aq1DVdccUVuuFnr+elxDv7c4y/MEuygLx7y67AvzLrrXnw+zu8E3CNnwo/40g78/GJHP2yf48k+PLTYk4dQEEAAAQQQQAABBBBAAIGKAgdH/4Di8KEdZbKk8Knneh5TlvzD1BNPPDGj3WX77bcP/yDnZfgHt3raz7GtFZgn/D5GjBjR7p9Hcr1VV101/o2s3drbTWp3UDhj0qRJVe/3Jz/5SdKur371qxWPcx211FWxAr7oSYHwNzXUzfm3v9xyy1U8bPLkyeFvI/RubcOfx8z/vajYqPSL8ePHzxg1atSMG264oeKhwaEdjeYaCCCAAALFCzDst3hTakQAAQQQQGAogQlDHcD3CCBQnMA222yjJZZYQp/+9KeLq5SaEIgEPLR8gQUWiPZ0z6rfBbjXXnvpM59panLg7rlhWooAAgj0oQDhXx8+dG4ZAQQQQAABBBDoJ4HRo0cT/PXTA+/AvX784x/vwFWLueSXv/zlYiqiFgQQQACB0goQ/pX20dAwBBBAAAEEEEAAgVoEzj///IEJC2o5Pu8Yz9RLQaCSwMSJEyt9VdP+l156qabjWnHQMccc04pqqRMBBBBAoIsECP+66GHRVAQQQAABBBBAoIcFxkkand7fXZJqSUuSYxzcFRXejRvnZlAQmCngXqMvv/yypkxp56v6CtN/2X9TzU5wE7XG9VEQQAABBLpQgPCvCx8aTUYAAQQQQAABBHpQ4DRJ49P7cjerWtIWn3PnEBZO8071Mcstt5x+8IMfVD18wgReyVkVqM++vPPOO2sKlu+9914deOCBQcfdSP8rbGSWQ/1eM4c3tenZc4tMs9vZ9qZunJMRQAABBAYLEP4N9mALAQQQQACBdgg0N36sHS3kGgh0j8BQIeGwcCvzzDOPCPeCBstaBJZaain5M1QZMWJEfMjrNYbX8TmtWL9Kkj8UBBBAAIE+FyD86/MfALePAAIIINARgaHCio40iosigAACCCCAAAIIIIBA7wkM771b4o4QQAABBBBAAIG+FNisL++am0YAAQQQQAABBBCoKkD4V5WHLxFAAAEEEEAAga4QmCe8186tfe+997qi0TQSAQQQQAABBBBAoPUCDPttvTFXQAABBBBAAAEEWi1wvKQPhosMH96V/343nkyglpl+w+2yRAABBBBAAAEEEKgiQPhXBYevEEAAAQQQQACBLhBYTdIBcTuHDRuY4yLeXfb1g8veQNqHAAIIIIAAAgh0owDhXzc+NdqMAAIIINDtApOjG2Dm3wiD1boFZpP0A0leUhBAAAEEEEAAAQQQmEWA8G8WEnYggAACCPSZwJsduN8JHbgml+xNgQMlueefi1/0RwiYYrBAAAEEEEAAAQQQmCnQlS+E4eEhgAACCCBQoEAnwr8Cm09VfSywgqTjovs/J1pnFQEEEEAAAQQQQACBRICef/wQEEAAAQQQQACB7hQ4V5Jn+XV5StKxkvZLt1m8LzAjrL722muaMmVK2GSJQGEC9913X1zXwG8u3sk6AggggAACnRIg/OuUPNdFAAEEEEAAAQQaF9hD0vjodA//fS3a7sbVcZJGpw2/S1JRM/4OzH7y8MMPa+JEXrPZjT+OLmvzwG+uy9pNcxFAAAEEelSAYb89+mC5LQQQQAABBBDoWYEFJZ0c3d1lkq6Ktrt19TRJ7pbnj4PAosqzRVVEPQjUKPBMjcdxGAIIIIAAAm0RoOdfW5i5CAIIIIAAAoME6Ho0iIONOgW+K8kBoMvzkvZP11nkC9wvycGiA0V6ZOUbsbc4gX9LOrO46qgJAQQQQACB5gUI/5o3pAYEEEAAAQTqFeClY/WKcXwQ8FDf3cOGpEPTADDaxWqOwCE5+9iFAAIIIIAAAgj0hQDDfvviMXOTCCCAAAIIINADAp7cw5N8hDJV0nlhgyUCCCCAAAIIIIAAAnkChH95KuxDAAEEEEAAAQTKJ3C8pBXSZr0laa/yNZEWIYAAAggggAACCJRNgGG/ZXsitAcBBBBAAAEEEJhVYDVJB0S7j5b0ULTdC6t3RjdR1Ey/UZWsIoAAAggggAAC/SlA+Nefz527RgABBBBAAIHuEZhN0g8keekyXdJJ6XovLQ7upZvhXhBAAAEEEEAAgbIIEP6V5UnQDgQQQACBfhKYFN3sMdE6qwjkCRwoyT3/XN6TtGe6THexQAABBBBAAAEEEECgsgDhX2UbvkEAAQQQQKBVAh6yGQrhX5BgmSfwIUnHRV+cmfb8i3axigACCCCAAAIIIIBAZQEm/KhswzcIIIAAAggggECnBb4nybP8ujwl6ch0nQUCCCCAAAIIIIAAAjUJEP7VxMRBCCCAAAIIIIBA2wX2kLRVdFUP/3012mYVAQQQQAABBBBAAIEhBRj2OyQRByCAAAIIIIBAjoCHoy4q6Zmc79jVvMCCkk6OqrlM0lXRdi+ujpM0Or2xuyQx428vPmXuCQEEEEAAAQTaLkDPv7aTc0EEEEAAAQR6QsDvobtQEv9fojWP87uSHAC6PC9p/3S9lxenSZqSfhwEUhBAAAEEEEAAAQQKEKDnXwGIVIEAAggggECdAr0wyccISRtKOkjSqXXeP4dXFxgvaffokEPTADDaxSoCCCCAAAIIIIAAArUJEP7V5sRRCCCAAAIIFCkQz/ZbZL2dqOtESbdJ+kMnLt6D1xwp6dzovqZKOi/aZhUBBBBAAAEEEEAAgboEGKpTFxcHI4AAAggggEAq8Ei6nEPSJZJGIVOIgHuFrpDW9JakvQqplUoQQAABBBBAAAEE+laA8K9vHz03jgACCCCAQFMC35P0WlrD0pK8TWlOYDVJHuIbintVPhQ2WCKAAAIIIIAAAggg0IgA4V8japyDAAIIIIBAZwRmhMsOGzYsrLZtmbnmPyUdEF3c76jbKdpmtT6B2ST9QJKXLtMlfStdZ4EAAggggAACCCCAQMMChH8N03FiiQUuleR/QOaDAb+Bcv0G/kU41PR/c/4n1HDYYYeF1bYtM+Gf/778LrrLogacJcm9ACn1CxwoyT3/XN6TtKckD/vtpzJBklNtfzzrLwUBBBBAAAEEEECgAAHCvwIQqaJUAutJ2rFULaIxCCAQBBaS9M2w0efLSZLCpx6Ka8PBl156qT7/+c+HzU4u95X017QB86fv/+P/X9T3RD4k6bjolDPTnn/RrvpW33nnnfpOKOjoTEBcUK1UgwACCCCAAAIIINCMAP/nvBk9zi2jwDxlbBRtQgCBAYF5B9b6e8Wz/YZPPRL7SbounHDJJZdo11131X/+M9AhMHzVkmXmOuH/Q7woaWdJoRFrEfLWze+wL/zv11OSjqy7hhKccPfdd+uRR8I8MEmDwm+iBK2jCQgggAACCCCAQP8KzN6/t86d97rA2LFjdfnll/f6bXJ/CJRe4MEHH9RWW21V+nZ2SQPflrS1pKslbeI2X3zxxUnTL7jgAg0fHvK4tt/NH9Kea+7N6HKUpF9L8n5KdQG/J9HPNBQP/301bHTL0sHfxIkT9corr4Qm/03SPWGDJQIIIIAAAggggEDnBAj/OmfPldsgkOml0oYrcgkEEMgKzJjhV8NRChQoawB4bBpIuuefU8hLJK0uyT0DKfkCC0pyr79Q/P7Eq8JGM8sRI0Y0c3pd595zzz1J8PfCCy+E856R5Pf3vRF2sEQAAQQQQAABBBDonADhX+fsuXKLBRw4EP61GJnqEahBgL/DGpDqPyQEgO5dt4FPDz0AL7zwQnXovWse4unhv3+S5Hf/eeKP7zPJS9WH+11JDgBdnpe0f7reNQsHfxMmTFAm+Ftf0uNdcxM0FAEEEEAAAQQQ6HEBwr8ef8D9fnuEDv3+C+D+yyDA32HLnoIDwM0lXRMHgCNHjtQPf/jDTgWAnvjDs9Rekd61J2DyOwo9KzBlsMB4SbtHuw5NA8BoV7lXqwR/g178V8ddeIZfu7hMZMbfVIIFAggggAACCCDQpADhX5OAnF5eAff8Y7hheZ8PLUOgzwWOKej+38wGgD/+8Y+TqjsYAF4p6RxJe6f36GGtU6MZgQu69a6uZqSkc6M7sE9XBaQtCP4iDlYRQAABBBBAAAEEihQg/CtSk7pKJ0CPo9I9EhrUhwL8HeY+dM/0W1QpYwD4VUnrSlpZ0qj0/X+fkuTeihTpG5JWSCHekrRXN6HkBH//kuShvo32+Oum26etCCCAAAIIIIBA1wkQ/nXdI6PB9QgQOtSjxbEItEaAv8PWuGZqDQHgbySt5+9CD8Af/ehHmUPbsvla9P6/OSR5EpDvSDq4LVcv90Uc+h0eNfFESQ9F26VerRD8Odgl+Cv1k6NxCCCAAAIIINDPAoR//fz0e/zemfCjxx8wt9c1Agy/b9ujcgC4saTr4wDQ7wA866yz2taI6EL3Svq6pFPTfQdJ+pWk30bH9NvqbOlwXw/7dZku6VvpeukXVYK/B0rfeBqIAAIIIIAAAgj0sQDhXx8//H64dXoc9cNT5h7LLsDfYVuf0OvZAPD73/eEu+pUAHha+k7CDVOFCyWtKumZtqqU52IHRhNavJdOjuJhv6UvBH+lf0Q0EAEEEEAAAQQQqChA+FeRhi+6XYAJP7r9CdL+XhGg51/bn2TZAsDdJP1Z0qLpxwHgZ9qu0vkLfkjScVEzPBGKe/4VWT4RKisydM8J/l6Q5KG+Rff4mxDazxIBBBBAAAEEEECgOAHCv+IsqamEAkX+w08Jb69jTbr++ut19NGzzlcw33zzaZVVVtH48eO14YYbaq655kra+Le//U1HHXWUHn744UFtPuecc5Lj/f0NN9ygW2+9VQ89NPPVVyussILGjRunbbbZRksttdSg88LGyy+/rMmTJ+uWW26R/+H0lVdeUWjDlltuqfXWW0+u+4gjjtDjjz+u1VZbLWn3wgsvHKoYWP7xj3/UQQd5VKK00047ab/99tOIESMGvmelcQHCv1y7SdHeomb+japUCABvSt+3pw72AHQvPweAfh+hi3sB+t1/7hXYT8Vh3zzpDT8l6cgW3Pzmoc6i/vevQvDnkK7o4C80nSUCCCCAAAIIIIBAwQKEfwWDUl25BIr6h59y3VXnW1PJ1eGbA7zwOeywwzT//PPLx+cFQO+9954cJJ500kl6/XVnFe8Xh4D+rLjiivrwhz/8/hdSUt/UqVN17rnn6oknnhj0XWiDA75PfOITWmSRRbTSSisl4d/06dP16KOPasEFFxx0jtsxbdq0gX1rrbWWZptttuQ6AztZaVig0u+l4Qp748Q4PW9F+Gcl/1E5aPM79jzhRhIA+h2Ap54aXsPXNky34XRJMxN26dtpu/xewH4on5W0dXSjHv77arRd1OoWoaLhw4eH1YaXVYK/exqulBMRQAABBBBAAAEE2i5A+Nd2ci7YLgGHTYQOrdHOC/KyV3I496lPfUobbbRRbvDn45988kn95Cc/mSX4i+vKPkdv//a3v9XJJ59c03kOOlZffXVde+21SbV33nmnVl111STcC9d5/vnn9Ze//CXZXGONNZKehvx2gk7zSyybN2yiBgdMgwLA006b2eGuAwHg1yR9WtLKkjwD8CWS1pbkmYF7ubi33xnRDV4m6apou6jVFSV5JuGkDBs2LKw2tCT4a4iNkxBAAAEEEEAAgVIKEP6V8rHQqKIECB2KkhxcTxz+ffGLX9Tuu++eBHz//Oc/5aG8N954Y3LC3//+9ySA/dCHPqRTTjlFxx9/vDy81j3yjjzyyGT9mWdmvvd/nXXW0Z577qmll15a7rHy6quvJkN5/Qzj5/jAAw8kPf5CT8FPfvKTyTBd9xB00PfOO+8kvQHvuuuu5Dyf+7GPfSzp/Xf//ffL53u48JgxYwZuyu30dy7uJTh69OhB1xw4kJWGBOLfS0MVtPekOdt7ubZcrSwB4NuSdpZ0u6RRaQj4XUn7tEWhcxc5WZLf9+fyvKT90/WiF+5dOFCaCf9ygr+XJXmoLz3+BoRZQQABBBBAAAEEukeA8K97nhUtbUCgy0KHBu6wM6dkXcP2Bz7wgSTYC+GfWxe+C8vQYm/H+/xevyWXXFL+B1bvHzVqlNZe252C3q/DwZ57/YXAcPPNN9f++++vueeee+C42WefXcsss0zyCecusMAC+uhHP5oEfP6HWg8VdsAXvv/zn/+c9CJ0PWuuuWYSPsZtSw7kPxoW6DLLXgz//OxCADhV0mre0aEegB7me6hHIKc/qL3TdwFe2fAPrNwnjpfkewzF9+4AsBVlUPjX6AUqBH8bEPw1Ksp5CCCAAAIIIIBA5wUI/zr/DGhBiwQcOMQ9xlp0mb6sNg5zgrOtPaHHb34z853+DtLciy48Ay/DeeEch31+J9+zzz6rSy65JFl+9rOfTYI6v3MvW1588cWBSUP83r7NNttMc84558A1sseHbQeCH//4x3XllVcmIZ97+bltDhr//e9/68EHH0wO9YQgfr9gaHM4n2VzAng251fg2Q4AHeJ4EpCBANB/Q9/61rcKvMyQVZ2dDkXeLj3yB5JulTSzG/CQp3fNASMlnRu11sHredF2kauLSRqY6bfRiqsEf0XPSlypiVMkOTB1mSjJ2xQEEEAAAQQQQACBJgUI/5oE5PRyCxA6tOb5hBDPtfudff5ky+c///lkJt/wDHxOOC+se4ivhw2ffvrpSSh30003yR/v/9znPqf1119/YMZg1//aa68lYZ3XQ3AY6s9eP7u93HLLJcN/77vvPvmz8cYba5555kneOxje97fyyisnvQhrrTN7DbbzBfDMdWnVJB+5F4t2evjmoADwxBNPTL5ucwC4p6R1JS0qaX5JF0ra2PP5RG3t9tVvRO/ge0vSXi28IU8m0tRL/koQ/LWQh6oRQAABBBBAAIH+FiD86+/n39N374CJ0KE1j7ia69ixY7XLLrskPe3csy4cG5ahRd72M5owYYL8TsALLrhAf/jDH5Kv//rXv+o73/mOPGnIPvvso8UXXzzZH87xRpjJMltvqD+79NDfVVZZJQn+7r33Xj311FNaYYUVkvcKesIPf+/egCGYzJ7PduMCNqXMIhDP9jvLly3eEQLAmyWt4ms5AJxjjjl0zDFtyyRflLSbpOv955z2BPSEIDOTyBYDtKF6T7xxeHQd39dD0XbRq00N+c0J/kIv0Xb1+Cvag/oQQAABBBBAAAEEIgHCvwiD1d4TqDUY6r07b+0dVQtz/D4+D6X1MbF/HNyF78L3yy67rI4++mg999xzuvnmm5OZeR3OOQz08N699947mcwjHO+7e/rpp+UJRtx7r5biINJDfy+99FK98MILyVDfxRZbbGCiD08K4pAxvkYt9XLM0AKYDm3UgSPCBA4eVpkEgMcee2zS0/bww+PMqqUt+62k4yRNSq/i5HGypJn/FqCll2555R7u62G/Lg7QWjmuer50iGx6ufoWFYI/zxBN8FcfJUcjgAACCCCAAAKlFfC/bacg0LMCDpn4tMYg/Gh22203XXPNNTrhhBPkCT/8/j7P+Hv33XfPYh/O8TL7XLxvoYUW0jbbbKOjjjpqYMIOv0fQoaCPn3/++fXBD34wqcYz9F577bV64403ZqkrW3fY9lDhVVddNTnf7/1zD8PHHnss2R43blwy5Dccy7LY302CzH+UTeCF7Ayu3/jGN5JegG1s6LFR2DeHpEvSmYDb2ITCL+XZi8N7696T5CHOHvbbqrKZJNu51NW7sErw1wsBbErCAgEEEEAAAQQQQICef/wGelbA4Q09jlrzeG0bSlh3r7rdd99dZ555ZtIj74orrkh60jmwc/GzCMeGZ3Pbbbcl7/rzuT7Ok3x4Rl/PxvvSSy8l57377rvyx+fPNddcWn311XXLLbck3/3qV79Kwr9tt91WSyyxRHL+W2+9pccff1wPPfSQNtpoo6THYHKwpHnnnVcrrriiPLvvo48+qt/97ndyiOhzPRswv5cgVewyPPdia6W2ggRCADjQA9ABoEubegD6HX87S/pT+u6/pSV9T9IeBd1fu6v5kKSTooue2YYedPGQ319J+kp0/YqrBH8VafgCAQQQQAABBBDoOQHCv557pNxQLECYE2sUtx6HOSHIc+1rrbWWPHmGQ7k77rhD1113nbbffvtkiK7f4eeedi7Tp0/XzjvvrJ122ikZhlutZX4f4JgxYwaCuTXXXFPrrLOOfv/73yen3XjjjfInWzbZZJPknPg34KG/7uF31VVXJQGhQ0IXv/tv4YUXHrhGti62mxOIn0FzNXF2iwRCAOgZd1f0NRwAehbggw8+uEWXHFSt/4thv7TXn7/YPZ3ltVUz4w66eMEbDvvCuwieknRkwfVnq3OPv02jnTWFfznB3+vpexc73eNvQnQvrCKAAAIIIIAAAggUJED4VxAk1ZRPIA6lyte67m5RpfBvxIgR2nzzzZNed+55d+WVV8qz7Ho4cF6J68n73u/g23TTTZMQIgRI7r0X3gE4ZYo7K+WX8PzDeeEoDxt2Lz8HkKF4khJPdpA9NnzPsjkBXHP9wrBQfzk194j27nQA+ClJvwsB4CGHHJK0oE0B4KWSNkmDP1/XIZpdZv4bg/ZaNHo198DzrLuhHCjJE2e0snjmZr/zz+VpSXek6xUXFYI/z7Tc6eCvYpv5AgEEEEAAAQQQQKA5AcK/5vw4u+QChA6teUCxawjZwpUWXXRRbbHFFvr+97+fDMl1ALjjjjsODPkNx3m5/PLLa88999S0adPkd/u9+uqrydBe73cvwvXXXz8Zqhtfz+eNHj1aBxxwQDKsd/LkycmkHR6+6+JefB7au+GGG2r22WefJdAbNWqUHPaF8M/H+5O9RlIZ/1GIwFAhbyEX6b5K4uR6WEma/68OB4D7p9f30N9RaU9AB5Jvl8SnWjPc2++M6ICrJV0VbbdqNR7y+4uhLlIl+Jv5LoWhKuB7BBBAAAEEEEAAga4UIPzrysdGo2sVIHSoVaq+4z71qU/Jn1Cyzuutt578icspp5wSbw5ad+++SiVbdzhu+PDhScjnoK9ayTt/yy23lD9xyTsu/p71xgWwbdyuA2d2MgB8LX3/n3sfejjrWpI8IUjbph9uwvt4SX7fn8vzkg5I11u5sNFW0QWqho0Ef5EUqwgggAACCCCAQJ8JEP712QPvp9t14EBvrn564txrWQX4Oyzrk6nYrhAA3iZpOR/lIcAjR46seEKBX3jo6SRJ30rrPEzSb9NPgZcptCoP4Y7DvkMl+X1/rS4e8rtYepFXJN0UzfqDkCM3AAAgAElEQVQ76No5wd+bkjzUlx5/g6TYQAABBBBAAAEEelOA8K83nyt3lQoQOvBTQKDzAvT86/wzaKAFDgDXT9+7t4LP32+//ZKJcaK6PFNvK8p3JH06nYBiuKQLJa0k6cVWXKzJOp2InitptrQev6ewXROVxEN+f50Oj3ZvwEGlQvC3OcHfICY2EEAAAQQQQACBnhYg/Ovpx9vfN0fPv/5+/tx9eQQI4cvzLOpsyTOS3Kvt5tAD8F//ciY4UBzMtaI4VNxN0v2S5pe0qKQfSNq+FRdrss5v+FWjaR1vSdqryfpqPd3vicwb8jsjVPDOO++oSvDnXoJlLKdJGps2zDPO3FnGRtImBBBAAAEEEECg2wQI/7rtidHeugQIHeri4mAEWiLA32Euaxlm+M1tWGanA0D3ABwIADPft2rT191T0hXpBbaTtI+ks1t1wQbqdegXv4/wREkPNVBPI6f4fYhhyK8nRLk2rWTQ5DETJkzQCy94IueB4pedljX4cyPHpYGz18cMtJoVBBBAAAEEEEAAgaYECP+a4uPksgsw3LDsT4j29YMAf4e5T3lC7t5y7gwB4O8lLdXGJl4p6RxJe6fXPDkdqnpvG9tQ7VIe7htehDg9ek9htXOK+i475Nfv/JulRMGfA0LPrFTm4G+W9rMDAQQQQAABBBBAoBgBwr9iHKmlhAIM+y3hQ6FJfSlA+NcTjz0EgO4BGALAB9pwZ1+VtK6klSWNknSJpNXT99u14fIVL7FH1EPtvbSXoof9tqvE4d+lQ1zUwd/WBH9DKPE1AggggAACCCDQwwKEfz38cLk1MdsvPwIESiDAsN8SPIRimuAZbD8p6UuSHpH0p2KqrVrLa5J2lnR7Gv45BPSEIAdXPau1X35IknshhnKmJPf8a1dZUdJH0ovFQ37zrh+Cv+vyvmQfAggggAACCCCAQH8IEP71x3Puy7uk519fPnZuuoQC9Pwr4UNpvElPSzq+8dMbOtPDfA+V9P307IMk/UrSbxuqrfmTHPYtmFbjQPTI5qusq4a4199kSfGQ31clPStpkbTGbSQR/NXFy8EIIIAAAggggEDvCRD+9d4z5Y4iAXocRRisItAhAf4OOwTfW5f1RB8bSvLEHy4XSlpVkocjt7M4ePMQ2lAOlOTArZ0lDv+uyrmw27S/pG9L+nXO92Xe5R6dYaIPZvot85OibQgggAACCCDQVQKEf131uGhsPQIvvfSSbrjhhnpO4VgEEGiBwMsvvxzX+p94o4/Xx0f33i0z/0ZN7siqZ//1+/8WTT8OAD/TxpbMI+mM6HpXS8oL36JDCl/1DL+fSGudIcltyJafSvKnGwuBXzc+NdqMAAIIIIAAAggggECbBdwjwv9AxAcDfgPl/A3EQxTb/F8PFS+3U/TfGe0Kc+LfZ8WG8cUsAu795wk2gl873/13WnTd5yT53X/tLvtEbfB7ECkIIIAAAggggAACCAwpMHzIIzgAge4ScI8QCgIIlFdgjhI27c0Stokm5Qv4PX8nRV95aOta0XarVleTdEBUud9B6Pf9tbsMNeS33e3heggggAACCCCAAAJdIMCw3y54SDSxLoHHw9HzzjuvVlvN/7xGQQCBTgq89tprmjZtWmhCGXv+hbax7A6Bb0r/n70zgZ9rvtf/E2ssFQThUkRLUJFIU3EJkRSJNSW11XpriaDFvxFrhFhjaag16loqrqWCuLUVSVRUqF2robfEVlpRiZKg+P1fz8n5TD5zfmf2MzNnzjzf12tytu/6Pmcmv3nms2D7UPSjmHwrgN4AmBm4HmVZAL8EsGTYOd20b6zHQCX6XAnAYFenUVaqbkjtioAIiIAIiIAIiIAItCIBiX+teNc057IIbLrpppgxY0ZZdVVJBESgfgRefvllbL755jbA57ajrQhUSeALAPsDeBnACgB6ArgSwKFV9leq2SkA7JckPr9HlmpQp+u7ADDL2VcBzK7TOOpWBERABERABERABEQgYwTk9puxG6rliIAIiIAIiEAbEHgj4oZ7CADGbky6bATgZNfpBQBec8eN3G0Hl1/GVZwevvo2Eq7GEgEREAEREAEREIEsE5DlX5bvrtYmAiIgAiKQVgLK8Fv7naHr7TAA+4ZdXQXgKQAUBpMq1wKg2y8LRb/zw/1Gb2jxt7MbNKsuvxT8LBP2ym692hUBERABERABERABEaiBgMS/GuCpqQiIgAiIgAhUSYAx61RqJzAKwJah6+8qYfy/rQF8XXvXgRuxCVHMMEx332a5rQ8BwJh/LO+FImd4qI0IiIAIiIAIiIAIiIAIFCcgt9/ifHRVBERABERABEQgvQQ+CuP/mdjHzL9MCFJr6Q7gYtfJFQCaaa3pXX7vBdDh5qZdERABERABERABERABEShKQOJfUTy6KAIiIAIiIAIikHICdPU9281xbJgJ2J2qePcSABQAWd4BcHq434xNFwB7uIGz6vLrlqhdERABERABERABERCBJAlI/EuSpvoSAREQAREQARFoBoHxzhWWf9vcCoBuwNUUCm1MIGLlJwA+sYMmbGnNuFY47scApjVhDhpSBERABERABERABESghQlI/Gvhm6epi4AIiIAIiIAIBATo9rs/ALoBs/QEcHW4X8lmRQBXugZTATTb0s67/D4A4As3v6ztHg9gcPh6IWuL03pEQAREQAREQAREoFkElPCjWeQ1rgiIgAiIQDsTsEQSZNDMWHJZugfM8nsEgDvDRTEL8IMAmBW43HIOgHXCyh8COLbchnWs58W/ZguRdVxm0LUEv3oTVv8iIAIiIAIiIAJtSUDiX1ve9pZe9PoA1iuygt527eOPP8ZjjxX+Tr3eeuth/fXZnYoIiEA1BObNm4cXX3yxZNPXX3/d11kWgBe+/LXCb1hfKxv7M9wyGNNNJRkCUwBMAjAy7M4SdVAYLFX6RcS+0WG8v1Lt6nl9YwC9wgFo8Xd/PQdT3yIgAiIgAiIgAiIgAiIgAiLQbAJ0B2KGw8Rezz//fIeKCIhAdQTWW2+9xN6L4fv6+SZ9yNCyytbSKMsqG49blWQJrADgZXdPZwFYpsQQSwJ41rXx4myJpnW9fKabE60YVURABERABERABERABESgYgJZsfzbBsBMAAMBPFExheINKu2bWQbZ5gAAdBlSSY7AyuwqCYu9F154AfPnzwctl1REQASqI/Dmm28GDQcNKmTIV36/oZVu3/JbqKYIFCTwaRj/j2IeRT8mzGBCkJMLtgCY1IOWfyyfAzgy3G/2Zj83gUYJ025I7YqACIiACIiACIiACGSBQFbEvyzci2rWQKGRX2h8oQ8e4xy96k9maf/QQw/FmWfSGKL6sv322xd1CS6n54ULF+KEE04Iqk6cOBHLLbdc0WaV1i/amS62FIGs3/sZM2o3kurSRZ6vLfVQp3+yfwRwEoCJ4VRPBPBI+IrOfiMAZ7uTFwB4zR03a9e7/NJClMlHVERABERABERABERABESgYgJZyfZLaz9+c0za6q9ioE1o8BCA1cL1kwHjHd3uYgQ1YUoastkEPvzwQwwbNgwUVPzrqKOOAoWoNJdbbrklb85PPJHc25p9kwv51LucffbZqDfvV199FX379s3jxfvNsVVEQARwqRP7+PfOzQDWjOFyLQBm+WWh6Hd+uN/sjU/08TSA95o9oQaMz3s2PXzJErgBwDWECIiACIiACIhAexDIivjXHnervFXeEVajINiW5eGHH8bGG2+M559vVviw9GAfP348Ojo6gtfcuXMxZ86cwFoxzQLgAQccgMmTJ6NPnz6YPXs2ttmGXvTJlEjiiWQ6jemFfN99993cFVqFXnPNNcGrlIVorlEFO+Rl95nMpkyZkioBcP/998duu+2Gf//73xWsSlVFIBECBwF4P+yJwh8FQF8OdQlovgrdfen2m4bixb92cfml4Ld9+ApCfaThRmgOIiACIiACIiACItDqBGoV//it3Actj35LZ9w7f53BqruH0Ji97oXwD+1rwnqszxLtl+6txYrV9+Nb/358fz2uP/pt2lzYjvvLRypG+2WdOH9PrpPrtfGtno1hx9a91TcGPB8dixz48hytvW0p+vWxg3Abx4eXOJbvy+rZnEvxigyTjkOKLrSI2mmnnfDyy4z5rkIC3bt3x0EHHRQIgAsWLBCUjBLo1asXRowYEYiPaRF533vvPdx333047LDDwCzcKgEBWmrbS0jqR4DCHwVAKzsAYPIoFv6/e3G4z41lBnanmra7FoAtw9H5f/LdTZuJBhYBERCB6gmsBOB6AOcC6Fp9N2opAiIgAiJQK4FaxD+KUFcCYEwa+wJD4cmEMF7nH9zeJZX+e49GXFInhb/Es49bQuHPknfwHNtThGJ/5RbWnw3gGDc3JgNhv15c8/3xS4D9cU3Bj2MzVtBFrhLFOLrU8hyvmzDIerZuVh8K4BfhWKxHRlsBGO36KrVra7Cx2M/rMTH+fD+cA5mfUYULNMcrdj/9OC2xT0u3zTffHK+88koi86X7qXehnTmTj1N+idYp5H4Zdde0euaua8fWu9X3LrDRsa699trAzbSYq2mc5RtdYek6yjF84Rx8X94dN66+b5v0vq2fc+C87D5EXXijTIyXtT/jjDPw0EMPYbXVVgvcf0855ZRgO3Xq1KBP9jdp0qSyeHCNcUw45vLLLx/0w764f/jhhwcvz5Pt/Vq4Jn/d1kJLVp63Nfs6cZyjVoesw3NsF21rzxvXwWLHNlb0OYwbr5JzN998M4499lhZAFYCTXWTIMBYf5e5jiYA2AzAJe4HyXcAnO7qNHt3ePh3BudBl9/8D+hmz07ji4AIiEB5BOjK/18ATgVAS2sVERABERCBJhGoVvyjUMREExTX/B+kDEbNgGJ2nYGnfHCtq0L3m33cer1QRQGOIp8/x/Z002GfvF6qxPXBNhQe2S/Fsbh+hoWxgCjkWVA0rs3EP2YMZHaHWQDuCifBepwbhb113cSYdOM4t3b2Q1YjAGzo6hXaNRGPwqiNxbrc5zlfKDTODS0Mac61PgByrrQMCe8N+7Ji99OOU7X9/PPPcffdd+O2227Lez311FN586QF4HPPPZd3rtIDiiMDBw4EBT9zr5w1a1Yg8FhfFGt8HYqPPBcVUCgI0QX0ySefDPpinxSlTICx/opt4+bz97//PW8+0fYUwOgOOnbs2MAKMHq92DHHo3DDNXH9nDvdSxtdDjzwQAwZMiSYA+fCctpppwXiFlkfc8wxwbzsHrEOhS9awzHDM92ghw4dGqzjwQcfDIQ5ioEPPPAAaA3JcyuuaKG/Cq/OxLQ4JnRTZl8jR44MXty//PLLsdRSi/MrWXtaqfI658sty5577pkXk/DEE08MXLVZh8z53F18sTdWyp8nn3XWYTKaSlyMKfzR5ZrWocZv99137yQK54+Wf8Rn7MYbb+z0ev9987pE8Bz96Ec/ym+oIxGoP4ExAJgEhIX/n98L4JDwmBtm+/3EHTd7tx1dfpvNXOOLgAgkS2CTUPizXmnQoSICIiACItAkAou/jVY2AQpMTDRR6Ns/haS46xTyKMKtDWDZcEhas1mhhRzFrGi0+jmhMMf/NLyYaO38tlAfrDMtFOCi/VBs2zYU9t7ynQHg2CyMFUSRj2KgiYM8b2IZ+zQhlN907fyi1ouP44RHq2NbColxY3FcBhIjfyvkTGtG48J9jk1Lx0oyJZhV4dEx/G2sVG1/+ctf4ic/4fe14oUCy6677gpaUG22GY09KisURSjyUDjy8eeOPvroQNxjb6xDkc/XMTdbtuV1WoCxUHw699xzc8IM+2TMNtbbckvz8io8x3LmY60pKvJlxc/PzpXaUqh6/PHHsf766+fWQFFp+HAapjS2+Pkb34suughvvfUWpk2bhjXXXDOw6rNZlTNHxhasVCi76667AoHt9ttvzwmplTDx7U2g45bz2HfffQMRkrxZKP5RvGQxl14KnXwOrFAU5csKnydrY+dKbSksUgilOGyFFp6VFIp65Qjtd955J1iXIvhKK9EjKK/w/wD+31TqtWQZdUr1YdfpYqmSbQJfANg//H9+BQA93XL5Q1eaYurxTTHYzS9Nc3PT0q4IiIAIFCVwXuQqvZhUREAEREAEmkSgWsu/DUJRrFjgMIpmha7zW613k40un/6UFneOWx4zjl25vxjR8i4qvtkYxfqhsOaFPWvjt5Mjc6MAyj69IOfrR/fXi54ocmzCY5EqnS7Rf88sHIsxjja0drToJPNoTMJofX/8twgTf++S3B/nB/3kk/KNNGh51Lt377KECT8G900UocWZLxTzTKB57bXXAuEkWofXObZZqbG9F9GsP6vnBR27Ft2WMx9rQ7HMrLhoWUYhNOoqa3ULbSlKrb322oFVIUWrZpYNNuBHz+Ji/HmG1yheXXVVZYavUcFwce+F9+g+vdVWW2Hddb3Bb+H6/oqJqXHt2R/Pe/dsv0b2E2XAcz7hB581CslRF18/h7h9ukJTCKWIXc5zGNfHp59+Gnc69tytt96as4yMVGAc0t+EYsydAG7jEgHcCOC68LOJsdnoxkm3TbpwMpbQWaHl+CnUTENLbf46MArAEaH1AS2/KQDtTSNLALsD2BmAqZzPAFCg0MgNydAhLf+i4Tc+A3Bsyta4S2idyGnxR8VCP7SmbNqJTIfxGCl88sW40CoiIAKtSaA/AG/B3Jqr0KxFQAREIEMEqhX/iIBil8W8i0NS7DpFrUIiG4U7H0eQvxLZq1xLtmICXzFhkBaJpQQzWtTZfPx2UdCsOBL5597MPyx6VK6gGNdJMf5x9XmOFpdcE02IRoYxEMuxVCzUX+rOX3DBBVXNiaIIxZFShW6/Fi+NWx6/+OKLeeJfoT5Y75///Gehy3nny52Pb0QRjxaHLHRvraSMHj06EGpoXcZ1RV2ZK+kr6brGly6rFDtp6cg5Vip+lTsvincUUSmImtVeuW19vWLt2T/d2guVqKDs69Ei8rLLLgssE8uxwrO2tBS88sorczERGxHXkS77jz7KMLCpKRQJF5s+pmZamkiCBBg/jz9KWfkawJd2kJKt/8LcblZ/FPxmhK95KbkfmoYIiEDlBBhGSUUEREAERCBFBOjyVE2h+ywtxCjSxQlyha5TSGLsPsbJi/tmy1+36TLLX4vMhbbS+bEPusLSTCs6N55jzL6oa6+503JuFDS9MGnmXpwX28b1G50jXYSjrsVcE/t4KXTJpdDoC+uzHQutFlk338xpUaxCzrFYoXjJvr3lJfuj6Bkt0f7tOoVMtmcCkOg6rE7LbenyWyxWWrEFmcBUzJWSghzdQAvVoWhUrLD9qquuWqxK7lo588lVjtnxlmUxlzudoshFF02+KPxRYKNANXHixJoEsE4D1XiCLqt8MUYhhco5c+YE+xTEki5cP+9ptQJgsfYUBpdd1iIjVD9zrt+7qpfqiXVpKcrYfXQ/3njjjYM4l5X0UWoMf53PD+MKRsrDoRhDQca/vooc+2tJ7f9fZC71PPQCFH90Uak/AbqK/9Il0uCI/D+ff5PQ3ZxCYLML4xHSGtVKu4l/tm5tRUAEWpcAP09pLKEiAiIgAiKQIgLVWv4xewITT1AcWhSMatGiGASM4pNdpwWF/9bNeHIshcyOGMSKf4TTxcuLXNw3awyOx1+G7TjsMrexPihORvvgOfZPX71oH3eE4htNo8z6j+3ZhoXxgtiWxz5jMOdzoWvDurQ8ZHIQ3w/XxPacH8VRWtbttajroB7rsx2LX4Mfi/z4H2qxwj7ZN8cytYliJ4VLfz/82tgfLV78vaLlIAXIQu7Tfg7/UcAa0ltGJrFPt75cWWuttdCjR49Or5gYYkGsv6effroqN01zh6SQ4gvjzDGxAstGG20UxJt75hl6DRYv7MeSO1hNxqujuyf7ibp5sg5dOSn4sZQzH+s3umU/tBrzrqNx45l1W7Q9jymu0c00bh1x9ZtxjlaATKRSzEKu0LxK8aDYt+222wb3ns9ApaVYe3umou7jlY5hz4uthWNSUIwWex6i5ylg0yKP8Smjz320rj/edNNNsd5663V6RYVMHp9//vk4/nh6+HUqOwGg2+Me4WckE0QxQwhddpkxkJ9VdOWlSy8/N+niS1dffr7xM4Kf4XQFpkswXYP5/xT/v/pvADeFWeWZtX0KAMZ6uy/8wYgmiOXHEug0bZ1oAQJ8ZvqF8/y3E/t2AMCEIGko/IHRAmG+ByA/g1UaZqg5iIAIiEBxAucXuOx/9CpQRadFQAREQATqRaBa8Y+i0lHhlyda2llcNwpFvGbXaXnHc3ad3z4ZZ4niVqFCqzO6nfq4f/xjOJoEpFB7nmcf/MXJ98EvgIUsFdmGlob7hok2GKuQc+a4/pcrrofHPu4fv3wyFp0JbeyLlocPhDEP2Q/nwTWZazD74bH182Qo1rGdFeNgddgPRcPF2RsW1aQY6Bnzi3B0nZzbaWHHVpdr4xysMJgbx7R7xS/aPpGI1UvNlgIP499FXxQVfNl8880DIahaCy0KISNGjAgsyZhogYXiGK2WTJCz5BO0NrM6rMf9qItsNC4drdRoSccsq7T8o7DEY+uH8dd8H+XMx6/f9m3OjHHHuH9WaN3Fc1wP67Awth+zErPw3LXXXpu7xnO0HKSwZElMgopN/ocJYHysOopW0Xh+FD1LCYKleHCZ5Me+jzvuuNyY5DR1KrUkBNaAFNsKCaTW3jO3+0MRuF8/0ycqh2rPC7MN+34oKPKeWtxGG8+eYT5v9sxxVBMGTUAsZya0fI2+H3kcTWRD9+yTTz65nC5VRwSSIrBO5O8IBqL3f1dQOB6Q1GA19ONdfpmRmP8nq4iACIhAqxDgd6ktbLL77MPf71REQAREQAREQASqIUDrlkqScVQzRlrbnMkvQuPGjesoVm644QYTMDs233zzjjlz5nSqPmjQoKDO9OnTO10rdGL8+PG5fvv06dPx/PPPd4wcOTJ4LViwIGg2efLkXB3OlW2ssI7VnzRpUl69mTNnWrVg68caOnRoB69zTF/P14nO5+233+5gOyfmBvsc3+bqB5w9e3bQv9XnOti/1Y9et/O+j6T2owy5Zhuf13zhNc6Z27lz5+atmevnOV/sHrANr5988snBNlrPxivEg336vliP94DtrPj5HHbYYR18eW7R9uzDPy9+bdYnt2RgY0XnafP1/UTbWh17nsjBuPpnivU4h2LF+ipWh9fs/cb6l156aWx16yutHz51mJd/f9ahe3UZIUBl3pjzxz761fMHUJpv23lmvWcm4GYVWsj7BFqLf6Vp1ow0rgiIgAiUT4ChFfg5Gnymjho1qmPMmDH2+cptIa+t8kdQTREQAREQARFoEwJ0y6XLtHcFbpOlB8usSPzbbLPNOubNmxcrNJgYUYn4F9tRik6amFRI+EnRVDWVjBCwP/BLLYfvt6WXXrpjwoQJBataX230gea/ELXRspuy1EPd88X4kIPcLHoCYKYlux/MKt2sspWbx3yX8bdZ82nGuLxX9Kbgq5akZ82Yu8YUgXYnQK+w4LO0a9euHe+//77Ev3Z/IrR+ERCBVBGoNuFHqhaR0cmYwGeuwowfuChVa+GYiRlFUdmyevfuHcTOY4y/al19KxsxHbUtXhwztqqIQJoI0HV4u+22w5gxaQmrliY6mkudCfBHs4vdGFcAeMwdvwGA8XRvDc8dEv7Idpur06hd7/LL0CGMNdxuheKfibO8T/nBdtuNhtYrAq1DoCsA/kgflBNOOCGIyW3H2oqACIiACDSfQLUx/5o/8+zPgKIfs/GaNQLjELKUipkYVmvfzXe/+90gW2mWhT/GAPTx2RjnjfHnao0X175PjVZeTwI33ngjGOdPJY+AT4KUd0EHiRJg4hdLZvUOgNNjeqfQx2QwVq4CQIvARhcv/inLb6PpazwREIFaCDCDVw920K1bN5x00km19KW2IiACIiACdSAgy786QE2wSwYj9wHJE+y6dbt688038dhj3nCj8rXMn0+PqtYto0ePBn9VHThwcT4aiivMxKsiAo0mUOv7sdHz1XhtQ4AWZLTks8Jsv4UyOh8DYLtQ9FsltATkcaOs75ioq1c4UY55v01aWxEQARFIOYFuAHJZvE499dRAAEz5nDU9ERABERABERCBFBMIYv45a0iziqx6m6WYfwWDqemCCNSJQJLvxbCveSn+/NHUWosAE3owsYf9/1COJR2z/X7u2lzQwCXzi7PNlbF927XMcBy2b1cIWrcItBiBCfa+7dGjR8fChQtzf3Uo4UeL3UlNVwREINMEZPmX6dubucXxy1upLwOrAujNlX/jG99Av379CkJYeeWVwVhkKiIgAtURmDhxIu65p7Sm8umnn+KZZ56xQSiuMMNqXCndWVwrnROBzgTOArBReJrWfsd2rtLpzFNhoonzwysnAngkfHWqnPAJufwmDFTdiYAINIQAXX1/aiMxLE3Xrgz/pyICIiACIiACIiAC9SUwzH59HDBgQO6XR+2IgAg0j8BLL71kFk3cvl3fjwD1LgLgrz7M6mvPHTNQllsYC/lh1/Y9AHQDrmdZC8DX4Zjc8rhdCxN+0MqfL/06165PgdbdSgQm2edlz549O7788su8PzZk+ddKt1JzFQERyDoBWf5l/Q5rfSIgAiIgAiLQPgSWBPBLANyyMEDsNeF+ORuKbwcBeCUU/dYM+/thOY2rrDMcABPAsDwNgIJju5Yb23XhWrcItCABJkY6zOY9YcIELLmkffTaWW1FQAREQATSQkDZftNyJzQPERABERCBdiJgVmncqiRHgEk9LN4DXcyPrKLr9wEc4dqNAFCJ9aBrWtauXH7LwqRKIiACKSPAWH+B2te7d2/svffeKZuepiMCIiACIuAJSPzzNLQvAiIgAiIgAiLQqgTWAXC2mzwTdrzmjivZnQKA7mxWLgawmR0kuF0JwGDXn+JeOhjaFQERSC0BxtfOqX2XXHJJaieqiVpg3W8AACAASURBVImACIiACCwiIPFPT4IIiIAIiIAIiEAWCFwBYMVwIRT9LHFHtWv7GYA/ho1XAHArgGWq7axAu71cn8xOPLtAPZ0WAREQgTQRyKl9AwcOxI477pimuWkuIiACIiACMQQk/sVA0SkREAEREAEREIGWIkDXWcbOY/kqdPel228t5VMA+wPgloWWfxeG+0lt9nMdyerPwdCuCIhAagkMBJBT+yZOnJjaiWpiIiACIiACiwko4cdiFtXu9QJwO4CLANxSbSdqVxaBSwH0KVFzVbv+yiuvYPBg701lVxZthw8fjuOPPz7/pI5EQATKJnDooYfizTffLFn/009NOwmqrg5geoFGNwFQwP8CcHS6IIHuAC53V2kByEQfSRRa/o0GcHXY2XEAfgPgkQQ6l8tvZ4jM9rteeJqfB3M6V9EZERCBJhPIqX0jRoxA//79mzwdDS8CIiACIiACjSFA8e8FAAdUMBy/qDxYYZsKuk+satrm6QPk17w/aNCgDhUREIHqCQCo+X0Y6WNGYp9e6e/Is0v/bNM9QwrGxvNt5/qb5KzvdGMwGy+zANdaaPVn8/6by/hba7+t3J6fAcZk+1ZeiOYuAhklwFAFwXt0iSWW6Jg9e3bRPyLGjBlj72dux2aUiZYlAiIgAi1BQJZ/td8mxujpW2E3qyX0xaHCYSuunsp5Tp9eyGiovPW98MILOOGEE8qrDOCJJ54A45nMnDkT22yzTdntVFEE2oVAo9+TGeHaJSPraPYyBgE4xE2C2X4/ccdJ7TL7L/8DoOjH183e7a3KQXyW3zvCL9RVdqVmIiACIlB3AgwXdZ6N8l//9V/o1Ys2ECoiIAIiIAIiIAKFCFRjLVior3qeT9s8g18Pi/7EWMbF6dOnB/2Ua/k3c+bMoD635Rb+EtqnT5+OStqU23eS9VplnkmuOYm+Jk+eHDwT9uu3bUeOHNmxYMGCqoZgn0OHDu2YO3du2e0LzaNRz52tu+wJF6ho70kA7WT5V8/P7nbpe1kA/AHO3o/1jpm3QxhP0MarJW4EE4fMd3Pfql1uWol1yvKvBCBdFoEmEjjMPrO6du3a8fbbbxf4X33xaVn+NfFuaWgREAERiBBQwo8IkCoOowIZTdrp0ksLAboD25cEcwvmdWbzY+y6yeF1f83qc+vNzGycIwFcE7ZjbBzu88XzbPPL8MVzy7n1RF14bZ4bhfO1ca1dsXm6btO3e/rpp2PatGmJTYzWfh0dHRVZ/c2dOxcvvvhiYnOoV0etMs96rb+Wfvv06YPZs2cHzwafD77WXnttLL/88rjllsrDf77++utVTSc6j8mTJweWqrRYTUs59dRT8eyzz6ZlOppHdgicAoD/h7HQ2u/YcL9eG8b5Y3xfKxPCJCB2XMl2CADG/GOhG/FT4b42IiACIpBGAksDONMmduyxx2KdddaxQ21FQAREQARagIDEv/rcpKEADgLwn2EMnwNDoY9i3tkANgZAZYjn6fpFpYBiG6/T1ZbnmElrZkQA5Gwnhe5GrMNEIywjAfQI2/00tEwILxXdcJ6/CGMPsj/Oi9YHDG5eaJ5FO0zDxd/85jfYa6+9EhUA07AuzSH9BMaOHRsIghdddFHgLt6MGQ8bNgxDhw7FnDnpiZN/1113YY899sAf/vCHZiDRmNkkQNHvZLe0EwG8447rtXuGE+povXcrgBWqGMy7/N4b/nhXRTdqIgIiIAINIcDvF4Ha161bN/CHdhUREAEREIHWIiDxrz73i8IeM2EtDLunJeBDAPhLf1yh6Dc+FNw+DCs8Fwp90Tb84hE16WHfV8V1XOIc58nMhTYm3aeOATACAC0NW7bMnz8f3//+93H//ffXvAZaUHXp0iUQcxYuXIijjjoqeD388MPBeV6LXmeMQBZuo9esft++ffHqq0S+qNg4U6dOBQUc1rv11lvBetdee20wJs9dc801wfWzz6Y+u7iwL9ZlP36ejHHI8zYu29n1uHku7lF71RBg/BtmvyPnDz+0txaCY7sH3Jplnt23M844Aw899BBWW2214P6yLS0IfZtyLAppzfn+++/nTZ198Zkq9sywgdWzMaP18zqt8OBvf/tb8J585plnKmyp6iLQicCSAK4FQLdfFmb2pdV6I8oXAPYHYCmsNwNwZYUD88e2PVybersru6FSv8vkLWeFr/T8gpF6bJqgCNSVAH/gONVGOPHEE0EBUEUEREAERKC1CCjhR33uF795z3VdLwBQ7I9YCnwU8OgObIXC4bsA1o6478b5BrJvjlFpic6T7W3etEC0/WL97gyglrhHxfoueu3LL78EX9FC90sru+66K377299ixx13tFOJbCdNmhS4eNpYFEmOOeYY3H777YE4d9BBB+UlCaHYZklGFixYgOWWWy4Qdvbdd9+gjQ+YPG7cuNw5EwdHjhwZJByh8EeB5p57yvuuyHmyPPnkk8GYFJwo+G2wwQax80wEjjrBkCFDMGXKFFCI6969e3CveY6WgSwU8ex54b2nQMtniPeH19jGxEF7xuzerb/++kVd0O+44w5stdVWgfVrJbeCz9UBBxwAPrsPPsjfKxDMi8+gfz4r6TNa91//+he+973v4fnnnw8E6eh1HYtAmQSY1IOJPlg+D8NehIcN2bwRuhjfEI7GhCN809xW5ugDAKwV1v0YQHJxKsqcQIqrUfxTEQERSBcBWlmvyin16NEDP/vZz9I1O81GBERABESgLAIS/8rClFilqJDnO6YLbpzYRlFweV+xQfvrF5hPdHiuaafoyUYc77333oGoFR2LIoYve+65JyiI7LLLLv50Tft0qzz66KNzfeyzzz6B2EOrpjihhG6Ps2bNCkQ9Cn8stMS6+eabEW3DX1SjfYwfP76o4JObSGSH8zz33HMD4Y+XGL+QMeE4LsdXqQ8BWu+xUPzjvaSo5kuhe+/r8F757NL9+vUDRWDGs/TnGVty443psb+oMAYgRWh7zux8qS3jF9Ly0ARK1qfFaCWFrr0vvfRSpybvvsvfMRaXHXbYAbRw9etYfDWRPVop8P+3uBetxuLO89zvEhm9vE582vLB5TVRrdDtzJs9XwDgtSaQoUjFD9F9w7Fpfc+4fRQGSxXv8vsAAFoTqoiACIhAGgkwrNAJNjH+jdC1a1c71FYEREAERKCFCPDLjko6CNBEi/+5mqtwdFaL1ITo2fodF7NUrN+oFfT88ssv4+9//3vJFp9++imGDx+OX//61/jBD/x3rpJNC1ag9RUTO1ih2LPmmmvaYd6WVn+PP/54YI217rrr5q6xPfuJJnrguWihpV41JTpP9sFzdAulMKXSeAK0pKPFJ0W7csUvs8qjOEcBkM+UiXsm9plgTAtBioEUeaOiY7HV8hlmX7RANOvDYvXjrj333HOICn1x9bie3XbbDffddx+23nprX4Vq4++LiHOFRDuf3Mj3V+n+ymEG1krbVVN/+2oaqQ2uALBiyIGi3/lNZDIKwJYAegJYJYz/xwf66xJz8v8RlWfGXaJDXRYBERCBOhGgy0IQ17Rnz55BCJo6jaNuRUAEREAE6kxA4l+dAZfZPV1+GDOIytDiIHBlNo5U8+7C/hLFw6g6xWOe96Zy/QHQHZguyOUIjrRM3M0PVMf931TbN92DaQFY73hjUSHPz5cuuOaG68+bmOPP1XufwpPEv/pRNrZmAUhBjTH9WHi/mZTm8MMPLzoBCnAHHsicQAgSeFx33XU455xzirbhRQqK3rqTLsTlFIqHV155ZeAWbkIgLQhNVCynj0rqzJs3L5irubaHbRlEiImSmlXotvm/VcZQbdac22lcimbD3YKZ5Z5uv80qH4Xx/yhYM4Yy3Xn5Rs9lxIyZGM10LaYuLf5qD0wbM4hOiYAIiEACBPjDxlHWD/8GWXJJGs+rNJkAY8UzKST/v/GW8PWeFv+gZJJKFrq0+O+P4emiG/7fx2SVs0oYvBTtRBdFQASqJyDxr3p2tbSkyRUFNjPnYnIPfhBeFvkw5a9tFAajCT5Kjc02/E/h8fBDmlYxtCrsE2nIY543i0P+ZzI5zEJsH+h+npHmweHbAPhKfdluu+2w6aab4qmn6JnV+ELXXe9S2fgZLB6RFl4UeEykWnxFe0kQoGsu4+7R0pOWeBT+Zs6cmbP0i7qmR8ekIMaMwd56j9Z+lRSz7ixX/GPfFA4ZY9CsE2lB6Oddyfjl1GVSnrXXXhtMBpJwYQxUBgT1r68ix/4af+jglxy6cabe6jlhVq3SHa39LneTpbU8E300u/A/FH75GhdOhP9v05W30H803uqPrt+M+aciAiIgAmkkwM+2QO3r3bs3fvSjH6Vxju04J0sGaeGkKvsDsR2Jxa+ZAia/98aVUh55cW10TgRST0DZfptziyis8T9UZvhldoq9QgGOXzopDPIcX9UIf1wRxUKaDPEDjf08CeDmMKmIXzGt9vglhV+UWY+CIdvZrzrReeYHLvM9NWF/6aWXLnvUbbfdFnfffXfOVbLshglUpHsmx6cIVEr0KWc4cxeO1qWQR4s+X+bMmQMmGPHFC1P+vPaTIWBiHxNn8N7zHpjYaiPwXkUz8to1bu1eehdw3kf2VU6hBSrd0M3ysJJnhv3T2u/RRx8NLA7LHZPtllqq/N+TGI/y3nvvxQorBN5EtqwXqEGGFlTfDX+w+E5oKfUtAOuFSZAYg4i/QNNSkB0we6p/8RyvsQ7r8g9kWlbzB5eNAGwKYHMA/UK3TWZnV0k3gYvDeH+c5TsARqdouvy/3MQ+/l11a+gGHDdFL/7J5bczoUNDIZViaucYGJ3r64wIiEB9CPQODRKC3i+4gOFVVVJCgN8PWRhQWcJfCCPhzcjw+7NZ6ifcvboTgeYQKP+bWnPm1wqj0k3XR8WPM7/mB3PObD5cFAU6fln1hXWi9ex6dByej+vX6lPAMxHPzsVleKDgF52H1ec2bp7+etP2mfn2jTc6x1anldXbby82Rhw8eHCQJKGREzW3SQontKayBA+nnXYaJk6cGIhCtORiZt/DDjusItdKExPpEsoMsuyfoiJdS6OFMeKuuuqqnMUhXUnNCo39ROcZba/jygiYe6+3luvfn570yCV24b067rjjAqF2xIgRuQEY19EyBNPijuKYJffgs8Jnx2L+5RrF7Jj4SKtBs/or55lhOxY+TywmUHoBMrhQ5J8rrrgC77xDXSa/nHnmmXnxObk2yyicXxPzw5h/kdM6bHMCzOzLP8StMNvvJ3aQgi1j/O0P4NlQ9KMV6dUA9ovMjRl+GSOQhT+4TQ33tVlMgOKfZXKmZWd5v3gsbq89ERCBZAjk4qkOHDgw0aR5yUyvrXtJ7XezFr0r3vCFSzD3ZHrI7dNg1+oWRahptwoBiX+tcqc0z04EBg0aBL6i5dJLL82Jf7S4e+ABGjc2ttByill7KdDxRTGIwhsTMFiikGiihkpmyH5o3cU/yFgoptClOGpNxvhyPXr0QJcui/VdL0zFzdPEn0rm0451o1l2yYCu3XSb9SXKmPedsfWiZa+99goSw5jw99Of/hS77rprLlbgb3/722iT4DhuHv4eW6NSzwzvO8VLe6bYLq4f6y9uyyQecYXvSUvOQ1dfZr9WgTL8lvcQLAvgWleVglkaLeb4S9QRAO4M58oswA8CYFZgK4xXaB/GTwN4zy5oKwIiIAIpIsA/Lne1+fBHaxURaCMCNLg5JvSIk2t1G914LVUEskyAcYn4xaS8bADpIEFVpaNU6dOnT1Bvm2226Zg7d26n6tOnTw+uDxo0qNO1rJxYsGBBx8iRI4MX91VEoB4EQuulkl336tUreM/tuOOOHfPnz+9U396TAGY06aOGlmTBHEOLrSZNQ8PGEGDyDLs3/3KuvzFVU3HqGjdfWifSCtAK/8+1tZxsJ7XNI8DPAGOkjNh5aHQgAg0j8Ad7H+6xxx6d/s+u5MSYMWPs/cwtv3uotC4Bfmfk/2PVfn+kRR3Du/D/Scajb3ZhOCs+l3FhregGw2tpmWuzWWn8jBBQzL+M3EgtYzGBrl27gq6+tFoyt8fFV7UnAiLQaAKMz0nXd1ovrrTSSo0eXuO1LgHGZ/Qi2YlhvL80r+hnAP4YTpCxJxn/bxkAfPC9tWcarRfTzFVzEwERaAyB3QEE8UqWWGIJXHjhhY0ZtXmjmCDlRco4MYgzNLHI142KQ9Yfz1Ms4zYqIpmI5vupRBg1YSqujV3zfVcq1lGYs3lbP6X64FysLrel6pNndK7RNsY77n7YHCkmkrkvhfot1p9vz32LOcvkmdG4irZWjhMtdm+ja7HnwjOKax/tT8cikCgBiX+J4mypzhggjjEALatvS02+2GRnzZrV8Bh/xeajayLQ7gR+//vfY+pUhTdr9+egivXT3ZduvyyM/8YvI2kvn4bx/74IJzogTO61SygC8jRdimanfSGanwiIQNsR4PfCi2zVDFvD0CUZLhRx+FnM2G6+8Icmv3ATdOIywzIeLTPrxQk5J0Xi1XIM1mNyx6F+wPD/iahgFKlS9NDEMMZyjxaOxTHjRLRoXa6biSJ9nF3WYR/8vys6b2PDxFe+2JhxXFjvoNCtNtrm0Qh7f72cfd7TKAPOhXHw1ying5AT7zUz/iYRp4bc454zxgDyz1mZ01M1EaiegMS/6tmppQiIgAiIQBkEvvGNb2CZZWj8pCICZRNg8isL6vo5gCPLbtn8irT845c+K/wi6b9IyerPyHTe0oqDQi9f8zpf1hkREIE6EqBIEYgRtNg/99xz6zhU07vmWk2wYoxDxmO1F7ONW6GoRhAUkB4CsJqrt3woELEuRScKYVYY8uGbrj7/T1sXgAV9jo55RjjG0dZBhdvR4f8zLwLY2M2Ra2LfLFFRMzyd23CtJ4RiKIUvrs+YLAoynqsa7Hg2HMPqcmv1o1zYkP8fsn/PwFhSiOUc2HelhUJj3D1l30we9fMCHVLo8xZ5PGYSEN6zqNVfgS4KnuYzQaGTxa+XjG4Kz2sjAg0joIQfDUOtgZIi4JNXJNVn1vphdldmQ1YRgUYQoJt9LWXePH3Hr4VfBtuu461PAFwA4LUWW+elYcD8HQDwh1YTMrkMiX+Fb+bxhS/pigiIQB0JLA3gPOt/1KhRWGcdfhRnspggQ6GMyZlo0eaLd1XoF4pVFP4oGHqPKQpDFKpYKGhRdKOFHctOodjj6zNzLMUtikDM2OvLVaFVYDUJJijYjgBQaD309mKhMEaX7uh6w8vwaz0tInxxvpy3t6qz+hT+bAzri/V5nvOiYOo5xM2TLDkm3W23CoVS66ucLcVCE9ko3Hm+0ftUTn8UACmWxj0f5bSP1uGa7dmwa8qkYyS0bRgBiX8NQ62BEiDwJoD1Eugn6GLllVdOqiv1IwJtSaBbt26YP38+ZsxILE9HO6mA091DU5t66jrKyO4VAFYM10LR7/wWXRe/iDwPYM3QIoLLYIbfp1p0PZq2CIhAdgmMsoRKK6ywAsaN88ZviS36h6FAlliHBTq6HMCsAtd4miIdLfkoThUSwqy5xX67OSJg2XUKS4wLR/FvCIA7wgsUC314B4pTFPZYvIAWnspt2I6Wauy33EJxjaJisfVMC8W/bUNX1rj+S62V6+H8rFh9iopmcWfX/Jbz85x5b97yFcJ9CoQU7dgX21RSyIzz4fzoPh0t/j5Fr1EspFuwL7RY5Dxur1EA5Jr47FBMJL844dOPq30RqCsBiX91xavOEybAD/VS2f+2BDCB426yySa46ir+kNa5UPjr27dv5ws6IwIiUDaBOXPm4IUX6KVXvLz++us47LDDrNIHAPjrd1xJTEWM6zxl50p9lqVsug2bzg8ADHej0d2Xbr+tWN4PLREedpN/I3Qvcqe0KwIiIAJNJcDkRDm1b/To0Vh11VXrMaHNAfBV73JvCfHPRKvXy5jIBmEduo0WKnHXeI6xAK2YOGXHSW7LWQ+tzig8FSvlrNW3t/r+XLP2KRbyhzYKi557tfMxS0YKgMWsJcvpn8LiM6GQSJHWROE40bGc/lRHBKomIPGvanRq2CQCpcSBrjYvZhXdfnt9vzYe2opA0gQoopfzHotk3aaQU+p9nPRU1V9rEKC1Hy02rDAmEGO/tXJh8HImAeGXa5bvAdjMZQQOT2sjAiIgAk0jwCzlgdpH0e/EE+ntmOliYl054pUJhBTYvCupB1SO+EZBiuPWw/KrnPWYdeCUIlaF5azVr9vqJyVieetIP07cfYqKqRQ3+YMb70Uhy8m4fvw40X1bX6F2cc+EiZCciy+0fDSrE7qP0xKQL967Qs+Vb699EUiEgMS/RDCqExEQAREQAREQgRoJnGNuZwDeAcAA5q1eGOvPhD+uhXG1bg1jGlEUVBEBERCBZhKg6DfGJjB27FjQ7bdOhZlTaZVX71IqtIJZwTFBBOP/+Xh00bmZsFbIXZaCFa+xWN3wMG9Dt9N3Q/fcWi3J8joOY8lRVCy2Hroks5igFR7mbWz+hdY6zCU+YcNS9fM6dwcW08+7AvMyE6LwWtRlOi4Oools1q2JqxZ7MSqo8T4XyjxsfUS3hUQ/Yxh33UTWqPjn+6YlINnR/Zv3JTpXX1f7IiACIiACRQjwP6YgY9OAAQM6VERABJpP4KWXXvJZ1N4u8v5t1qWf2OcGgKsbNAnPpEFDpnoYimRfuvtA998sFGZesnv9b7evjEzxd5eWEXwW+FJg3nhGOisCSRJgBtTgM2qdddbp+OKLLxL9o2HMmDH2+cct46iloVCws89mxi4JMhy7iTGJh53zdRlLjiKSFX+N/fGY7dinHVtdbik+GQ9af/nCftm/F6hYh/Wjda0fz5P7rBu3Hrtm87ex7NjmYefZT3T+Nhdes3bF6rNPjuvnaGzi5umvWRt/zjPw5/16/Rw9Rz9Pjm19WX07Ng4297h58prx53U/jj/vGZEl5+CL3ZO4sX097YuACIiACBQhIPEv0T/b1JkI1E5A4l/sJxb/aLRXbIU2OrlsGAzceGQlG24XAH9z9/k6t8+1Mgti0oVfMI4wF76kO29AfwwJYM+B4nY0ALiGaGsCTOf7hb3nbrjhhtr/w4/0kFLxjzc9KgjZ5w63XlBiXS82+Xq2b0KPrxsVz+xBM9HH2ka3JibFCYvWh4lMJpLxfLH1cAy/JmvP8zZetO/ovHjMNXGtfr2+r7g2fo7Gkf1caM9dZBvlVogX4wGzrl+XZxadC+uyDc+b4GbiX7SuP7a6xofbYuMwZrFnVOy+eI6+f+2LQN0ILFG3ntWxCIiACIiACIhAIQLM8GuvQnXa5fwpADYKF/sJgGMzsvABANYK1/IxgP8HgPGWrPwyDFBux0lsHwFwbRhQnBktVURABESgEAEmNWAoAvTq1QsHH3xwoXpZPE9XXxoMMF5dtBwTyU5r8dqYTTda2J79FHMd9m3InJ/N0eQbdHWly6i5gFp2WrZlNuG47Ly+32Lr4bxpVW1utpa1N+pey/44ftz8BgI4zQ8Y7rM+Y+wxRm+0sI0lzoheY4KZKE+yPCqyVraPq8cMutFCRmwfrc9jnq8k1Ibdj2gWYI7JcWgdGl0z1xvN5Mz7clzM/eacKnluomvVsQiIgAiIQPhBGvxiI7ffyM+vOhSBJhGQ5V/mPpsZl4fCFWPr1Foo+n3mfvk/vtYOU9T+Areu28J5rQLgPXeemYCT/CH2a9f3P8IvcSlCUnIqsvwriUgVRCARArTC+so+L+655566/IWQYsu/RCCqk5Yh4K31otaOLbMITVQEaiWQ5B+ctc5F7UVABERABERABNJN4NsAfg/g8NDlhtZttRRaqdHtl4WZfX223/B0y2583EJzZf4IwEEAKNKx7OCD7YfnatnQ1djK6iHTTeyEtiIgAiIQEuCPE8H3wP79+2P4cHorqohAZglYMhFaXDLhi4oItCUBiX9tedu1aBEQAREQARGomACFP1pmMfOeFQpM1ZZDw8QObP95GI+HlihZKHSbomUNC2Nq3R/uc0PXXO8KdRaAWkVU656W776sEQqAvHcqIiACIkACzDab+3Fi4sSJoiICWSBAi764OHo8T1fnPmHoDXN/zsKatQYRqIjAUhXVVmUREAEREAEREIF2JEDxaHpE+CMHb2lWCRcGmr/YNaAVymvuuNV3c1+sQ26M+efL+DBMBUW/ZQDcCqB3hTGJfH+2H3c/KNAyZhQz6KadMYO3W5lnO9qKgAgkSiCn9g0bNgwDBzJUmYoIZILA0CKWfYzjd1UmVqlFiECVBGT5VyU4NRMBERABERCBNiFgwh8Fu6TKFWF2QvZHQer8pDpOST9e/DOXXz81uv3uD4BuwCw9AVwZ7ieyueOOO3w/a7aIBSBjPjLLL19eCPRr0b4IiED1BJhkIKf2XXghk66qiEAmCDD5CJOmUOSLFj7zSrARpaLjtiMg8a/tbrkWLAIiIAIikAICtKKzVwqmU3AK5uobCH8rrbQSevakTpUrUTfT3IUiOxTGfICpI0O33yJNWuoSM/xuGc6YfKYWmP0bAI521w4BsJ87rml37733xtSpU7HUUjknDwqAtACUC3BNZNVYBFqaQE7t22+//dC7Nw2OVUQgMwQs6zGt4P3LsihnZqFaiAhUQ0DiXzXU1EYEREAEREAEaiNg1k3cprWYxV8Q469bt26YPn06NtxwQz/fODdTfz26v2Ikqcek0CItWq+VjylsGpenw+y+hdbDLMA3uYt0ScpTV921cnZzYuxnn32GPfbYA1OmTIkTANcvpzPVEQERyBQB/rgQqH1LLrkkzjvvvEwtTosRAREQAREoTkDiX3E+uioCIiACIiAC7UjAhL/A4o/C37Rp09CvX79aWZwDwNyH3wEwutYOU9i+lMtvdMrHAKAVIMsqYfy/xP4+kwAYktVGBNqbwJIAcmrfkUceGbXibm86Wr0IiIAItAGBnC9IG6xVS2wzAq+88gq23z7NRjVtdkO03LYl8Omnn/q1M9aZSroJ5Al/YRhUkAAAIABJREFUK664YlLCH5XDY93SfwLgE3echd2VAAx2C4mL9+cuB7t8gzD+3+/C5B9MAnIGgDOjFas9NgFwxIgR+PLLL9kNBVi6AG8LYE61/aqdCIhAyxA4wqyKu3btinHjxrXMxDVRERABERABERABEYgjsCMAuj3pJQZ6BtL5DJiFU9z7t1nnKELZ83J1gyZh43GbpkLh723jseKKK3bMmjWrw5eddtrJz333MidPq5NnrV8A5YhiZXadqmp0qzM+syuc2cmu7VcAdqiwPatTXA/GX7hwob9twf7UqVM7llpqKZsft7zXaXIB7htmJWZm4pWrWL+aiIAIdCbQFcD79tlwyimndPpsqNeJMWPG+M+bsZ2npjMiIAIiIAKNIpCYW0mjJqxxRKAEAcZX4h8aKiIgAukkMCud09KswkQQTEISuOXS4u+RRx7BgAE0RKu5nAjAfIZp7ectAGvuPEUdVOry66fOQPyPhCf499nNoRuwr1PTvlkAuiQgZgFortg19Z9A40sBzAhfFAJVREAEaidwAoAe7IYhHE466aTae1QPIiACIiACLUdAbr8td8s04RIE5gPYDMAPAUjcLgFLl0WgwQQ+iCQ3aPDwqRrurFTNZlEG2HoJfxtFXFhp/cF4f1krywDY2S2qUutGWu0dBOCVUPRjdt5fhv+fuW5r2zUBsIALcBbvS23A1FoEWptANwA5te/UU08NBMDWXpJmLwIiIAIiIAIiIAIiIAIiIAKVE2iG22/ls6xfizxX3+WXX76Tq693CavC7ZeWXOb6xX26AGexDHPr/JvL+FvpWke4fsjtqAo6KOr26+9jjAswXfKbbQHonxUF7a3gxquqCBQgMME+T3r06NERFw7Afy4kvS+33wJ3RadFQAREoAkEZBnVBOgaUgREQAREQARSQiAvucfyyy+Phx56KClXXy7x0DCGG/c/B3AkAMazy2LxLr/3hl+4q1nnFACTXMOLQ4t2d6r2XbMAdC7AjP3HJCDNFgBrX5x6EAERIAG6+v7UUJx99tlgsg8VERABERCB9iQg8a8977tWLQIiIAIiIAKxwt/AgQOTItMdAIUrKxcAeM0OMrbtAmAPt6ZKXX5d02D3ZwD+GJ5cAcCtYSbgaL2ajosIgHQ5VhEBEWhtAuMBBGpfz5498eMf/7i1V6PZi4AIiIAI1ERAMf9qwqfGIiACIiACItCSBOot/BHKJQAoALJQ9Ds/3M/ihllR1goX9jGAaTUu8lMA+wNgghyKf4xly4Qgx9fYb6fmJgC6GIBmAbhtmCG0U5s6nnjB9T3P7Sex2wvAPhl2O0+CkfpIhgDd/icDWJBMd1X10hPAYdZywoQJWHLJrEZcsFVqKwIiIAIiIAIiIAIiIAIiIAKFCbRbzL+8GH9du3btePzxx8sO9VRmzD9awVmcP24HFcafiSu0arT13pbgihjvz/rldocSfZcd8y96w2NiAP4FQFYsAFcP3c09S+3nP1vikSwPZutuZrnDPjt69+4dfbs37Fgx/5r5CGhsERABEcgnILfffB46EgEREAEREIFGEBgHwF6NGM/GyLP4Y/yn++67Dwm6+nKcFQFcaQOG8esec8dZ3PXx/mp1+fV8rgHAGIBWKCjURZAzC0AXA5DPCmMA1mU8W1CDtrSc1N+8DYKtYQIC/ZrIoTeAvW38Sy6hEbaKCIiACIhAuxOQ22+7PwFavwiIgAiIQDMInOkGPcvt13M3VvgbMmRI0mOe45JGvANgdNIDpKy/jQHQpZTlCwD3h/tJbY4AsE0owlGIowC4Y1Kd+35MAHQuwCYAbg3gA1+3xfZp1RaU1VdfHfvtt58daisCiRF47733cOedd1p/uWfOTjRwm1P7+MPOjjvW5eOigcvRUCIgAiIgAkkQkPiXBEX1IQIiIAIiIALpJtAo4Y/WLsc6FHSp/sQdZ3HXW/1NB8CYf0mWjwAcBOCh0HqNrr+M/XdpkoNYXwUEwN8B2K6FBUAmZAnKaquthmOOOcYOtRWBxAg899xzXvzLPXOJDVBeR8zYlFP7Jk6cWF4r1RIBERABEcg8AYl/mb/FWqAIiIAIiECbE2iU8Mdo8r90CRWmAkjSBTatt9GbkdVrvY8AuAjASSGECQB4zjICJ8omRgCkdWOrC4ABo46ODnz9NUMjqohAsgRS8lzl1D5a8Pbv3z/ZRWavt+8AYExQFRGoJwF6Bfy+ngOobxEoh4DEv3IoqY4IiIAIiIAItCaBPOFvmWWWCWL81cHVl3Ro5Wdxrmjt5y0AW5Ne6VlTFOsTVqObHwXPepUzAGwPgJmFlwFwK4CtADAzcOKliABIF+R/Jj5gAztMiUjTwBVrqEYQoLDc5DIcQE7tO/fcc5s8HaBLlzwDyKYDigD5Rfj/VuS0DkWgLgSed38j1WUAdSoCpQgo+HEpQrouAiIgAiIgAq1JoJPwN3XqVNRJ+NsIwNkO01gAjPeX9eJdfp8G8F4dF0zLgf2d2MckFrnYXvUY1wRAlwSEYucMAKvWY7ywbwoEfFHorEuhSKOXGNTjGajLA1t+p1tY1YMPPhi9elkoUjurbYTAvpFjHYpAPQnw/blhPQdQ3yJQioAs/0oR0nUREAEREAERSJ5AvZN8xAp/w4YNS34li3q8NszyyyNm9r28XgOlrF8v/t3WgLm9EVpU3hCONRLAw5GMwIlOwwRAlwSEmUQpAFKca0kLQFn+JfqIqLOQQJqeq7XXXjsV9yViDZlnBpiCCTJURVD69OmDZZdd1g61FYHECDz9NH8XzJXcM5c7ox0RaCABiX8NhK2hREAEREAERCAk4LP9Jg2l0cLfoQAGhYv4HMCRAL5KelEp7G8tAFuG86Kl2u0NmuONAKjimtUK4yw+B4DCYF1KlgRAihFpEmnqcsPUaVMIRISupsxBg1ZEICdGXnzxxVh33XUraqzKIlAOAWbc/uCDD6xq7pmzE9qKQCMJSPxrJG2NJQIiIAIiIAL1JZAn/NFdk66+dbT4+waAi92SLgDwmjvO8i7ja9kf8vV2+Y1yHBUKjz0BrBLG/9s6WinJYxMA99prL3z1VaDtmgXgtgDmJzlWvfuS+Fdvwu3Zv56r1r3vvHe6f617/9I8c/0okOa7035zk/jXfvdcKxYBERABEcgmgU7C35QpU+op/JHijwF0D3FS9Ds/m2hjV+VdfuuV5Td2YAAfhfH/mD2Q8ZuZBIQJQepaKADedttt2G+//bwAOA3AkFYRAGX5V9dHpK0715f81r39Ev9a995p5iIgAuUTkPhXPivVFAEREAEREIG0EogV/ijW1Ll83/VPd1+6/bZDWQnAYLfQRot/HPqpMMnKuHAeTLJS9/LDH/4wKgAyw3PLCYB1B6UB2o6AxL/WveX6UaB1751mLgIiUD4BiX/ls1JNERABERABEUgjgWYJf57FTWGiD38uy/u7AFgmXOCrAGY3abHjw/h/tPyjBWBDSh0FwLpl+PVg2tG977PPPsNll12Gu+++GxtuuCHOOeccrLfeeh5Lbp9CyGOPPYarr74aa6yxBkaPHl2wbq6RduQ22sLPgCz/WvjmaeoiIAJlE5D4VzYqVRQBERABERCBxAiYtRY7rCXzb57wt+SSS4Kuvg2w+PMg3gHwM3+iDfab6fLr8X4duv8+G8b+89fqul9EAGTyl0/qOngNnTfKwmf+/PmYMWNGIKK99NJLWLBgQZBQYMCAAdhll10CAW6JJWrXa7/44gu88MILePjhh/Hyyy/jrbfeCuhsttlm2HbbbfGDH/wA3/jGN8B182WlmNjx+eefY9asWXjzzTeDF4XAAw880JqWvX3ooYdw1lmdP95WWmkl9O7dG9tttx122GEHLLfccmX3meaKnm+a56m5dSYQfX90rqEzIiACItD6BCT+tf491ApEQAREQARaj4DP9tv523F56+kk/DEeW4OFP870JwA+LG/KmahFi7+d3Uqa4fLrhg+y/B4B4E5/shH7BQTARwDskGYBsJ6WfxQRnnrqKfziF7/ICXF2LyjM8fXrX/8aBx98MA466KCahC+Kc1deeSV+/3uGfswvf/zjH0FrPwqAK6ywQmCVZuKUCR2FOCy99NLYaqut8NxzzwWWf8xWWahu/qj5RzZe/lng448/xhNPPJF7nXjiiVhlFeatae1SDaPWXnF2Zs97p/uXnfuplYiACMQTkPgXz0VnRUAEREAERCDNBGKFP4oxDS6MO9ds8avBSw6SWzDmH8t7Yey98LBpmykAJgEY2egZmAC4995729B0Qf4tgLpmH7bBqtkWEqWq6SvahlZ4F198Md5///3opbzjX/3qV6DV3hFHHIFlljEP8rwqRQ/mzJmD888/H6+88krReib0Rdds5ws13mabbcCXlWh7O19sW06b3/3udxg0aBB22mmnYl3pmgjUlQCfVYl/dUXctp2X8znYtnC08IYTkPjXcOQaUAREQAREQARqIpAW4Y+LuKamlbRmY+/yey+Axb6UzV0PXa8bLv5xyRQAac3mBMD/BLAdgN81F0nn0ev5Jf+DDz7A9ddfnxP+vve97+Hwww/Ht7/9bdAl/5///CemTp0asKIb8L333ostt9wS3/3udztPtMiZf/3rX/jv//7vnPC37rrrYv/99w/EOrrUco0ca+bMmUEvZtXkv4TauSLD1HzJj/fjH/8YhxxySDC3f/zjH5g0aRIeffTRYIx33303E8KLxKOaH5mmddCI90PTFqeBRUAERCAkIPFPj4IIiIAIiIAItBaB2wCsY1O+6aabAvHFjuu97dKlix9irj9og30u3qdQTpPV46fN5E8B8Pvf/35O0AGwbDPnU2zseok0zz//PPhi2WKLLUB31tVXXz04phBG11a6+n755Ze45ZZbgjiATz75JBif79Zbb8UNN9wQ1KXLcI8ePXDjjTcGMQO7d++O4cOHY7fddsOyyy4bxPhjPEGWb33rWzj11FOxwQYb5MbhzqqrrpoLAWDCholx3PLca6+9BlogPv7449h8882x7777Bu6+jEXI834+jNFHl+Xx48fjr3/9K3bffXeMHDkycHG+88478ec//xn9+vXDj370o2Dt7MPG43xsTO6TCYVRE//8Nc6LfU2bNg2zZ88OBE4KmuybDPr06QN+BkXnMmrUqKAu502rSM5vn332AduyLtfy9NNPY80118SIESOCWIPVWFxy/oVKvZ6rQuPpfHIE7D2SXI/qSQREQATSR0DiX/ruiWYkAiIgAiIgAsUIbGwXJ0+ejAMOOMAOta0/Abq0rhUO8zGAafUfsqIRaIWYp85W1LrGyhS1XKlmHlS0mDCEZTCARQpXeCKpTT1Emn//+9949VUmfl5U6MpK0S46FoWr7bffPhD13nnnnUBIoyWfF8rmzp2L22+/PYiJx95oJXjFFVcEdRjT07v67rjjjkEm3ug4Ng/b8rofgwIZY4RSaGNhUpL/+7//CxJ0UGjzdU2c8+fYH8U7WvBxfiyMEUjB7vjjj8eQIUPy1m59sN1f/vIXPPIIQ0MCyy+/PDbddNNcXSZK4Q8af/jDH4Lr/IcxAil2UrwbN24c+vfvnzc/9smEJ34uFFc55uDBg/Hzn/88t87XX38dF110EZZaaqlAAMwNksCO55NAd+qigQR477J8//jZzM8NvmcZmoDCPwszfvPHB/5wQwtkE8SZrOfMM31o4kU3g+L5d77zneCHCH5OsD5jj44dOzZ4X/tbxvcjf1RgWbhwYWCJzPfxM888E7yn2Rf72HXXXYN6fE+qiIAI1JeA3mX15aveRUAEREAERCCOQLVJPthXTlRpQnKPuLW00znv8vsAgC/aafFZWCu/4FMsSrrwyzW/4Frhl+pC4zD7LoVBin8Uu/jywgO/eDNpSLTwSzOTb7C+lQ033DBo69vbNb/lXKzORx99hJtvvjkQ+3wdingU8GjlZ3V5nW3tZfX/9Kc/BSKCCX92nscPPvhg8GXe90ErRr6ihZaCHM+z4jHdpb/5zW+CyUfIiQIesxlTvNhkk03y6lPIpLARnQvdnnneBE4/NgWQrbfeGl27dvWna9r3a6ipIzVuOAE+q1m9f5YYiEl2osUyevMHh4033jgQxVmnEAvGMuWL70MmLTr00EODuv69bmOwD774o8ill14a/MBg17hlP/fff3/wGjZsGI499thMJP7xa9S+CKSNgMS/tN0RzUcEREAERKAdCHT+Sb38VS9hVQv9gW7X67GN/JGfEyLrMVYK+/TiX5pcflOIKr1TijzDiUw0rs+4cxyMLrGMAcjCOnH1aP1G11+6EdNSjTH8+KIVnC9R91p/ze/7MdgPs/med955geUdreYuu+yyoDr7pxVjtNg8rR/G7TvyyCMDiyEKdG+88UbQBy3/KCC+9957seuyfum+S6tlWgb5Nay44orYb7/9rFog6C233HJYf/31A/GPc2eiFJsPK3LsY445JrA2pLBJK0lmQKa77xprrBG4/K611lqYPn06Lr/88qBPxmf8/PPPAzfq3GDaaVsCJlRlDUAliYE8A3ufF+NBd3+GN+B7LK6wD1raMgGSt1aOq8sfDPh+ZKgE/jiiIgIiUB8CEv/qw1W9ioAIiIAIiIAIZIsA3a17hUuixd/92Vpe+6ymHqI5v+j6eJj80ksLtbhCK5u///3vwSXGAeSXXf9lm1YwFP5YNtpoo8DNjnH5vvrqqyBeoK9bbBw/Ntds7RgPcOeddw7i4bEO3f4YM5B9sY6vy+smCnhu2223XeC+TOGPpWfPnkHyEop/LBQHbbzgROQfWv2Yu7Pvl/u08GNiFFrnRa35aPVIgdK3obsixUzy59q4Hop/LHSxpvDHQqGiV69egaBq6/T9BJVq+CfJvmqYhppWQYD3Lmv3r1RiIL5f+P6i9d+zzz4bUDMG/r1ryXp4jVa4V111FRirlG1ffPHFwPqPlrnnnHNO4JrPJEann356YEXIHxVM+GPiI/5gQFdffm5wfozted111wXvaYrzjAVKN+AsFc8yS+vSWlqTgMS/1rxvmrUIiIAIiIAIiEBjCXirv+kMRdbY4TVaEgRM9EmiL98H41XROs0K3XYHDBgQiFF2jlsKePzizAy3LEzYQcs2/wWRYqB9CadVHK3hrPBL89prr22H+O1vfxuIg8z4W6ywPxtj5ZVXDizebAw7z/bGp9Q5CgdWl+24rs8++yw3hRVWWCHPPZmJTphQhGIBBQGKn4wJxrXRzdfGZgZknrdCFhQWafFH4cEEULvOLfsgJ1tPt27dcpc5TzvPk6xnhef9NTtf7dYzq7YPtWsOgaSfheasIn9UCnrFEgPxeaXbOwVxvljs/eCfZf8+X2eddbDXXnsFn2Gs/+GHHwbve7azNlafMUT5owULwyCcfPLJweedjcPPCCYx4nv0kksuCerxc3PbbbfN+8wLLugfERCBRAgs/h8wke7UiQiIgAiIgAiIgAhkkoAX/+Ty28K32L7oJ72lxRmFKhYmp2DWXlrC0Y2WohVdTenOS3c5Flqp0QrGhLTgZMTSzr6M85p9qe7bt28QD4/nGE+LX5z5pZmWOKzP8eh2SyGNgpmt0/q3fuw8t/bFnXXijq2u1aOwQPdejsUX12tCw3/8x3+AApzVtblzSzdfxgqj4EnrQLKggMD+aQnEPlloAUSLoP/5n//B2Wefjf/8z/8Mzvu5+/5tftG5+/r+WvS8b1/LfjBJ/dOSBPhMZOXFGKQ+AdFOO+0U/DhRyfr8TYy2s2smpvO6LzzmZ59Z7m6zzTaBABjXD38k4Wcay9tvvx18HkTrtfKx56J9EWg2AVn+NfsOaHwREAEREAEREIG0E6Df4JbhJPktZ2raJ9yi89u+EfOmuFOPQvdSWsXQLY7JPyiI8VWo7L777oHFjRelWNfEJ9vnF18rvEZxjdk5LYEGs+eedVbnHEIUIim2WX/RfnjexrD+WYfn4+pafdZlfC7G8vJJTqwPujvTbZmx+KxYvzzml30m4bjvvvuCrL6M9/XDH/4wcGmmSMrCLKK0puQx3QZnzZplXQXzyx04UdTmZ1vW4b4d29ba+mt2rpZttP9a+lLbxhJI+llo7Ow7j8a4mD4+qE8MRIGNLrp//etf8xoyeceBBx4YnPPvf3vvkhEtlqdMmZJrx88ivk9Zx9rYvgl/rEzLv6gVrnVC68PVV189OGTogXnz5oEWhioiIALJE5D4lzxT9SgCIiACIiACpQiMcxU6f2t3F7WbCgLDXZZlqjnvpWJWmkTFBOyLacUNy2xACxda3Vx//fWBJVtcM1q98Uv20KFDc8ku7Iuz1bfjuPnS2obucnQBnjx5cqwAZ/1wa31Yn3YtelxJ3f79+wfWe7/5zW+su2DLGIV77rlnp0QaNgdWorDH+VO0fO2113DXXXeB4gSFSm5p/cfMpJadlLzYplCxvuPWwzZ23urZOX9cqG+dbw8CWRP/uB577nkHvfAWvWZ3mPV5jcW23C+UqZvZgRnfj3V9fWvvx4+rEwwU/kMB0Yqfh53TVgREIBkCi99pyfSnXkRABERABERABEoT8Nl+Jf6V5tXsGnL5bfYdSHD86BfVBLsOvmQzycR3vvMdzJw5Mwik/6c//SkYgkk1mJxiyJAhgWWc/0Je6Iuyn6t9KeY5Zgtm0g6KcI899hieeeaZQEjjQIwJSKu/wYMHY7XVVuv05dz3w/rsLzp+9Jh1fD1+WR8xYkSQLfj+++8PhEAm3dhjjz2Kjmms11xzzUAAvPrqqwPxktZEtPZhsH9a+3FNdJOmIEihkFZKt99+ezBPzoMlbo62HhvH5h2tb8fWl9WvZZtkX7XMQ20rJ+Cfk8pbp68F1+PfHz4xUKHnlPXtmm8btzq+Vw877LAgmY6xszbWj7kEsz2zDjM8gGU5933S3d9ioPIzkjE8bR6+XqvuG5dWnb/mnS0CEv+ydT+1GhEQAREQAREQgWQJrARgsOtS8f4cjFbcbcQXy+7du2P48OHBK44RvxD6L4V0e+XLis2R1n3MkMmXFbvGY4p7FOH4KlRYv1g/dFe2gPvWR9x8/Lic+7LLLhsk8WAiD1+sHgP382XFztsxrST5ipb9998ffPlC0XSfffbxpzrN2fovNC4TDDALqS/Wxp+rdt/fz2r7ULvmEOC9S/JZaM4qFo8aTQxEMZ3voTXWWCP4ceCKK64IKtOlfvTo0cG+Z1DoWWaCoq233joIO8C+jJltbQY8Zl0rf/jDH4IfI6KJiTjO888/j5deeimoyqRJzIAe7c/60VYERKA2AhL/auOn1iIgAiIgAiIgAtkmsAs9FcMlvgpgdraXm+3V+S+42V5p8qvzX8iNoz+X/Iit1aNYtNb98rPl88xXlsoWW2wRJAZijD+Ka+edd14gqtOalnH2WPyaPQN/niEKomJ8qbZsT+tjxvdkMiJaHv785z8Hs34zuzfFSVr8Pfroo7jtttty2JkAKZr9PHdROyIgAjUTkPhXM0J1IAIiIAIiIAIikGEC+7m1yerPwWjVXYk01d25qDjAY7FczNILJovPaq8VCPA5ztqzTNdcWuVeeeWVgWs942vGJQay++Pfz/5Z9uetrt8yo/iFF16YS/DDmJ0UCydMmBBYPjPxDzN7c/yxY8f6pnn7u+yySyAWZu0+5C1SByLQZAIS/5p8AzS8CIiACIiACIhAagnQ5XdnNzuJfw5GHXZnABgU9ktXax4nXvwX28Q7z3CHUW48jp7L8PJLLk0sSiJKbYUsin+ETRddxtorloDIbgpj9Jnw5p9l7tt5q+u3vm70/KabbopRo0bhuuuuy8X183Vsn2EL9t577yCxT7GxrL62IiAC1RGQ+FcdN7USAREQAREQgVoIPFZLY7VtGIGoy+9TDRtZA9WFQKkvsnUZNCOd+i/lxtGfy8gyq16GWFSNrukN7Xlu+kQSngCTCjEBUd++ffH000+Dsfdmz56NTz75JHCvpWvuJptsEsQDZKZue4Zty+mUYsO6rBMtdp5jn3/++XjyyScxa9asYPyFCxcGsQd5jYmJOA8vPkb70rEIiEAyBCT+JcNRvYiACIiACIhAJQS2r6Sy6jaNQDTLb+dvOE2bmgauloD/YlttH+3Yjhl6zz333Lyli+ViHHECyOKr2kszAT7HWX6WV1ppJeywww7Bq9h9MAaFkubEtY1LGGT1rD8m2yk1vtW1tlnZ6nMhK3cyG+uQ+JeN+6hViIAIiIAIiIAIJEuAST7k8pss01T0ltUvmamA28aT0HPVujefAo1Emta9f5q5CIhAeQQk/pXHSbVEQAREQAREQATai8AQAIz5x/IeALn8hjBaecMv+BJpWvkOpnfuEo/Se29KzYyfCfpcKEVJ10VABFqdgMS/Vr+Dmr8IiIAIiIAIiEA9CHiX33sZ+qgeg6jPxhOQSNN45u0wop6r1r3L+lGgde+dZi4CIlA+AYl/5bNSTREQAREQAREQgfYg0AXAHm6pyvLrYNRx93gAK4f9v1CvcWThUy+y7d2vnqvWvf+y/Gvde6eZi4AIlE9A4l/5rFRTBERABERABJIiMMh1pMy/DkZKdgcAWCucy8cApqVkXlmfRr0Ev5zV5ttvv41jjz026xy1viYQiIh/jBmq0iIEJP61yI3SNEVABGoiIPGvJnxqLAIiIAIiIAJVEZjhWtHKTCVdBLzL7wMAvkjX9DSbCgmYkBsE9V+4cGGFzVVdBCom0KPiFmrQNAJ0+5XbdtPwZ3pgPVeZvr0ttziJfy13yzRhERABERABERCBOhPw4p9cfusMuwHdf9SAMTSECHgCX/oD7aebgCz/0n1/NDsREIFkCEj8S4ajehEBERABERABEcgGgY0B9AqXQou/+7OxrLZexWe2+jXXXBMjR460Q21FIDECdCm//vrrrT9mCFdpEQJK+NEiN0rTFAERqImAxL+a8KmxCIiACIiACIhAxgh4q7/pABjzT6W1CeRc6yn+nXnmma2m4nmNAAAgAElEQVS9Gs0+lQSeeOIJL/6lco6aVDwBWf7Fc9FZERCBbBGQ+Jet+6nViIAIiIAIiIAI1EbAi39y+a2NZaWtLwXQJ2x0AoB6JQCpdF6qLwIikGEC1157LZZeeukMr1BLaxaBTz75xA+dSz7lT2pfBBpFQOJfo0hrHBEQAREQARFYTEAZfhezSNMeE0NsGU6If6RPTdPk2mAufQFYJuyV22C9WqIIiEDzCKxkQ7/xxhu2q60I1JOAsoDXk676LklA4l9JRKogAiIgAiIgAokT2D7xHtVhEgSGAzAX0acBKG5XElTVhwiIgAiIgAiIwBJCIALNJCDxr5n0NbYIiIAIiIAIiECaCMjlN013Q3MRAREQgfoRoD9mYGE8YMAAdO3atX4jqee2JfDYY3mOHrnkU20LRAtvKgGJf03Fr8FFQAREQAREQARSQoAuYIPdXBTvz8HQrgiIgAhkjMDXtp5bbrkF3/rWt+xQWxFIjMBaa62F999/3/ozzwI71lYEGkpApqcNxa3BREAEREAEREAEUkpgFwAWj+dVALNTOk9NSwREQAREQAREQAREQAQqIiDLv4pwqbIIiIAIiIAIiEBGCcjlt/k39nhzw1Om3+bfDM1ABERABERABEQgOwQk/mXnXmolIiACIiACrUPAMppyxnkBYVpnCZmaKS3+dnYrksuvg9HA3RcaOJaGEgEREAEREAEREIG2ISDxr21utRYqAiIgAiKQIgIz3FwUA8bBaNLuEACM+cfCDL9PhfvapJ8AA/YfV2Ka69t1xl4666yz7DB2e9xxx2HllYM8ALHXdVIEREAEREAEREAEWo2AxL9Wu2OarwiIgAiIgAiIQNIEvMvvvQA6kh5A/dWNAF2Fx5XbO8W/M888s2j19dZbD4ceemjROrooAiIgAiIgAiIgAq1EQOJfK90tzVUEREAEREAERCBpArS83MN1KpdfB6NVdgcNGoTtt9++punOmDEDjz32GObMmVNTP2osAiIgAiIgAiIgAmkjIPEvbXdE8xEBERABERABEWgkgQEA1goH/BjAtEYOrrGSIUDhr5RFX6mR2J7iX6PKwoULccIJJwTDTZw4Ecstt1yjhtY4IiACIiACIiACbUZgiTZbr5YrAiIgAiIgAiIgAp7Afu7gAQBfuGPtNpbApQCmh6++SQ790Ucf4ZprrkmyS/UlAiIgAiIgAiIgAi1DQJZ/LXOrNFEREAEREIEMEWiceVGGoNVhKXT53cf1e5vb127jCVDws0zYiWbcmDp1KkaNGoW//OUvOO+887Dssss2fnWREWnpJ0EyAkWHIpAMAX6WdCvRVe578FNPPYV33nmnYPU+ffooCVBBOu13gaEh3nzzzbIW/sUXeb8n9gewRoGGjfq7kP+39ikwh2pPN2ru1c5P7UICuQ89EREBERABERABEWgYgdqCkzVsmpkfKOrye3/mV9zmC/z5z38eCH9nn302llxyyTanoeWLQCYJMLv385Ws7IADDiha/ZBDDsGNN95YtI4utg8Bhoi46aabqlnwr4o06gmgEQFnaWF/SJF5VHNpCwAvVNNQbRpLQOJfY3lrNBEQAREQAREQgfQQ8Fl+5fKbnvtS15mcf/75WLBgAS69lN+Baiu33HILDjzwwFwnkydPhgkJFBinTJmC22+/Hb169QrqvPrqq9h3330xYsQIjB49WjH/cuS0IwKJEaD4h27duqFv39qiB8ybNw8vvviikgAldmuy0ZElhUrCIvSFF17A/PnzCYbPbSPEv+D9kfDcE7XUz8ZTks5VSPxL533RrERABERABERABOpPwIt/yvKbLO9vAti4wi6Xd/XXLbO9b4OXX34Zp59+Oj7//HPXFfDuu+/mHV922WXo0qULJkyYgGWWWSbvWrkHTzzxRFC1o6Mj2PJ44MCBWH/99bHNNtvg6KOPBs8xmQdfLNxutdVWgfAXnNA/IiACdSFA4Y8ZvGspbD948OBauqiqLX844GcHf1zo3r17VX2oUTwB+wHmxBNPzP1QE1+z9Fn+gFRrlnm2b2SiKVtVC8+dv6TdDuAiALfYerQtj4DEv/I4qZYIiIAIiIAIiEC2CFCYWmSOtSjJh1x+k72/19XYXbk+Vb/34/BL1L333utPFdznlx/G3aMLVzUCIAU+vqz069cPI0eOxLRp04Lz/NI+duzYQBA86KCDgmqzZs0KLAE5LrP9qoiACDSHwNdff40///nPgVi/wgorNGcSGjXTBD7++GO8//772GijjVpunbSOf+utt7DxxpX+hpf6pfI/7ZkAaLLfduKhxL/UP5+aoAiIgAiIQAMJ/BiAz/7awKHLHqpr2TXrX/FcAP+v/sPUZQRalln5BMBUO2jhLROYqFRAgC7AFAEuuOCCClp1rvrhhx8GViQPPfRQIABS2KPAR3Fw/PjxuOKKK4JGtDYxF+DOveiMCIhAowh88MEHgdXW7rvvjuuvv75Rw2qcJhPg5y9dbRtRmFyK1uVMKLPllls2YsjExvjFL36BU045BY8//njwA1ZiHdfe0asAqvXnXw7Aol/iFm0fBPBh7VNqnR4k/rXOvdJMRUAEREAE6kPg7wCeBsC/zOj/V50PYH3mlvZee6d9gmXOb1UASsJSJqwyq/0NQCNM22oegyJdNcXH+xs6dCiuu+46nHPOOZ262meffYI4f3T33WuvvTpd1wkREIHGE6C7/r///W/ccMMN+PLLLwMBcKml9NW48Xci+yPutttuuOeee7D11lu33GKHDx+Ou+++G9ttt13LzT1mwvzRd6vQbXjfMLTIovgdMZWzeGqJLC5KaxIBERABERCBCgjcAYBZXxcF7qqgoaqKgAgUJPBfAL7dgBfdd3KFcfzKLcz2e9xxx2HcuHHlNsnVY9yoiy66CEzwQRHhwQcfLBib64477giSBkyaNAl33XVXrg/tiIAIpIPAzTffjGOOOQaffEIj8NoKPxsYb5CfRXwdddRReS7+jOXH89wytp/VYxu29YUWxcOGDcvVifbl67bLvvEzbtdee23AmGz++c9/5vZp3efvA1mz2P3hjze++HsRd9983Ur3aWXKH4g491YrZLrjjjsG4SwSmjvdbvn3tr2OBHBN+No8zBrM9Nt8WR1uLcYGw7XQdNOn6GZgTFrx+fr+uk29P4D3AYwGMAnAELvQLlv9vNEud1rrFAEREAERKEXgaACNcqldFP1/0YxOKDWxyPULASwdOdesw1MBPNmswWsYdw8Axv3PAHjvs1CmAShf/crCiiNr4BcsCnrR8sorr+Dhhx/OO33sscfikksuyTtX7sHcuXMDQY/JPawwRhKzQPpz/LLHjL+zZ8/GM888EwiG/fv3l+uvQdNWBBpAgKL7Sy+9lDcShb7PPvssd44i0ldffRVY8OZOVrhDsY5i/5NPPhm4/Vs4gIsvvjiI/+m7Y3KgmTNnBucZJuCEE04IPrtMlGIIgZ/+9Ke5pB8UrZgpPK4v32+W983amtws3ipFO/6wwnirVnjMYveBn8PkvcEGG4Cfv74Ye57jZ7jFY+X92HPPPXP8fZvo/j/+8Q9cfvnlgSWpv+YTzvB54xw4J1qBxxR6nzTib9A8U3cKkwxLEU2SxXla+eKLL/D9738/SKAzaNAgO13NloLcZAADAZgSOhYAb96im7aoV9ZhTD77e4Z1rgRAa71o8QlAhoUX7dwGABapvgAFQrr8ctx3ADwO4EQANADIV92jI+hYBERABERABERABGog4H+drLQbujkG7efNm9fR6LLTTjv5ue9e6eRTUt//QnxySuaUxDS+tmdj4cKFjX40OgYNGuSfjZ2SWFAZfZzJNY8bN67oem+44QY/t46TTjqpU332UU5fbDh37tyOoUOHdowfPz7oZ8GCBR0jR44M2nPL42gdO7br1saOO01IJ1qKwMyZM/0z9qcynt2kqwTvBT7Dp5xySirYjRkzxjPhF/hGFIZwCD6PDMIaa6zh51F0/6CDDrJmHdOnTw/q8rOt2jJ58uTgs4LvfxZ7TnjeF/t84Hl+rvTp06dj9uzZvkrQNu58XqWMHhgf+8y1Zdp5fo5++OGHwecwP5uNt9Wz+zBr1qyArfHnNo4p2fO81bN+uLX/6/h8sBx88MFFnyk+j/bq3r17x1NPPZXrzvqy6w3Yvs0xbO6jRo3Kza3U2KusskrHjBkz4uZeTtgUs86Lfg7YeVr/meVftA4FS17neW/5Z+d5LU/UDC0DaSHI+iy0HPTHNm6chWDYJHsbuf1m755qRSIgAiIgAiIgAoUJrARgsLt8j9vXbsYJ0NX3tNNOqznBh2XyPeOMMwKXvOWXXx4jRozIWZ/QmoTjsBx99CLDUmsj99+MP2RaXuoI0KKv3EIX4MMPPzywAiu3TaF6tEo78MADg4yvtBb2xVsI8zw/Q3ju9ddfD6qtueaaWG211XyT3HG0r7xKGT2g9TStIYcMyffUNG5+2eTI877wHDPvfvTRR7nT/JxmQgta4q27rs8BhuCY5+1+5BrF7ESt5mKq5E7RGpRJZv74xz/mzjVzh1Z95Ray23XXXQOL1XLbuHpMGzwUAD0UfFkAYI4/AWDRm2DxSf7o/S6AtQEsu/g0LIYfrfii8X+fCevZm4gPzhRn5cdEH7QC3DZGOHRDZGtXbr/Zup9ajQiIgAiIgAiIQHECu7ikLnT1mF28uq42kMClAPqE49EtO/GUjMcff3xsUo5q1ki3M8b784Wxkaxccw2NEfJLtE1cnfwWOhKBzBA4BsDeDVgNXQZrKr/61a8wZsyYivsw19wXX3wxaEv3VLqaMj5oueXdd9/FGmusUbQ6wwuY22vRihm72KdPn5wAWs3SeF+8+Gd9rL322oG7rx37Le8HRcJqE0P5vmyf4u3//u//YrPNNrNT3D4HYJ4/Uaf9b9bSL12jOXe6MFdR+MbIV8Er64RxNqIWfuwhKh76XtmGf+fR8o/i43h/Mdy/2bkhx1zOzimJf9m5l1qJCIiACIiACIhAaQI/cFVk9edgpGC3LwALKLRykvNh7KZvfvObQdyiJPtVXyIgAmUT6AGAr3qXFWoZgMLbY489ho022gh/+xuTlpdXKBBNnDgxsCKzWHNsSaGukkIhqlSJWg2Wqp+V6xTvKJz16mWenJWtjOLhKqus0qlRMYGvmDDYqaMyT/BHqJNOOila+2cAZkRP1uGYY2xYbb8HH3xwkKimyvb8cY+WeNXG2OObKWrhx6lQ4LMYgtGpsY3FAuTYtPizQiGRMbhpFViovdXNxFbiXyZuoxYhAiIgAiLQYgQsiHGLTbvlp7sMgJ3dKiT+ORhZ3u3WrZuEvyzfYK1NBIoQoEXue++9l1eD7o5PP/10kOTDLvAHgl//+tfYeGN6KFZWLOEPLfK8lVght9Go9d5bb72FWbNm4corrwwyq9JFlUIXwwVYYdIgugNXMz/ro1W3dIGmeFeIm0+iwTqWvMPWO23atECYXWuttexUcJ+23XbbwDKT/L2o6O9HrkGBHbrxzpvX2WjvtddewxtvvJHXiqLfBRdckHeumQdMkvXOO8x/kV/43P7lL3/JO8kENJdddlneuQoOaPFHy7+oUGeuu7NcX0zU4QvfBLTco4Xe5+7CWwDYjq67d0WEQcvsS/HPEn144Y/dUEhsq8QfEv/c06NdERABERABERCBTBPgr7uM+cfCb4JPhfvatDiBm266KbDWqWUZlVro1DKW2opAGxK4GsB1DVj3f0THuPXWW6OngvhvFNHmz58fXFt55ZUxdepUbLHFFp3qlnOCIh2FP2aWZVw3HjM7LeOCUrSKFroCW+Zv1meWcgpY/fr1C8Q/WrnRkpAvionsl/EDJ0+enCcIRvvN6jGFOcZVJQNaPpK1WVuSlRf/GBvwqquuymVYtvtAN+yuXfMT6g4bNgyM8+hZW792P0oxPeCAA8BXtJx88smYMGFCcHqJJZYALf7SJPxxYnvvvXfwis6d8zzllFOC0126dAli19Yg/LEfWvsx5h7d8inI0dKOlncM8cE3iBf/6JrL2IBW59xwfkzWZjH8eIriHQXBmaGId0tYj6ahzORLf/sVATC9MsMOxBWLDUixsFqLxLh+U3lO4l8qb4smJQIiIAIiIAIiUAcC3uX33jCzXR2GUZcNJBCYW1C4S0q869uX3scqIiACCRPgDy6Ma1bvYj/wlD0OrcqeffbZTkkfyu4grMjkPhTpLFHH+PHjA7EuLubfWWedFQh+FKpYRv5/9s4DXKrq+uILDWJFiT3GbpRoVFCjxkYxKpaIJYpEEawINkggVhTFjogmNqwYNYpRFGOBxAIKFmxg1D+WKLaAvYGKivy/dbh7OO++mTft3pl776zzffNuO/ecfX5n3pQ1++zdt29O6OMxPbJ23333JokrKPzlE5mC7jO/GTJkYRJYizdHUXX06NHNxk2Wq666qkvGZBcp/FEwZFxGv1CkvfvuuzFw4MAmrDl31p9fv9J9PjfyPQ8qba+W9x122GHVePz5pg4LDijWsdATsE+w72/6Bt56Vo//JFRX6bnni3+8hwIhXXXHBMKitcOghLzGJ83sFuI7t+Q9aG1lZivxLzNTqYGIgAiIgAiIgAi0QIBLrff2rmvJrwcjxbv85lcsMQjVPMb1wQYbbIBrr722xeF27ty5xeu6KAIikB0CzPJ65513Vi38kQiFpPHj6ZzUtOQT7CgQ5qvLO33RKZxUqGnLjXdENj4feumxhGPz9erVC0cffXQzQPQgnDat6VsGPSuZfCmuBExMHmMegM0MSviJKpf65hsdBUATAXndEngwm68t6Z0L4JjgEW6D6m34F7p85+w+vy8752/5BGJfDVEk/jXENGuQIiACIiACItDwBLYBYMF+vgyWlDQ8lIQBoJBnAc+5LKiUQs8/u6dQ/VyMzWWXXRYS9wph0nkRaBwCjAPatWtXt7Tx17/+deMMPGMjLSc2X62HzmXKFBbPPPPMWndddX9777035s6dW01yj1JtsJh/hZblltqO6pVAQOJfCZBURQREQAREQAREIPUE/CW/DwL4LvUjyt4Amq/fyt4YNSIREIEEEKAoM3YscwSopIXAsGHDnGDL5bss4ViJSRsHReW0Cssbb7xxHMIfl+BaLD9OFxN5MIMI4/0xJACFQJUYCUj8ixGumhYBERABERCBAgQWeOdzXkneOe1GT8AX/7TkN3q+alEEREAEEkPg7bffBuPqVVOiiiNajQ26dxGBQYMGudh8FvOPV/zYfLYEeNEd8e5FkWiKz9N6lDrZfnEQgsNi+XHoZ4SWAdcDR8P0KfGvYaZaAxUBERABERCBhiXAYNDM/sZCj78Hgn1tREAEREAEskUglwRo6NChkYyMmYCjKvRaUxy/ymgWi81n1ytrvfS77PmQL9lI6a00q+met83ORn/C9ROx7aVaafH1CsXYayl2X6l9qF4LBCT+tQBHl0RABERABERABDJBwPf6exQAY/6piIAIiIAIZI8AszkMBFBMsfuzJRtgUoN27doVJLHPPv5bSMFqutAgBCgql5oVfsSIEZgzZ46RuQLAx3bgbSnINc1C4l2MeJeKeJR90fZicXcjHoKaq5SAxL9Kyek+ERABERABERCBtBDwv7lpyW9aZk12ioAIiEBlBC4t4bbjffFv/fXXL+EWVREBOOGvVPFv1KhRYfHv/+rMkMJflOJfnYej7sshIPGvHFqqKwIiIAIiIAIikDYCXO67dWA0Yy2OS9sAGsjePgDWDsZ7E4BSM/42ECINVQREQAREQAREQATKJyDxr3xmukMEREAEREAERCA9BPYFYElVHgMwKz2mN5ylFP86BaOeJPGv4eZfAxYBERABERABEYiJgMS/mMCqWREQAREQARFogYCJUS1U0aWICPhLfm+PqE01IwIiIAIiIAIiIAIiIAKpISDxLzVTJUNFQAREQAREQATKJLC6lvyWSSyb1bnc25W5c+di4kTFJjce2kZH4OWXX/Ybyz3n/JPaFwEREAEREIF6EZD4Vy/y6lcEREAEREAERCBuAt29Jb9TteQ3btyJbT/nafv666+jS5cuiTVUhmWGQO45l5kRaSAiIAIiIAKpJrBYqq2X8SIgAiIgAiIgAiJQmIC/5FdZfgtzyvqVD7I+QI0vcQRmJ84iGSQCIiACItDQBOT519DTr8GLgAiIgAiIQGYJtAXgu3hJ/Ev+VI8GYGtyo8z0+wqASwF08DxBk09DFqaVwFcALk+r8bJbBERABEQgmwQk/mVzXjUqERABERABEWh0AnsAWCKA8CqAGY0OJAXjp/gXVxkYV8NqVwREQAREQAREQASSTkDiX9JnSPaJgAiIgAhkkYAfDF6xoeKZYS35jYerWhUBERABERABERABEUgZAYl/KZswmSsCIiACIiACIlCUAD3+dvdqacmvB0O7IiACIiACiwhssMEGiw60JwIiIAIZJaCEHxmdWA1LBERABERABBqYQFcAjPnHMgvA08G+NiIgAiIgAiJAAnOFQQRqTEDPuRoDV3dNCUj8a8pDRyIgAiIgAiIgAukn4C/5vReAv8w6/aPTCERABERABKolcHO1Deh+ESiDwL8BvFNGfVUVgcgJaNlv5EjVoAiIgAiIgAiIQB0JMIbi3l7/WvLrwUj4bh8Aawc23gQgyoy/CR+6zBMBEagxgdMA8KEiAiIgAg1BQOJfQ0yzBikCIiACIiACDUNgGwCrB6P9EsAjDTPy9A+U4l+nYBiTJP6lf0I1AhEQAREQAREQgWQQkPiXjHmQFSIgAiIgAo1FoEtjDbemo/WX/D4I4Lua9q7OREAEREAEREAEREAERCBhBCT+JWxCZI4IiIAIiEBDEJjYEKOszyB98U9LfuszB+pVBERABERABERABEQgQQSU8CNBkyFTREAEREAEREAEqiLQHsBGQQv0+HugqtZ0swiIgAiIgAiIgAiIgAhkgIDEvwxMooYgAiIgAiIgAiLgCPhef48CYMw/FREQAREQAREQAREQARFoaAJa9tvQ06/Bi4AIiIAIiECmCPjin5b8pm9qRwOwJfHK9Ju++ZPFIiACIiACIiACCSUg8S+hEyOzREAEREAEREAEyiLADL9bB3csADCurLtVOQkEKP6piIAIiIAIiIAIiIAIRExA4l/EQNWcCIiACIiACJRAgEtSrSjzr5GobtsdQKugiakAZlXXnO4WAREQAREQAREQAREQgWwQkPiXjXnUKERABERABNJFoHO6zE2FtVrym4ppkpEiIAIiIAIiIAIiIAK1JqCEH7Umrv5EQAREQAREQASiJtAWgO9BqXh/URNWeyIgAiIgAiIgAiIgAqklIPEvtVMnw0VABERABERABAICewBYIth/FcAMkREBERABERABERABERABEVhIQMt+9UwQAREQAREQARFIO4FGX/K7JoA7vZiHSZhPJl0pt3QAsHxw03QAn5fbgOqLgAiIQBkENgGwchn1VVUEKiHwHYAnKrlR94hAlAQk/kVJU22JgAiIgAiIQGMRWD8Bw+WS3909Oxpxye9fvUzHHora7b722mt46aWXqu3wUgCdgka4jHtitQ3qfhEQAREoQOAvAI4vcE2nRSBqAi8A2CLqRtWeCJRDQOJfObRUVwREQAREQASiIeDHpyu3xZxHVatWlty23CYqrx/q81QAtwL4qPIWq76TS34pALJwye/TwX6jbOj1yEzHdSuvv/46dtppJ3zyySe+DZwLFREQARFIKoEeSTVMdmWSQEcAvwDweiZHp0GlgoDEv1RMk4wUAREQARHIGIFqPJrmAViKPP74xz/iuuuuqycaLpcaC6ArgO/rZEh4yW9OHK2TPbXstg0Aeq/UrbzxxhtO+Pvggw/MhvkADgLwjp3QVgREQAQSSGBxs2nzzTdHmzZ8OVURgWgJTJ061W8w95zzT2pfBGpFQOJfrUirHxEQAREQARGIhsDFAM5hU9dffz3oiXfttddG03JlrewAgMtOj6ns9qruYpKPRl7yewoAxvtj+RjAirWM+zdz5kzsuOOOmD17dmACTPhj/EEVERABEUgygZzr/PDhw7HWWmsl2VbZllICfI/86KPc4ojccy6lw5HZKScg8S/lEyjzRUAEREAEGo7AuQBWAjCAI6fn348//uiEwFqQWLAgr2NdXwDTAFxdCxu8PuhxaEt+ZzXYkt+NAJzssRgM4AbvONZdCX+x4lXjIiACNSTA97UC7201tEJdZZGAnldZnNX0jkniX3rnTpaLgAiIgAg0LoGBwdCdAHjDDTe4JUtXXnllrYm8AmDjoFMuP2XGh8k1NMJf8nsvgLzKZA3tqWVXVwGwdWqPAhhdK/HPhL/33nvPxhuVxx8FZCvK9GsktBUBEYiVAH9A40NFBERABLJMQOJflmdXYxMBERABEcgygSYC4FVXUQsCaiwAngfg/GDpaesg/t8mNUoAwuUze3sT3EhZfhlTz5LGUHjr53GIdTdG4Y92OzE71gGocREQAREIEaB3lsS/EBQdioAIZI6AxL/MTakGJAIiIAIikAIC9NSyYiKOHZezrbcA+GWQaXZKkISklglAtgGwegCLdjxSDrgU110OwEWe/ZcHWY69U/Hs0tOP8Yti8PiLx2C1KgIiIAIlEJDnXwmQVEUERCD1BCT+pX4KNQAREAEREIEUEugcoc0UALn803l/1cED8AUAhwG4PRhTrRKA+Et+HwTwXYRMk9zUMC/Jx7sAhtTCWAl/taCsPkRABOpBQOJfPairTxEQgVoTkPhXa+LqTwREQAREQASiJ9A/aDInALZp0wYjR46Mvqf8LY4B0BHAScHlWiQA8cW/RlnyyyQfx3lT8GcAX3nHseya8Mclv0GJKsaftaetCIiACNSNgBJ+1A29OhYBEaghAYl/NYStrkRABERABEQgRgJNBMBLL73UdVVDAfBUAJsB2D0YY5wJQNoDoBDGQo+/B4L9rG8Y2DnxTUUAACAASURBVHHxYJBcOm7elrGNW8JfbGjVsAiIQEIIKOZfQiYig2Yo228GJzXFQ5L4l+LJk+kiIAIiIAIiECJQTwGQqRJ7AvhPKAHIlgC4PDXK4nv9UQRjzL+slz5eko95tsw7zkHPnj3bxfirocdfBwDLB2OaDkAZf+OcYLUtAiLgCGjZr54IIiACjUBA4l8jzLLGKAIiIAIi0EgEKAAyBuDhHHSNPQC/yJMAZByA7QF8E+Ek+OJfIyz5ZZKP4R4/unW+6h1HvlsH4Y9j4Lg6BYNhIpyJkQ9MDYqACIhAiIDEvxAQHYqACGSSgMS/TE6rBiUCIiACIpBwAtVk+C1laEcGlXIC4JJLLonzzz+/lHurrRNOAMJYgDcCOKjahoP7meF362B/AQCKi1kvTPKxUjBIelGeG+eATfh74403rBvF+DMS2oqACGSOQNZj/v3www945ZVX8PDDD2PatGl47bXX3Byuvfba+NWvfoWdd94ZW265JZZYYgl3fsKECRg6dGizeV5ttdWwySabYK+99sIWW2zh6r/99tsYMmQIXn/99Sb1R40ahc02YyQQ4JtvvsHkyZMxceJEPPvss/jyyy/BttjGnnvu6er95CeSJZoA1IEIxEBA/2UxQFWTIiACIiACIlCEQNweTRTFmgiAF1xwgTOpRgJgOAFIDwDTACw0ogicIpe7A2gV1JkKYFaR+mm/vFUoyccJcSb5kPCX9qeL7BcBESiXQJZj/lGcu+KKKzBlypRmWHiNj48//hjt27eHCXD0hMxX+P7AB0XEQw89FH369AHr5otrZ96Ur776qluB8OKLLzZpku088MAD7tGtWzccd9xxaNeuXZM6OhABEYiWgMS/aHmqNREQAREQARFICgETALkE+GAaVWMBMJwAhN5qk4NHNYwabcmvn+SDXo6xLXP+6KOPXIw/efxV8/TUvSIgAmkjYEJV2uwuZi/jtfIHP3r9tVRM/DTRL5+YF77/zjvvRMeOHbHKKquEL7ljtvHmm2/i4osvLtr/+PHjMW/ePAwePBjLLccoFyoiIAJxEJD4FwdVtSkCIiACIiACySBAAfDQwJScAMglwGeeeWbcFloCkKeDzLyLARgLoJoEIG29pBe0PzYhLG44JbbPJB/0/GNhko/jg/3INxT+dtppJ0j4ixytGhQBEUg4gSyKf1999RWuv/76nPC21lproWfPnth+++3Rtm1btGrVCl9//bXz/HvuuefcDOUT/w4//HD07t3befgx+/uVV16JJ5980t07ffp05/13ySWX4JxzzsHUqVOx9dZb4/TTT3dehJdddlmu/w022ABHH320W+rbunVr0L5HHnkE1113nVsG/Oijj+LXv/61Wwac8KdLWeaVIqSW1aAqi0AVBCT+VQFPt4qACIiACIhACghQhGsiADKWT5s2bXDyySfHbb4lAKEAyCyuKwcx+ipNALIHgIVBiRYmvJgR9wDq2D5j/PlJPrhkOuqsyW54JvzNmJHDWa8Yf1wabkWZfo2EtiIgArESyKL4R0GPMfZY1l9/fZx66qlYb7313DEFKT74Q+BGG23kHryQT/xjPTv/85//HPvtt58T/1j/k08+wbfffttk6a/V5w9Jjz/+uOuPsQX5eYN2WD/LLLOMix1IEXLEiBHu/NNPP+28z5dddll3rD8iIALREpD4Fy1PtSYCIiACIiACSSTQTAA85ZRTnJ01EACZlbYngPsA0PuvmgQgjbTk92IvyQcZxpKtJUHCH5+PA5L4zyObREAEsk+AolVWyvz588FYe1Z23XVXrLPOOnlj81kdfxtm4R/7+4stxrd0NGuXdfhjEj0LWehtSAHQv9ddALDNNtugQ4cOLhHJu+++6wRFCoMqIiAC0ROQ+Bc9U7UoAiIgAiIgAsUI+GtuzypWOaLrJgAyBuDv2WYNBcAHAZzmCViVJAChx9/uHossL/nlUt/e3lgpinHZb6Tl008/dUt9E+DxF+m41JgIiIAIlEMga55/3333nVtKawx+8YtfOOGN4hsFNi7R/e9//2uX3ZbJOw455BC374t03Dc+77//Pu66667cfT/72c/c8l7WsXts34Q/VqbwRw8/8yDMNQA478OVV+aiALgYgZ9//jnoYagiAiIQPQGJf9EzVYsiIAIiIAIiUIzAUK9CrcQ/dkkB8CAAt/sCIJf+DBgQu9MVl63u5Al4TAAyHQCFwVJKVwCM+cfCDL9cSpzFsjgAJvmwwiQf4+0gqi2Fv86dOzvvjKDNei31jWpIakcEREAEKiJg4lZFNyfwJo7HxDia5wtv4WtmPuubOGdbXhs9erR7WD3bMjsw4/uxrl+f13ns95+vjrXDrWUZ5r5vh19H+yIgAtUTkPhXPUO1IAIiIAIiIAJpImAiT04AHDhwoLO/BgIgl//6CUBu46ofLIzfV4yhv+T3Xn5HKHZDSq8zqYcl+fgqjiQfJvz95z//MUT2nLjTTmgrAiIgAo1CoJg4lTYOYfGNWXd/+ctfumHwWr7ii26+cJevLj3zjjjiCKy++uo58c/usXZsSTDvZ9bh77//Hosvzt+2mhYm/qBHIQtjEjLeXyEbm96ZjiPjkg5rZWXWCUj8y/oMa3wiIAIiIAIi0JyAiT21FgDDCUCYBISebRQAea1QaQVgb+9iVpf8MsnH2d44z4s6yYeEP4+udkVABEQgg95mzKa7xhpr5OZ20qRJ2HLLLbHKKqu485dffrm79sorr2DQoEFu30Q7HhQSrJiwY7vttsPOO+/s2jKRzrbWIY8tuQfPPfPMM+jSpQuYcdgv7OeFF17Aiy++6E4zLmG7du0yJf7549W+CNSbgMS/es+A+hcBERABERCB+hAwAXCsCWv0AGQW4H79+sVpUTgByEYA6AG4V7AsOV/fFAdXDy58CeCRfJUycI5JPpYLxkFOI6Mc0xdffOGW+ibY469DkBWaw+aScGX8jfIJoLZEQATyEqAIVUjwyntDCk527NgRa665povxR3HtvPPOQ8+ePbHZZpu5OHscgj9mn4F/nnEAeV+4+HXC9/J43XXXdck8mMGXnoeXXHIJevXqhU033RQUJ+nx9/DDD+P22/kb5MKyxRZbYKmllmpil13TVgREoHoCEv+qZ6gWREAEREAERCCtBCgA7g+AEbydZ13//v3dWGIWAMMJQJjI4wwAfixEn6m/5Jf3fudfzMh+l1CSDyqwkSX5oPDXtWtXJFj44zReCqBTMJ/kMTEjc6thiIAIJJgAPdXC3msJNrck07g0t0ePHrjiiivwzTff4LXXXsNZZxUOMUzBzhiEhT07n6/j9957DxdddBHeeustd/n55593YuGFF16I7t27u/Mffvih63/IkCH5mnDn9thjDycWttRXwZt1QQREoCQCEv9KwqRKIiACIiACIhApgcKfwCPtpqTGfqiTAMgEIPT0YuZfFn4rYDzAcAIQLvn1xb9FbgLBjRnYhJN8jAHwaFTjMuGPX8qCYl6fivFnRLQVARFoWAIUnLIoOnGJLmPt3XDDDc7TrqUJZow+Y1CO+OfX9dvn+Y033titJLjuuutycf38Ora///7744ADDsASSyyRs8GuaSsCIhAdAYl/0bFUSyIgAiIgAiJQKoFCHm6l3h91vXoJgIcB2BBARwCLBct/wwlAeMylwSxc8vtAsJ+lDZN82BiZ5GNwVIOT8BcVSbUjAiKQVQIUqkz4ytIYmeWXWd07dOiAqVOnuth7M2bMwJw5c9zyWi7NZSIQxgPccMMNcwx8FsXYsG4+AdDOs+/zzz8fTz75JJ566imXYZ6eiIxJyGuMBUg7fPExS3OgsYhAkghI/EvSbMgWERABERABEagfARMA/wmgG83gEmDGADz88MPjsuobAN0BPAdg5SDeWzgBiO/1l8Ulv2uGknxw+fO7UQDnFzwu9ZXHXxQ01YYIiEBWCVCo8gWvrI2zbdu2+O1vf+seLY3NGOy4447gw4qdt2N/y4y/I0aM8E/l9u2+ZZZZpmj/Vjd3c0Z28gmjGRmahpFCAhL/UjhpMlkEREAEREAEYiJAAZBiHAU4JwAeeeSRrqsYBUAKXfsFSTxaBx5wfgIQX/zLYpbf4aEkH3+tYm65RNqVuXPnYs899/SFP54/CICW+gaMtBEBERABEqBAI5FGzwUREIGsE5D4l/UZ1vhEQAREQAREoDwCTKaREwD5hagGAuBkAH/2stsyAch5AEZ7y2FpV9aW/DKphcU85CwxyQfj8VVddt11Vwl/VVNUAyIgAo1AgF5nWfU8a4T50xhFQARKIyDxrzROqiUCIiACIiACjUSAQhsFOC6z7UYB8Igjjoh7/Mz0uq0nhp0EYC2vUybAYMy/rJQ2AK7yBnNTBEk+FgBw3n8pXerb2eOhXREQARGoCQG+x0n8qwlqdSICIlBHAhL/6ghfXYuACIiACDQsgTO9kScp869nltulAPgvALvwiAJgu3bt/DoUm6IsfgIQtut7xWVtye9Az6vxYwCDogQZtKWsvjFAVZMiIALZIiDPv2zNp0YjAiKQn4DEv/xcdFYEREAEREAE4iTgZ/tNsvhHBnsDuB9AVx589tlnPpdcjDn/ZBX74QQgzADMQpGRcQizUpjk41RvMEMAUACstoTn4w+K8VctUt0vAiKQdQIS/7I+wxqfCIgACUj80/NABERABERABESgJQLfAtjTFwBbqhzBNUsAMhHA4kF7cyISxyIwL5ImmNRjuaClZwFcG0mrwEdB1mQ2x+Qed0TUrpoRAREQgcwS4LJfPlREIGoCel5FTVTtVUNA4l819HSvCIiACIiACDQGgVoLgEwA8iqAjQO8FMqYFXdABnAzezETqrBwWW5kST4AcNn0KABcUvyPoA9tREAEREAEWiAgz78W4OiSCIhAZghI/MvMVGogIiACIiACIhArARMA/w1gh6Cn/8TUY1sAG4TaPhHAkwDGhM6n6ZBJPv7iGXwdAHr+RVW4PPvnUTWmdkRABESgEQgo4UcjzLLGKAIiIPFPzwEREAEREAEREIFSCVAA3BFAbwBfAZhZ6o1l1tsDwBLBPYwDuFSwfyOA1wC8UGZ7Sal+CgDG+2NhjL/Tg31tFhLgUu9OAYwuAHisIgIiIAKxEpDnX6x41bgIiEBCCEj8S8hEyAwREAEREIGGIpD0JB/FJuOmYhWqvM6lsVYYD2/fQDSjCMjEH1tiYXw7q5OG7UYATvYMHZyxOIbe0LQrAiIgAukhcM0116B169bpMViWpobAnDkMWZwrCiyZQ6GdehCQ+FcP6upTBERABESg0Qn42X4bnUV4/PT42907eRuA0QCeBsBvZ/ScGxtkH/7eq5f03csAcNkvC5f6ckwqIiACIiAC9SHA8BKuvPXWW7arrQjEScBWNMTZh9oWgYIEFit4RRdEQAREQAREQAREoPYEugKwL2WzAtGPy3xP8ExhzEFmzE1LoSfjboGxluQjLbbLThEQAREQAREQgeoJSHupnqFaqIKAPP+qgKdbRUAEREAEREAEIifgL/m9F4Atk7kaQAcAfYMeuZ0GgOeTXJip2E/ycXnEST6SPHbZJgIiIAJJJcD1mCvQuBNOOAHt2rVLqp2yK8UERowYAW/pL+Mmq4hA3QhI/KsbenUsAiIgAiIgAiIQItAKwN7euXu8fe4eD2ATL9swRbWXAEwO1UvS4WmhJB9DkmScbBEBERCBBiXwo42b4t/6669vh9qKQGQERo0a5Yt//IyjIgJ1IyDX07qhV8ciIAIiIAIiIAIhAtsAWD049yWAR0LXGeNvPwDvBucZA5Dx/yyDbqh63Q+Z5GOAZwWTfDBLskp+Ap0B8MsRH8r0m5+RzoqACIiACIiACIhA2QTk+Vc2Mt0gAiIgAiIgAlUTONNrIe2Zf72hVL3rL/l9EMB3eVr8CEB3AFMAMPvvykEGYAqHSUsAcpWX5ONRJfnIM5s6JQIiIAIiIAIiIAIiEDsBef7FjlgdiIAIiIAIiEAzAsz2a49mFxv4hC/+hZf8+liYAOQw70THBCYAOQhAl8DGeQD6efZqVwREQAREQAREQAREQARqRkDiX81QqyMREAEREAEREIEWCLQHwGWyLPT4eyDYL7QZA+BC7yITgBzjHddzl0k+LvIMuBTAq96xdkVABERABERABERABESgZgQk/tUMtToSAREQAREQARFogYDv9cclsoz5V6ycCoDLg60wAcgOdlDH7TAvDiHjE55bR1vUtQiIgAiIgAiIgAiIQIMTkPjX4E8ADV8EREAEREAEEkLAF/9aWvLrm8tsjT09r7okJADZCsBxnpEnKMmHR0O7IiACIiACIiACIiACNScg8a/myNWhCIiACIiACIhAiAAz/G4dnFsQJPAIVSl4+EWQAOSboIYlAGEykHoUJvlYPOh4AoBShcx62Jq0Ppnhl/PPBzP/qoiACIiACIiACIiACERAQNl+I4CoJkRABERABESgTALK8NsUWA8ArYJTjwGY1fRy0SPG02MCkNuDmkwAciMAJt2oZekDgJ5/LEzycWKwr40IiIAIiIAIiIAIiIAI1I2AxL+6oVfHIiACIiACDUyAmX5VFhHwRToT8BZdLW2PCUAo+p0UVKegOA3ABaXdXnWtlQAM91phv0ry4QHRrgiIgAjUiEAHAMsX6Sv3Pfjpp5/Ge++9V7D62muvjXXWWafgdV1oLAIzZ87EuHHj8Pnnnxcd+Jw5c/w6/QF87J8I9vlZZVye8zolApESyL3oRdqqGhMBERABERABERCB0ghUs+Q33AMTgGwGYPfgAhNtTA8lBQnfE9XxOQAoALIwycf5wb42IiACIiACtSNAle6Fcro7+OCDW6zeu3dvjB49usU6utg4BAYMGODEvwpG7McDDt++LoCZ4ZMxHFMY7x5hu1RAL4uwPTUVIwGJfzHCVdMiIAIiIAIiIAJFCfBDqC35nVrBkl+/A0sA8jSAjQAwtvFtADYNBDm/bpT7XOp7pNcgk3xw2a+KCIiACIhAbQk4F73ll18eHTpQ56i80LNr+vTpoKeXiggYAfP4oyhcrUcoReW3336bTfN5W4snGleeRCn+0Xb+yMqYvSoJJyDxL+ETJPNEQAREQAREIOMEKsny2xISSwBCAZDLvvjgcprtAVhSkJbuL/cak3v4ST7Yl5J8lEtR9UVABEQgQgIU/iZOrE6P4P1dunSJ0KrSmho2bBimTJmCW2+9FSuuuGJpN6lWSQReffVV9OjRA4MHD0Yxj89iDfbp0wedO1eXm4rPsUD8K9ZdVNdXYEMRC5dR2aZ2YiYg8S9mwGpeBERABERABESgIIG2APxvVlGJZoy11xPAfYH3X5wJQI4KJfk4vuBodaEYgeq+RRVrXddFQAREICDw448/4tlnn0X79u3Rti3filREIFoC9BB89913semmXHyQrJJS4ZIQuaqDMZ4ZY/nWZFFNvjVcDqMiAiIgAiIgAiJQWwKdANijtj0nq7c9ACwRmETBbkaE5j0I4DSvPSYAOdk7jmKXMf6GeQ0xyQfj/amIgAiIgAgkmMCHH36IXXfdFcccc0yCrZRpURPYaKONMG3atKq9/kqx64ILLsBmm22GSZMmlVI9UXU++eSTSuMaJmocgTEM6rkgz4MrQhqqSPxrqOnWYEVABERABBJCgGuR7JEQk+piRtRLfsODoBjHX4itMAGIJQOxc9VsL/aSfFC8VJKPamjqXhEQARGoMYHbbrsNBxxwAL7//vsa96zuGoXAvvvumzoB8Nprr8U+++yDUaNGJW2a+FmLwTzL9fpjXML2QYxpxpk+BMDkICRM0sYYmz0S/2JDq4ZFQAREQAREQARaIECPP1+Ii2rJb7jLwwDwwyKLJQDhspFqC5N89PYa6ackHx4N7YqACIhASgjceeedOOKII/Dll19WbTFjyjHeYKtWrdyDnoXffLMo3Cxj+fEat4ztZ/V4D+/1C72vunXrlqsTbsuv2yj7xs+4XXPNNc57k2w+/fTT3D69+/x5IGsWmx/GU/SLPxdsO0rWn332Gfbcc0888sgjfpep2CeHv//976mwtUwjxwOYECRaKfPW9FaX+JfeuZPlIiACIiACIpBmAl0BWKClWQCYoCOOwm9dzGzHRCAslgCE20qLJfmw++ld+KgdaCsCIiACIpAcAhR6Tj755CaPc845B99++23OyJtvvhnHHXdcVR6AFOvuuOMOPPnkk1iwYAE+/vhjlyn44ovpJN607LDDDujataur9/XXX2PbbbfFiSeeCLbBMmHCBJxwwgku6QfbmjFjBp566inka6tpy9k94jyS2+TJkx03cvnggw+aeafRW+3qq6/OzQPrn3HGGY5lmA6FWQpc77//PjgPbJNbFnrs2XyE7/OP33nnHZdAZMCAAfAfDz30UK7a3LlzsfPOO1edhCbXYA13Dj30UNATMKLCpbb+EtyjAVwdPDYDMA0Al+mGl+raEl3+eGt1zCRmxaGY57fL+1sqDNuyWksVsnhNCT+yOKsakwiIgAiIgAgkn4C/5Pfe4ENbXFbTncJPAMIPj7cB2AvAjxV0yqQe9Pxj+QrA4GBfGxEQAREQgfwENgbw+/yXIj3LJX1Nyh//+Ecwxl+xQgGQYtA//vGPYlXzXmdm3iFDhuSu8bhXr15guxSR/My9t9xyC7bffqGesdRSS+Hcc891cejGj6eGAWy++ea47LLLcvcwVt0VV1yBY489FgceeCB43EiF/Mjx7LPPznHj+Pv37++8KH0Wu+22m+NJrizkTN68f4MNNvCrYuzYsU5UHTNmDKw+twMHDnRZgTkfxbICn3baaa79Jg0XOOjevTseeOCBJmMIqlKs2q7AbVGebuc3RqH6kksuaSZ6v/baa7lq8+fPx9FHHw1uKZRWUTjGWwDsAGBK0A7/YfoC8NcXsw6X5dr/MutcAYCxm8OF/wiWAKRbcNHOrReKy+zfeyCApwCM9U9mfV/iX9ZnWOMTAREQAREQgeQR4Ae6vT2z4lry63UBSwBicfm45Pi8CpKArAngbK/hM5Tkw6NR3S7jYDIRDguzQPNYRQREIBsEDgLAR9zFf312fVG0KLVwCfAf/vCHSDyduJSUHmcU8ugF6It/66yzThOTll56afDcm2++6c6vttpqWGklOictKnbMthpN/KPnI70hfXGVZIzbIkpwHHneL2Q7e/ZscAmuFQq9jz/+uPO6XGuttey02/KY3pg2H00uhg7KiRfJpeUUAP/973+jY8eOfktH+gcx7r/nt3399deDz/lSSr9+/dwS9COPPBKLL84FEGUVeuf1AsDPTCb8sYEr88TdYx1/XTZdZ9cAQMHuDq9XqrsD84h4/MGX2YD5w6zV3zyUVI4xACkmLlqT7zWc1V0t+83qzGpcIiACIiACSSbA1G/2SLKdcdm2DYDVg8YZZKlWgXDCCUBOCsUdLGW8/EC5XFCRHzD/WspNqiMCIiACIpAOAvfee68Tisq11uLJWTw6Luulx1k5hctPi4lJM2fOLKfJzNSliGoCaCWDmj59ehPxz9pYY401cl5/ds62nA8/ZqOdr2b7xRdfpHL5L8dMz1N6UFZQmGxjtzyf97jGOvyEXqiAL+qEAt37gQDYZtFpULHdFsDjeUS8Z4N6pqCHE34cG4iBxZYHe92lf1eef+mfQ41ABERABEQgfQQ6p8/kSC32l/zSI++7SFtvuTEmANkQgP3kzuW/FCObRlrP3wa90fxlJ0zyUbpLSf42dVYEREAEGoHAjBJfZ6tl8XE1DdDj7umnnwY9v959992Sm6JANHLkSOctxqWUtoS0XKGOQlSxEvYaLFY/K9cp3lXj9UjxsF27JqteHRoT+GzOfF4tCYN+vXL2Bw8e7OI7hu65vUarCLjq4eehvks+XGyxxdC6deuS64cqUoCr5v+T7rIL13I3bTgsHvpXm7rYLrpC70MuLaY3ItfaLwy2ueh6Jvck/mVyWjUoERABERABEUg0AV/8q8WSXx+GJQB5DsDKXgIQCoCWFMSvb/v8tfkqOwBwk5J8eDS0KwIiIAItE2DK0IUpV1uuV+3VZj+u7bLLLpg1i3mlFpXvvvsOU6dOdXHM7Oyaa67p4v2Fl4Da9Za2TBJBoY/x5XwRqdCyUatrbTJpBBN6MK4fs8JyiWp4qfCzzz4LipPt29OJqrEKPf4o3hXixiW6VliH8+HPA5myzuqr26IDuOs77rgjhg8fDvL3l1L782HtFtr+7ne/w+eff97sMuPmvfXWW03On3TSSTjvPEYcaVYY864WoS629nummFdqadOmjbO9WAzEFtrj0lt64pXyY2u+Zijy5VumS4HPX0rs38t7CgmArMekH7RJ4p9PTfsiIAIiIAIiIAIiEAEBfmuxSOX0+HsggjbLbYLuHPsFy0/4EzbtKZYAhHFlzG4m+RhUbqeqLwIiIAIiUHsCt93Gl/emheIaRTQuwWRZYYUVMG7cuHActqY3tXDEeH4U/qZMmZJL7sHstBbzL3wrBaetttrKCU5MZsFMvxSntthiCyf+0cuNnoR8UMRiu4cccohbRuzHDgy3m9VjCnP777+/Y0DPR7I2b0uy8sU/xga88sorc/EBbR6Y9XfJJZdsgqhbt25uGavP2tq1+WhyQ54DimH5BDFmmL7wwgvdHRTZmAn4ggsYfSQ5hYk8wvERad0zzzyDJ554oomhTAzCBCsVFnr80fMvLNTZ0l0m37DCRB1+YbxAZsfheuN53oV3gnh/OwaJO3xhkEnZZgdLewuJf+yHdarxRvTMSf6uPP+SP0eyUAREQAREQASyRMD3+nsUAGP+1aNMBnCC583XUgIQJvk41TOSwagb5sOiN27tioAIiEDmCKyyyip4+eWXq4onRyiWedbi0jEzLWP+UegLl7POOssJfhSqWPr27ZsT+njMjLW77757E2GGbeUTmcJtZ/XYkn3ssAOTxS7MiDx69OhmwyXLVVdd1SWnsIsU+7jSHwAAIABJREFU/igYMi6jXyik3n333S67ry+Cce6sP79+pfvMHnzxxcxbkaxCAZqPcKFIaeIfk3vQI5VcqygEf1eQ7ZfeePTUs4Qd9Aj0xT8m7WEsaKtzbtAvl+daDD+eothHQZCf5xj3z5KE8IdaJvvgP14hjz6KieyHS38L1aliuMm8VeJfMudFVomACIiACIhAVgn44l+tl/yGmV4dBIvuHVxgApAXAIwJVWRSD0vywSDSSvIRAhTR4QA64ARtTYuoTTUjAiIgAgUJrLvuus7jzwS7ghVLuEAhafx46hNNSz7Bjv3lq8s7fdFpwYIFTRtr8COy8flYMo5wbL5evXqBXm3hQg/CadOavr3Qs/Lqq692j3D9KI7p/UmxN42FnpJcplyl8GdDt2X/FOtY6AnYJ9j3N1QZGYvP6lEhZ2IOinS++Md7KBByRQk/t/nZdagQ+0uBw9l+eW+4jm9DJvcl/mVyWjUoERABERCBhBPo5NnHrL+NUhhsx+LN8BvNuAQMnEk7NvMSgNwI4LVABKR53QB09+xUkg8PRsS7Tb+RRdy4mhMBERABI7D88stj3333xQknnIBNN93UTmubMgLlxOar9dAOOuggrLzyyvjTn/5U664j649eq8cdd1xk7QVxP00EZLuWwIPZfG1J71wAxwSPcN/0IOwQOpnvnF+FHoHmFeifb7h9iX8NN+UasAiIgAiIQAII+EGdWyXAnlqZQBHNxjsVQNMI7LWyomk/4QQg/CBKUXLLYEnypV51Jvmg55+KCIiACIhAignQ2+vGG/lbj0paCAwbNgxdu3Z1y3dpczhWYtLG0aFDB/CRxnLYYYc52xkTMeZiMf+OjbkfNQ9A4p+eBiIgAiIgAiIgArUikKQlv/6YwwlAGONvbJDN15J8MMafknz41LQvAiIgAgkl8Pbbb1e91JJZY1WSQ2DQoEEuNp/F/KNlfmw+WwJcK4tvuukmTJpU3eINPk+TWBgzMQbhb4gXy4/DZiKPy4J4f88DoBCoEiMBiX8xwlXTIiACIiACIiACOQJtAXTJHQH1jvfnmeJ2wwlAGAvmN14lBo9Wkg8PiHZFQAREIIEEPqdNFO6GDh0aiXnMBBxVYdIJxfGrjGax2Hx2vbLWS7/Lng/5ko2U3kqzmu552+xsTCeYgMTGUWkXzLJcZmHGk5FeLD/ezgRq/jLgMptU9XIISPwrh5bqioAIiIAIiIAIVEpgDwBLBDczPsuMShuK8T4mAOEaHUtpt3jQF5f6Nk8pGKMhaloEREAERKAiAowdOtBLHlSokT9bvDHG/WvXrl2hethnH99pvWA1XWgQAhSVS13OO2LECMyZM8fIXFHgR0S6mNYq5i376hROemIGVrgtVbhkmJVCsfzYdbHYfRWap9uMgMQ/I6GtCIiACIiACIhAnAT8b09J8/rzx308gJ0A/NI76cf9805rN2IC5MyMfCz88l6rL0NBl9qIgAhkhEApr9l8rXfJBij+rb/++hkZuoYRN4FyYvmNGjUqLP79X9z2FWl/QAw/Zuq9ugj0pFyW+JeUmZAdIiACIiACjUSguiAx6SNFj7/dPbNv9/aTtrsYAC5R9sv5AP4F4CP/pPYjJ0CvS8uEHd06u8jNVIMiIAIiIAIikEoC9NLzk86lchAyujICEv8q46a7REAEREAERKAaAp2ruTmF93LJrwlqXNaR5F+JTwGwRoixJQDpCuD70DUdioAIiIAIiIAIiIAIiECiCfDXbRUREAEREAEREAERiJPAQV7jSV7yy8y+J3u2Xu/tMwHIX71j7YqACIiACIiACIiACIhAKghI/EvFNMlIERABERABEUgtgfCS3ySLf1cBaBOQfhTAkQBGeeSZCITBqlVEQAREQAREQAREQAREIDUEJP6lZqpkqAiIgAiIgAikkgCXytqS31kAnk7oKOid2CWwbT6AfsE+g8JP9mz+CwB6AaqIgAiIgAiIgAiIgAiIQCoIKOZfKqZJRoqACIiACIhAagn4WX7vBbAggSNZDsBFnl2XA2BsQhbG+NsPwHMAGPuvNYCxALYE8G5QR5toCDALoSX6SHJcyGhGq1ZEQAREQAREQAREoEYEJP7VCLS6EQEREAEREAGPgGU05aksZ/5tBWBvb9xJXfI7LBD2aCoFvSGezdxllt/uAKYAWArAygDGAdhGCUBCpKo7lOBXHT/dLQIiIAIiIAIiIAJ5CWjZb14sOikCIiACIiACsRKYCMAesXZU58Ypjq0e2PAlgEfqbE++7pnk4zjvwp8BfOUd2+4LAA6zAwAdlQDEo6FdERABERABERABERCBxBKQ+JfYqZFhIiACIiACIpB6Av6S3wcBfJfAETHJx+KBXUzycXsLNo4BcKF3XQlAPBjaFQEREAEREAEREAERSCYBLftN5rzIKhEQAREQARHIAgFf/Evikt8+XpKPeV6Sj5bYnwpgMwC7B5WYAOSlUFKQlu7XNREQAREQgQQR2GCDDRJkjUwRAREQgXgIyPMvHq5qVQREQAREQAQanUB7AFxSy0KPvweC/aRsmORjuGfMpV6SD+90s90fAfT06loCECYDUREBERABEUgHgbnpMFNWZoiAnnMZmsw0DkXiXxpnTTaLgAiIgAiIQP0JMOPtEwCWL2CK7/XH5bSM+ZekwiQfKwUGMcnHuWUY90WQAOSb4B5LAMJkICqVE6AAy+cKHx0qb0Z3ioAIiEBRAjcXraEKIhAdgX8DeCe65tSSCJRPQOJf+cx0hwiIgAiIgAg0OgF68e0L4DcABhaA4Yt/SVvyu1UoyccJBZJ8FBiaO/1qngQgN7Z0Qw2urV+DPuLsgoJf5+CxQpwdqW0REIGGJ3AaAGak10MMavEc2LXh/+MEoO4EJP7VfQpkgAiIgAiIQAMS8D9opm3493vx7mi7ec/542CG362DEwsAjPMvJmDfT/JB2yoVJ8MJQHoAOLlO47sTwBsAHgKwbJ1sULciIAIiIAIiIAIiIAIJJCDxL4GTIpNEQAREQAREIIEElgDAjL17hGzL91mie+BNwapTAcwK3VPPQyb5oOcfC5N8HB/sV7phAhByscLlw5YMxM7VYrt/0MnOACZIAKwFcvUhAiIgAiIgAiIgAukgkO8Dezosl5UiIAIiIAIiIAK1IkDhjx5y3UrsMKlLfuml6Cf5uAAA4/1VU8IJQPjZ6jYA9UwAsp0EwGqmVPeKgAiIgAiIgAiIQLYISPzL1nxqNCIgAiIgAiIQBwEui80Jf1tssYXfB5f1+qUtgC7eiUqX1HpNRLZ7sbdMmTH7zo+oZUsAwi0Lk6BQLK1VApDFg379DQVALQH2iWhfBERABERABERABBqUgMS/Bp14DVsEREAEREAESiBgS31zy1ivvPJK9OrVy7+V8Qv9wmXBvI+FAtuMYL/eGy717e0ZMSBY9uudqmqXY+0JgJ6ALB0B1CoByPygz/Bmm5R5AHJOKBzzMS08GB2LgAiIgAiIgAiIgAhURkDiX2XcdJcIiIAIiIAIZJ1As6W+FP769etXbNxJXPJLzzgm+bBCr7zxdhDhlrH/mEHSSl0SgIwZwzwkuZImD0AKfhODx+e5EWhHBERABERABERABESgKgIS/6rCp5tFQAREQAREoCICXCprj4oaiPmmSoU/3pfzEqwii27Uw2NSD0vy8VUEST5aso9xBH31reYJQA488EDccsstWGyx3Mc8egBqCXBLs6ZrIiACIiACIiACIpBhArlPhRkeo4YmAiIgAiIgAiJQOoFmwt/IkSNL8fhjD10BMOYfCzP8Ph3s13PDJB9newacF0GSD6+5vLuHBUueeZGftZgAZKO8NaM52STm3/z583HwwQfjb3/7mwTAaPiqFREQAREQAREQARFINQGJf6mePhkvAiIgAiIgApESyCv8DRjAUGwlFX/J772Bd2NJN8ZYiUk+lgvaZ1y+kTH2ZU1/A6A7gHACECYCqVkxAbBVq1xYRnkA1oy+OhIBERABERABERCB5BCQ+JecuZAlIiACIiACIlBPAtUKf1SY9vYGkIQsv0wc4Sf5YMDCeZ6Nce6GE4DQ848egDX97EUB8LrrroMEwDinWm2LgAiIgAiIgAiIQLIJ1PQDaLJRyDoREIE6EDgWwJde7DOLgabtonhwYhENC3pinVOH53hauqxW+OM46VW2ejBg/l8/UufBh5N8MA7fozW2KZwAhPEQuey4puXwww9PiwDYB8CZwWOdmkJSZyIgAiIgAiIgAiKQYQIS/zI8uRqaCKSAwDBvOV4KzJWJKSawZJCFdYUUjyEu05sJf+effz7KWOprdvlLfu8G8J1dqNOWST4szh6TfAyukx3hBCAnhZKi1MSslAiAFP+GBg+JfzV5ZqgTERABERABERCBRiAg8a8RZlljFIHkElg2uabJsowSSMpzjktk7VFP1HmFv5NPPrkSm3zx7/ZKGojwnjVDST7OqEGSj5bMZwKQF7wKcScA8bpatGsC4KIzzltTWYA9INoVAREQAREQAREQgSwS+EkWB6UxiYAIpI/AE088gRVXXDF9hsvixBPo2LEjvv7668TbWQcDoxT+OnhedklY8jvc8yp+FsBf68DX79ISgDwHYGUATPwxLlgqbUlB/Pqx7VMAnDdvHvr37299WBKQ3wKYYye1FQEREAEREAEREAERyA4BiX/ZmUuNRARSTeDHH38EHyoiIAI1IdBM+DvzzDNRoccfDT7Is5px7uq55JdJPnp49jDJx3zvuF677wLYL4iF2DoQS+kBuBeAmr749etHJJAAWK9ngvoVAREQAREQAREQgRoTkPhXY+DqTgREID8BiX/5uehs9QQWLGDOFBWPQDPhj6Lf0KEMtVZx8Zf81jPLbxsAV3mjuAkAPf+SUiYDOMGz0RKAVLTOuppBSQCshp7uFQEREAEREAEREIF0EZD4l675krUikFkCEv8yO7UaWLII5BX+mOCjisIkKpZYgx5/D1TRVrW3nuLZ8jGAQdU2GMP9VwPYFkDvoG0mAGE8QGYjrmlJoAA4GsDEAMLMmsJQZyIgAvjkk09w8MEHY/bs2RgzZgw22she2gVHBERABEQg7QQk/qV9BmW/CGSEAL2z5KGVkcnUMJJKIA7hj2Nd1xvwowAY868ehUk+fA+6IQAoACaxcN3tZgA6BsbdCOC1UFKQmthNAZAxAAcOHGj91TMGIMW/qMumwXJrJthREYE4CbwNgP/LqS/bbrst1lprrdSPo4UBrBL8ALNMC3V0SQSiIMDPRDcD+CiKxtSGCFRDQOJfNfR0rwiIQGQEKPwp5l9kONVQ8gn4a5FrIUo0E/4GDBiAKj3+jLIv/tVzyS+TenDZLwuX+l4b7CdxE04AslSQAGTLenxB4HOBJSECYJTzxefmi1E2qLZEoAgBivo5Jb1I3cRdZuK17bffHnfddRfeeeedLHv+PRX64SpxcyGDMkWgr7cqIVMD02DSRUDiX7rmS9aKQGYJaNlvZqdWA6s/gbzC38iRI6OybNWgIQqazGBbj8KYg92DjpncIylJPlpiEU4AQs/FsQC6Avi+pRvjuJZRAXCrOFipTRFogcAWLVxLxaUhQ4ZgvfXWQ48ePbK69JfZ1v0frVIxLzIy1QQ2DH6cnJfqUcj41BOQ+Jf6KdQARCAbBCT+ZWMeNYrEEYhb+PMHPBXALP9Ejfbp7fcXr6/rEpbkwzOt2W44AcgOAOjBeEyzmjU4kUEBMOdhu+aaa2Kfffy8NDUAqi4agsCbb76J+++/38aae87ZiTRtLebfhAkTnNnt27cvaP5uu+2GW2+9FfQWTFlpMkfHH398ysyXuWkg8MMPP+Cqq/z8Y5Dwl4aJy7iNEv8yPsEangikhYDEv7TMlOxMEYFaCn/EUq8lv0zyQa85Fsb4Oz3YT8uGCUA6AOCyIBZuuSQtjvh3QReFNxQAv/32W5xyCrG6Us8YgGZDpdvcknqKf8cee2yl7eg+EShI4OGHH/bFv9xzruANulBvAk3mqH///mjVqsmpetun/jNAgO+jIfGPP1RKAMzA3KZ5CBL/0jx7sl0EMkRACT/SMZn8MHPppZfi7rvvxi9+8Quce+65WHvttdNhfGNZ2Uz4Y2KHCJf65qNZD/GPqSj9JB+DE5zkIx8zO0fXk00A0POP5UoA0+uRAISdn3zyQqR1EAD7ALAXlJsARJbxV3FlFz6x9Dd6AlmKV0wvvvHjx0cPKcEtcv4k/iV4glJqWpZeF1I6BTI7DwGJf3mg6JQIiEDtCaTN8+/FF19E374LHXWOOuooHH744bWHlqdHcnz55Zfx0EMPYdq0aXjtNSYQBTbccENsueWW6NmzJ1ZeeeU8d5Z2KizSpm3eShtl6mvlFf6uvJJ6UmzlVQAzYmu9cMOXhZJ81MVbrrB5JV9hjL/9ADwXeDHWNQEIra6TAEjxr1NAbVKU4h/b1Jexkp+PqlgGAb4vqqSXgOYvvXOXZMv1vEry7DSubRL/GnfuNXIRSBQBvkmm6YuZb2s+2+fNm+dEuMcee8yJbQcffHDsvBmr55prrsF9993XrC+KgHzstNNOufg8tPvDDz/EE088genTp+OII44Al8a1VPKN2z/X0r261oRAXGuM6iH8cWD18PpjALfdAqqW5KMJ5JQdfBQkLZkCgOJfXROAkB0FQHr7nnXWWYbSlgAzKcnXdjINW77e8aEiAlET0PMqaqK1bY+fYeT5V1vmjdCbPhs3wiynb4wS/9I3Z7JYBDJJgG+SaXqj9D/scz9s+4wZM2BBpCmqha9HPYmffvophg8fjsmTmT+gcPFtpUB50003Ydy4cdhggw0wf/78onZyHMXGXrh3XYmZQM2EPwayDpVai3/LhZJ8XJ6iJB8hdE0OXwDQH8CNwdm6JgChDUOHDgVfKy644AIzlAIgswFQeE2VABj367AB0raxCPjviVkaOZN5HHLIIW5IKU7uUXRK+Log8a8oJlUok4Deb8oEpuo1ISDxryaY1YkIiEAxAnyTTNMbpW+rL6jZOItdt3pRbL/77jv8/e9/zwl/bdu2xR/+8Afssssu+OlPf+o+1H755ZeYMmUKfvKTn+Q400b/SwuPfbvz2VbJPfna0bnICTQT/rgUPa6lvv/73//8AcwJElT45+LeP81L8vEugCFxd1jD9rl0edtQApBpAJgYpC7l/PPPd/16AiBFyVQJgPlep+sCU51mjoD/PpqFwX3zzTcYOHAgRo0a1Ww4dm3mzJlpzfTbbEz8XCPxrxkWnaiSQLHP01U2r9tFoCICEv8qwqabREAEoibAD89p+gAdttWOv/jiC5cEY+rUqTlEN9xwA/jYeuutnTcgY/E99dRT+O9//4vZs2e7xBldunTBXnvtBQp3VuiJR8GOnnnPPfccNttsM/Tp0wetW7fOeRVS4Nlmm21cjD/ex2Ddp556KrbYYosmH2bZ7u677+6apq3//ve/nZ3W1xtvvIFevXq5w0MPPRR/+9vf3D7b33XXXd2XgKeffhrnnXee3eK2bMvG3uSCDmpJIK/wd91118Vmw1prreW3TWGqloVJPgZ4Hf4ZwFfecRZ2wwlA/gLgJQAtu/bGOPIsCID6MhbjE6SBm87a82rs2LHuPf/ss8/GkCFDMGzYMPdZhFO81FJLOWGwR48eLjFILUKaxP3UkvgXN+HGbD9rrwuNOYvZG7XEv+zNqUYkAqkkwDfJNL1R+oIX9812bv1r/mTwPEU8Zsv1y+uvvw4++Es6lwovs8wybgnuHXfcgWuvvTZXlUlGLrvsMicS2km2ySXGjPfH0qlTJ2yyySbOhkJ2sF6p1+bOnet+3X/00Udd+1zuafdyy4eN3VVI4B+zN4GmRWFSQeGvhp4M/4liIGW0cZWX5INPzNvLuDctVcMJQFoDGAtgSwD0dKxLoQBoGb8DA6L2AKTX48Sg7cgy/bK9NLxW1WVS1WnVBLL0HkPPvscff9wlNBs0aFBeNvzxZ9ttt3X19ttvPycI5q2YkpNZmr+UIG8IM/W8aohpTt0gJf6lbspksAhkkwAFpKSLSD5531b/SyX3C73h8/ySSy6JU045Bb/+9a+x3HLL4fvvv3cJOrg8k/H6fvvb3zqvvf/85z/gr+/h8vbbb+P22xdpHWzzs88+y1Vj7D5/aW/uQminkI2hai4ZyNdfLwrrxXH796Zt3sLjS/lxEoS/WiM8CECXoNN5APrV2oAa9hdOAMI03eMAbA/gmxra0aSrkSNHumPvR4woBcBYszX7r11NBqWDyAmQ9aRJk3DFFVdglVVWwZ///GesvfbaLfbDxFNHHXWUq9O3b1+XhKrFGxJyMUvPK77f84fI7bffvqCoR++/NdZYw3kDsj6P01z4OaaGP5alGZVsL4OA/z2hjNtUVQRiJSDxL1a8alwERKBUAvzwnKY3Sv/Dvm/7sssu65bGvvzyy25pDMffu3dv5FsaQy86/srODLurr746Zs2a5Tz4KAhy2bB58+2xxx5uSS6X9PLczTffjAceeMCh9e3gCX6ALYUjlxlvt912uPrqq3H//fdjvfXWw2mnneZsoe3sg4X9HXPMMejatSuWWGIJF/ifX+hYbNyl9Odu0B+fwEJXyoVnTMzyrxfbbyb88TnGpb4Z/hLDJB8XeWDoQvuqd5zFXSYAOczzbuwIgJ6Pfeo52JgFwFiGZq9XsTTuNcoYrJdffjnouc2yzjrruPcEvsb6hUIXBa5wYYgGhnhgzFZmZzdhhR6X9Py+++67w7e494+NN94Y9MLq2LEjFltssVwdjpthHf7xj3/gmWeece8zfL/hD1AHHHCAS/bE1wyGrDjzzDNdSIrczcEORbvNN9+8Sf1wnfAx7X3yySfBH6z4mDhxYi60RLiuHfvvJbWaL+u7mi1tzVp5//333ecTe/754+PnFl7PSuHzLsPvmwWn6d1333WvKQxBc+yxx2LnnXduSA4FAVV5wX89q7Ip3S4CkRGQ+BcZSjUkAiJQDQG+SabpjdK3Nd+XlELXP//8c0yYMMHF3HvvvfeaIfvwww/BL49M0MHCX9cZC7Bdu3aOD7f8gFZI/OMv9hQPF1988WZth0/QRv9LC4/tYXV/85vfYIcddsh5Exa6x+prWzKBziXXzF/xTADd7BLjNVqcRjuXwe2wUJKPczM4xnxDGgOAot9JwcXeQYKVuiUAoR0UAJkF+KqrqEW6EqUHoLUZ6ZavX3GXd955x/14Y/3wNZme3BQB/eK/9vrn+dpPL3A++MMPQ0Esv/zy7rW60D384YiPhx9+GP369UPPnj3dazbbpahHMZIxW62w7r333utixZ500klOaAy/tltdbk3Ae+ihh5wHH4XJYmIJfyzi0lCGuqDnH99HivH3x8f9YvV9G+u5nxY7S2HEHxnp9XfXXXeBz+WNNmKI1aaF5xm3mPO79NJLN72YwiPOX7HncxqGxdAw/LG2lLLPPvu4EDF8nWHh59KtttqqSdzpUtpRncIE/NezwrV0RQRqS0DiX215qzcREIECBPgmmaY3SibqsJLPdn8sdv2DDz7ARRddhFdeecVuxfrrr+88O958801w+YwfU4+VmNyDy3j99pgIxArP+x4ljM3HZB/0HClW/Datrtlqxz/72c+cfVbXtnad23zn/Ovaj4XAL61VevyNHh3raknrqp7brQAc5xlwQgaTfHjDa7Z7KgD+Uy/M2gOEE4AselEAShL/m/VQwQmGK+APDRSXgkIB8EGGH7UTSdnydaoWIs1LL73klk36437++edBb2tfKCnFFv7Iw9dy/gDE+qW81j7yyCMu9uvPf/5zZ0JL/fA9hx55TBrVUj0bC+v/61//csmr/ORUdj28pYjEh5ViffjXazVfZls121LmpZr2a33vgQce6MQ/JvUYM4a/PSwqr776KnienquDBw/OeaYuqpG+PT7vsiD++f8/xWaBz9n27du7FSD8/ElBn/Gmy2mjWB+Nfl0sG/0ZkMzxS/xL5rzIKhFoOAJ8k0zyG+Vbb73lPOoYU888LGyS6NERtt3/MkBvvjlz5uD//u//csLfiSee6L4MUtxj28yiyy9WvI8P+yBKrxFm5t1///3BJcX/+9//3PIt65t1aVOHDh3ALMLs669//St+//vfu1/lGVeQtjEuID0w1l13XZddmPfzvNlJj0SKk1wOZudYh/v+2Px77Jp/3ezSNnYCuXVmFAb8ZX6x99y8g5wtzS9FdobuZebOOgHAPZG1nI6G6LLWEwDdt+iKk4gEIETH1xsWTwDcCcCvATyTNLRxv1Z99dVXLk4qx73lllu6L9OPPfYYnn32Wfc6/8tf5jT7Jq+ze++9t/Pwo7fcxx9/7MT8f/7znw4fxUSGXeB7gv/azFh6m266qfvBiHVGjBjhPPR4E8fpj5WZ5hlzb6WVVnJt8AeoSy65xC0HZlIneouzWPt8Txk6dCiY2IHXmACCP1z571F+++7mCP5Y/2ZLHH1EYGazJny7m11M4Ql6+/H5RW9NCkRW+PyxwkzA+cKZ2PU0bbM2f6Wy5+e9Cy+8sEn1RmXRBEJEB2IZEUg1EykBiX+R4lRjIiAClRIIf1mptJ247uMXJC6PChd+mWM8pPCXFP+Yyyn48Jd9tWnTxn2Z4xIvLtWiqMfCDwv09PO9+RiriQ8r/jXWX2GFFdyvtvxFnrF4uJzYC8Zvt7ktP+iZbdzah5NPP/0Up59+uqtz0EHMqbCw8LrV5xn/Hjv2rwe3aRM/gVbxd1FyD3Hbwvh29PxjYZKPE4P9Rtt8AaB7IAAuDyARCUA4CRQAGd+NPzAEZRnbKXPLubasEDcBiDzjb5n2lFWdMbQYM5WFSyJXXXVVUPxj7FQuyaOoYj/s2GuvdWDHFFj23XdfvPDCC+61nD/oMH4ek0X5hfXtwR+XuASbhbH82K+1xx+N+GOQFXqX88ce3sNCcYceP3Zs9axtepr71+jJx/q8zj4p+nIJMQVDvofwfejGG28nkoAOAAAgAElEQVR04+dy5Ztu4jQuFIcpVrLQhieeeAL33HOPe87wPe3www9372WuQvBeaGMgA8ZQpAhJAZJiaffu3V1sWuub8QopVjJsBp+L48aNc23TQ5E2kwE97Y2/9RPF1uyMoq2ktEFmFKIp8PHzixXGfqQ3YL7lwFYnbVt+honjeVFrDptssolLsmP9cnn2WWed5UR+/s8cd9xx4GdPv+jzm08j2n2xjZanWouGgMS/aDiqFREQgSoJ8E0yyW+U+T7c06tuzz33dN4UYdsZm4/CIL39rPDLG5fRUuijF4UVfkFiUG0Kd+yHbfELHH91t3gsVpdfnnbbbTdcfPHF7pTVZ/IOfnjl8k9+USpUrD6vU2S0pWF+fX+sfn3WoW0tXffb0b4IRECAribDvXYuaIAkH95wm+0ywQk9ABdm/FkYC/BGAAf7NSnYlBL307+n2v3Ql8pKBWGKf7ZkmJmFIhP/wq9l1Y43fD+ZU9Ci0McfhOj5R+GJW4qijJHGpb+Mqcbiv2eYbXbOtqxnXr3h115+kfcLBT+eM09gvw3G/Tv33HNdwg//nt13390JjXzv8NtnghDGEfULBToKQZ06dXLvAWazvR9wS8HylltucQzIw66xHbbPB89TyLvmmmtyzXPZIQVkCnpWrH3GG+SPVv57KfugCEihj8Xq8ke6UaNGOeHP2uEPbA8++KATRQYOHBhLUgN/nNZvFrZ8ro4fPz4LQ2lxDHxeZkH8Cw/S/5+2/xGes8JYpCecwAgawGGHHYZDDz3UxXmkVyeTgPzud79zMUTpKcyYwlyJwnNcFs7XNoqLFPqZoG611VZzK1R++9vfuuRw/N/kax5FeIY9MBGeSYlMhOf9fl98zbn99tvdc27QoEHu9dJsTePWZ51G+2VzNglI/MvmvGpUIpA6AnyTTPIbJWM1MfYSvTdWXnlll/mQwdjpzccPVeEP/6xz1FFH4c4773RfiDghFNq4/Oq+++7LtUPRjkGWr7/+evfByj6gUVg8+uijXfuM40fPPCbfYCD3GTNm5ObX6vMEr1Nw5BdQBnd//fXXnaBIW7jcl7/kh70U+UGNbfADPrP3McGIn93Pb599+HNk1/xzOcO0U4xAJRl+i7WZxevnALC1Zu8COD+LgyxzTIypx7Va5orcA8D0MttouOr2ehXXwPkazeW3LIy7yiV1DOvAH3Io/lG8YogH/jDEQnusmG0UxigeMqOvJYTi+waXA/N11r/H7rUt69BDkAIY+/VLvtdovn/xi7iFhshXx2+D4i6FNPZh7xG+TfQmHDt2rLOf99FW314bIwUHJpMIF4ad8M+zPn8Q43uoL/zZfXzP4pit0BZmrqfYwPdrJj7h+xu9E2+44QbnnUgRkJ5rJsDavdVui7Grtn3dHy8Bzl8Wxb98/3/+czXfdf8c6zLsDAV1iu0st956q/u/5g8ZDB1g/5sU8IcPH+5+VOZnTYr79Mq14ovwAwYMcKEM/L7oDUxPYL6GsDDcgG+rtZOmbdrtTxNr2Vo6AYl/pbNSTREQgZgJ+B8EYu6q7Ob5BYwxkPKVQnZTGOSvl+FCsS9c+CHKirXH5Vr8csaHFX7xogBphcKe1ec5ehHSm4OPQsWvzy9P9F7kwy9cImIlXL9v377gw4p/3c5pW5TAxKI1VIH/KEd6GOiisHBto3eyQXfDCUAokqoUIRDnlzEu96WHC4Un/hBjiZro+cflqPRy4XV6b9Mr07eFPwjxES705uMXadYPJ4MK1+WS4+uuu87FleWXaxMZWY+v0eHXaSYTYbIPevMxpmy+On4f/JJvAuaRRx7pBECOwdqlaMmlv/QwpPDJQg89K6zLL/T0EmJdFgqQ9DaiGMdz9C7yM9lzTPQmZCGLY4891v2AxmO2w7h0VhjXlst9Wfij2k477eTmgPNAb0UKEeRPkcJnY/dXszUG1bRR63vJO7ykt1wbuAqBYlDUYmq5dlRbn8/NLIp//msMn6M89s/5+/mu09OPXn8m/BlnrkjheRP+7Dy3/H/lcnH+v/G1kNmHd955ZyfC00uQsUwp3PPHdL9//nDCHy6smD12nMatP7402i+bs0lA4l8251WjEoHUEeCbpN4oF00bYywxqyK/OFJ45NIvepbQs4G/xLLwCww99cRtETftZYYAk3v4ST7GNWCSj5YmM5wAZLGWKuvaoqWhcbDgEjdmP2XhF2Um18hX+MW4W7dubolcMcGIHnmMg0dv7nzvj/zBiDG+2A6FHApt9Gyj5zcFRv9HI/6QRFGOhQIcl/RRaKNHIr3t6A1Hcc0Kl/ieeuqpWHPNNV3f9AqnJw8FN36pp2cjBc7we88+++zj2rHz/hi5T070AGLhexeXEPJ9jPW5ZWITX/yjGMC+WehpxB/OTKRhkise8z2RbZM7vQ9ZHnroIfdwB6E/FAnNvtClig+jbq9iQ3RjRQT852lFDST0Jo7LH1v4OGy2Xbd76KlMwZ3/l/y/YXxPvr7wh4xVVlnFLfml0M/VKVy2z/9BhrWxGNYmwtMTmQ+K8BT/KMKzbbZhfVHo57LfAw44IBff1K6F7UzLcdrtTwtn2VkeAYl/5fFSbREQgZgI8MOzPkAvgsvlX/Qk+fvf/77oZGiPMQEpDIpbCEzoUB/AQkDScXhUKMnH8ekwu6ZWhhOA1LTzNHYW12sBv+zyC22xwpANjKdHoa2QLXxNZ3gIioQU31hY1x7Wh39MzysKfhT/WCx+rNX1t/SEY7IGeuNQ/OOPSvZl3rfJ2qfYRpuYGITiHwu/5Nt1u4eCoWUT9vuz/XB9ep2bd6TVsRh+dmxt85h1aYud4/se3yet2Hk7LrQ1Owpdb5TzfM4Uiuc3ZcoUF3OYHv4jR47MLfMmGyZ06dGjh/MWHTJkSCZw8blkonImBhQMwv9syOc9j/1z/n6+6/zxmYmLyOanP/0pfvWrXznxj8137tw55+HbsWNH95rCHzf4P2kJgoqJ8H72aHoC8jWPrwu+XWmej6yMI81zINubE5D415yJzoiACNSBAN8k9Ua5CHwxFjvuuKPzmggvH1vUgvZEILUEGONvmGc9k3ww3p9KcwJMANI7Q16R07whLnTj8k5Uu1vsdbXS9rkEjgJaKYVLU/ll2RerGKaBMV5DSVNyAhvbpe3+PfZlndvZs2fnvpSzrl3jPoPu03OcXoLM0st2KFZyya8VJqMKs7E2eJ6C5bRpi6bGv8Z9K3beP/b3ed0SmNDzhzYwszFjCNImxvyywroUHSwZFj2OKBBsvPHGznuR3kaTJjEnzMJCcdD4cTkqhatwhmSrGx6rna90G3V7ldoRxX0Ujm+++WaXWIzeohbf0dqmcPzwww+7JcNc8sulw2kvnL8sin/5/jf952q+6/45egzz/9XuYVgZK+Rl53nO/q/terEt+/H7oicwlwn7bRZrI+nXszSWpLOWfaUTkPhXOivVFAERiJEA3yT1RrkIML+0cJkTy2uvveY8OfgrKb/4MAYUvTC4jELMFjHTXmYIMJW1JfmguKUkHy1PLZdEMwbgeS1XS8XVAXFZyS+acbxe0svFPOIolJx11lnuddofBzOwMxg+Y2TRc2rWrFnNbCn2Hhi2PV88WfZJGyjQWH166Vl2eN8m2+d7iiWCsi/jjItHMTJfoTci49mG7TW+1i/vtfa4z/MU6OghaIXiER9W6F1khffyPY9jofBIm/zl1KxL7zUmRmFdChV8XyTjxx57DL/4xS+cdxLfS7nU2bjvsssu1kVkW3+ckTVap4b4fGGsN37OKBTLj+d5/fHHH3fLy8MCYZ1Mr7hbPjezKP5xXP5zk8d8WPH3Wc+uF7rHP2/12Rbv86/5IjwT3xUS4e1/17fHt8nOp3WbpbGkdQ5kd3MCEv+aM9EZERCBOhDgBwf/w0MdTEhUl/wVlVki+ShUxKsQmVScf9SzUpl/F8Fgkg96slnppyQfhqLF7UUZEf9aHGQ1F/l6GceXMX6BpbDEwjh0+UIxMJ4dPe8oTDG2FUM6MAmIFbOtJft4rZTX/AMPPND1ZW3Z1vryt4y5xRhbFNm++uor/1LefYo8bN/GGLaJx35/vr12je9pjBdoyTmso2222caJdzfddJM7xXtXWGEF7Lrrri5GYdg+egySpWVFphc8Pf4oXHH5IeOT8eEXeqn59vnXqtn3x1lNO2m7l6wpFkr8S+bM+c91Pkftf9CsLXY9fI9f32/LP88fpfljAn+0pgjPJECM9ZdPhPfvC/dlNqZ5648vzeOQ7dkiIPEvW/Op0YhAagn4HyRSOwgZLgKlE+hcetWGqWlJPmzAYwD4Iqmd11YEKiIQ9Zcxxrei1x/j5rHQ84xCSLgfehUxJh+TU3BZJeMD+vGuSvniyzZZL1+hiMd4XAzMT08+f0kez//hD39w8f1MpKQ3HeN50bvcMsa31D6X5HGpMuME0uuPdpjNvk12zmzMd42JTPr37+9EgUceecSxY2KAnj17OlHUv5c2UShs27atSxTATPcc6+9//3vH0xf32Ndqq60GekRyOTHFRWYQZaG3IcfLfsJzY/1Vs42jzWrsqeZeLr3kHDMRDIVePlfChQlmGBcwK8V/nmZlTOFxcIz2CF/jcb5rdo7bfMXOWz3W4WsPX1fo3UwRnhm5/azcrMPXI7vX2rU2wuftehq3WRpLGvnL5vwEJP7l56KzIiACNSbAN8ksfYCuMT51JwJZIMCkHvT8Y6Eb0uBgXxsRiIRA1F/G6KFN0YoPv+Trh/Hqwgmc7r77bv+2Zl+I/YsMhH/MMce4h38+377fP70O6d3HR75idSnKnXHGGfmqNDtn9+Szya7xpnC/do1LdJmN2M9IzPo77bSTe1iHVp9ek3z4hUIgsxazUBxkPEPWp3i1xx57uIdf3/atTTuOYhtHm1HYVUkbFK+ZdXXUqFFOzJ48ebJb4mttUUBmwg9mtz777LMLLg22+mnY8rOnlv0u8gz0n89kY5/Nbcs59c/79XmNCY3+9Kc/uZicjNVJT2eWsAjPNvx7/TbdDSn/4/NK+VBkfoYISPzL0GRqKCKQZgJZe9NP81zIdhGoAwGmNT3b65cqhJJ8eEC0Wx0BfsnUl7HqGNbj7meeeQbffvut8zykaMj4ffTou+WWW/DZZ585k7iEmssK6zW/voBRD0ZR98l4fhT2KAbvsMMOeZtnQpVCcSfz3pDgk3zeZFH8W3311TFixIgm5P3/EXp10sPTCq+1dA8TzfFhxdqi8H766afb6dyW2Xv5yFeK9ZXvnrSdMz5ps1v2ZpuAxL9sz69GJwKpIcA3Sb1Rpma6ZKgIRE1gOIDlgkYZQO2vUXeg9lJBoAMASyk5HUCkGX/1HpOK50ATIxlT7i9/+UuTc/4Bly1TrGLMv3rNb9bEP/IdMmSIW57NOIkTJkzwkTvhNQtZfm1QfN5kUfyz8WlbHwL1ej2qz2jVa1oISPxLy0zJThHIJoHWNqxJkybBMoTZOW1FIAoCP/zwQxTNqI34CDDhSQ+veSb5mO8da7dxCFwKoFMwXD4vJkY1dHn+RUWytu209AWawh+XqFr24dpatqi3lmxcVCt9e8zqO378+PQZXqbFEv/KBKbqJRHI4o8CJQ1clRJNQOJfoqdHxolA5gn8CGAxjvKee+7J/GA1QBHwCCjD70IYbQBc5XFhqk8l+fCAaDc6AlkVaaIjlLyWmERlzz33dMkD/ve//zkDf/nLX7plwEwGwsQp/JJdzy/a9ew7zhnz4/tZP8yofOutt2Yi1p+NKavzZ+PTtj4E9LyqD3f12jIBiX8t89FVERCBeAm0ird5tS4CzQjkvE2bXanticg8mmprduS9DQRg6SSZ5GNQ5D2oQREokM1SYJJP4Kc//Sm4xLTQMtMkfMFOgg1Rz+SwYcPyJoDhEmAKroy5WGhOorYl7vbk+Rc34cZsXz82Nea8J33UEv+SPkOyTwSyTSAn/m233XZo3Topuky2oTfa6Lik3Cvfe/varS8BJvk41TOBST4+9o61KwKREtCXsUhxqrGAQNbEvylTpjjhb/PNN8eYMWPAxBBWzBtw+PDh2GqrrZpcszpp20r8S9uMpcNevd+kY54azUqJf4024xqvCCSLAIUYp/jdfffdWGWVVZJlnazJBAFmiJw7d24mxpKxQTCphyX5eFZJPjI2uwkbDgUafRlL2KRkxJwsiX/ffPMNbr75ZuQT/jhdFAIpCPbo0QN33HGHSwyS9mmU+Jf2GUym/Xq/Sea8NLpVEv8a/Rmg8YuACIiACIhA7Ql0A9Dd61ZJPjwYDbw7zRt7pJl+2a6+jHl0tRsZgSw9r5hdeebMmdh2222x1lpr5WXE87xOD8FPPvkk9fH/JP7lnWadrJJAll4XqkSh2xNEQOJfgiZDpoiACIiACIhAAxBgkg9mdbXCJB/0/FMRgQFxIZDnX1xk1W6WPP9sNtdYYw0stdRSdthky/O8TpEwCyWL85eFeUn7GPS8SvsMZtN+iX/ZnFeNSgREQAREINkE/Iy2jZb59xQvyQdj/CnJR7Kfq5mxTl/GMjOViRpIlp5XSy+9NNZZZx28//774BLgfAIgz/N6Voo8/7Iyk8kahzz/kjUfsmYhAYl/eiaIgAiIgAiIQO0JdK59l4nokUk+TvYsGawkHx4N7UZNYIE1OGPGDBx33HF2qK0IREZg/vz5flv0bE5tMa++u+66C++8807ehB7PP/88Ro0ahbPPPjutS35/9Cfo+OOP9w+1LwJxEZgXV8NqVwRKJSDxr1RSqicCIiACIiACIlAtASb5sC/HXOo7utoGdb8ItEBgfbtGLwx6LKmIQMwE1o65/dibP/DAA0Hxr3379pg8eTK23377XJ+M87fDDju4465du+bOp2yniVqr14WUzZ7MFQERqJjAYhXfqRtFQAREQAREQAREoHQC+3hJPvjli0k+VEQgTgKfxdm42haBPAS+y3MuVaeY0XfwYDplwwl9rVq1gj1M+LvllluaiIKpGiDQOmX2ytxsELAfPrMxGo0ilQTk+ZfKaZPRIiACIiACIpAqAssB+Itn8eVK8uHR0K4R6ABg+eBgOoBqM/5+ag1vtdVWGD58uB1qKwKREXjiiSdw2mmnWXtv2U6atwcffDC6desGbidMmJAbyuabb44xY8bkXQ6cq5T8nVw4AJp65plnJt9iWZg6Aj/88APOPfdc324t+/VpaL8uBCT+1QW7OhUBERABERCBhiLAb8aM98fCJB9Dgn1tRMAnwCzQnYITTIQz0b9YwX4ru2eFFVZA586NGmrTKGgbB4EvvvjCbzb3nPNPpnF/xRVXxPjx49NoejGbm8wRxT96NqqIQJQEuJw8JP7R808CYJSQ1VbZBCT+lY1MN4hATQmsEyyTWyGiXscBmBZRW8Waoe3FYt/kPm3xl/N27drlbXP55ZdHhw50CFERgUUEJk6cWNIH9lAw9m0BfLSoldze2wBm5o7i3zkr/i4S08NGAAZ41nA92VfesXZFQAREQAQSQmDYsGE444wzmsX7M/NuvfVWHHLIIeDSX3oGqoiACIiACKSDgMS/dMyTrGxcAgyGb14QUVAYCiAnuEXRYIE2KPyVtfRl3333LdDUwtMnnngiLr2UTiEqIgDss88+GDeOWnbZ5R8t3EH1udplhi003+QS/xcbpVzlJfl4VEk+GmXaNU4REIG0EaC30vvvv4++fftiiy22yGs+lwPvtttuePzxx7HffvuBGYJVREAEREAEkk9A4l/y50gWigAYY4VLlqopkyZNqub2cu+l+IcoPPY+//xzTJ8+HdOm1cphsdyhqn49CPB5wRLF/wafW8GyLbqXVrvMsB44ktznQQC4fJNFST4CENqIgAiIQBIJfP3115g5c6ZL5lFI1ONyYGYAZuZf1i9UL4njk00iIAIi0MgEJP418uxr7OUQ2B7AZCY+AzClnBujqEuPt2pjFdUjngmX6nJpZjWF93fpYtpB8Zb4YZTZ6CZPnpzmTHTFB5rxGq+++ip69OjhMg62tKwoiv8N/m/VWBzP+OzlhsckHxfljgAm+XjVO9auCIiACIiACIiACIiACIhADQgsVoM+1IUIZJEAY1jRFY2iYN3Lxx9/7H6prbshCTSAIhJFSIqCKo1HgNnWvv3228YbeDJGPMxL8vGuknwkY1ISbgXfV+mmzketluAnHInME4HaEVh66aWxzjrruM9Mn3zySd6ObWkw67G+igiIgAiIQDoISPxLxzzJyvoToHLEWHmmIK3EFYf1N2uhBaeffjrWXXddvPTSS0kxqSQ7Zs2ahTXXXBMXXnhhSfVLqcSlKAsWLMh5/VEY5bJhlXQR2GijjdxS75a8/koZ0fDhw/GrX/1K4ngpsKKtwx9IjvOa/LOSfHg0tFuIABPDMCUvH4r1UIiSzotATAS4hHfHHXfEhAkTCmb6ff755zFq1CisscYaWvIb0zyoWREQARGIg4DEvzioqk0RqBOBXXbZBfxQlpYyb948fPTRRzj55JMjFQDTMn7ZGT+BDz74AP/973/xu9/9Dm+88Ub8HZbew5kA7FH6XempySQfiwfmMsnH7ekxXZaKgAiIQOMSsIQezOjLzL5+sdAqjLd74IEH+pe0LwIiIAIikHACEv8SPkEyLzEEuLx3QRC4/uog/h+NYxxAnud1WwrMYz5YL5wCjcc8b3XGA+jutVHVgGfPno29994br7zySlXt1ONmCoAXX3wx5s9nToDKCz+YMr7hI488gmOOOcbF/2NrjAPI87xuS4F5zAfrcRmLX8J1hg0bBj74objQUhj/fu3D8TLGxt64kCWXY5OzFWPOa7Yf/uJhdcvd0iuW4ji9TRNSmO3XHgkxKTIz+nhJPuYB6BdZy2pIBERABEQgVgJM6HHZZZe5hFoUAP33cX6WYhk8eDDooa8iAiIgAiKQHgJK+JGeuZKlySDwHYBjANwcSgCyIoD+AH4DgCoSj/lz6SAAjHvFYudmAmCQFNbjJ6cxwfWimxkzZuDaa69tJpD58ezef/99bLLJJnjxxRex6aabFm2zFhV+/PFH3H///aBtfqGI5ot9/DDJD5l/+tOf/GoV7bdp0wZXX301evXq1SQBCPu88sor8eSTT7rlKjzm0lIKj0OGDHF92S/bt9xyi7vGkxSh+CF4t912q8ieRruJvLp27ZpjyuNjjz0WY8aMcV8Y+vfv74TYkSNHgg8WbrfddlsMGjQI77zzTlnIvvzyS/ztb38DY/z55YUXXsgdMoMhlwA/99xzLqZR7oJ2oiTAJB/DvQYvUJIPj4Z2oyTA7Nz0nl2hhUZXtmv8v28peRTjl/E1aIUVWmrOWtO2EQgMGDCgpLAhDC/iFYaEobdzvnIZgHvyXUjaOQp7/Jw0cOBAt8TX7KPHn72P27mEbfkP3LvI60Ib3+azzjrLffb0z/n7vXv31mcGH0iD799zzz0lvS58//33YVKnAcjn4cD4tnxtUBGB2AlI/IsdsTpoEAKMimwiH4fMYwqEvQLRj8fdAKwG4MRA+GM9uj3xi/ItpXDq169fydlzKbz861//QseOHcNNPxE+EcNxW79NfjCmcEaBplih8MM3THoCxlH4i7aJfGyfxxQIb775ZufRx+DV3O/bty/222+/nAnc5zkKSCrFCYRj9dFjklyfffZZJ/7ZPNCLgPxZnnrqKfelgjGHyi18fv3zn/8setunn36KvfbaC2PHjsWGG26I0aNH+5l+C31hK9pulRXoCZyVwtdBxkRlYZKP84N9bUQgagL7AOCjpPLZZ58Vff/kl3xm/1YRARKg91sFZfkgZmW+Wxk7OhXiH43nezF/ROUjRYU/Clxajr0U/1oqjCM9dCgd9VVEALj00kv9z43lIFnoYZD/jopebPI3pbMiUJiAxL/CbHRFBKohwBf4swEw0wS/CH8NYEfqGwDCLk0lq0l5fkUqaCMFt+7du+Ohhx5yIodXkd6JNS30/PM9/Ip1fsopp2DJJZfE8ccfX6xq1de5xPSMM85wy1vs13uKUPRC9EUo7jO4tcS/8pFzCW+PHj3cL6VMyGKF+2effTYuv/xyd6qaZUSlCMvW78svv+wEwCeeqIUObr02xHarUJKPEwBw2a+KCMRGgIJdnz5caV55KdXDq/IedGc9CTCsBz3YWOjd6b+3l2LXo49W97vQtGnTcv2X0p/qVE9g7bXXrvp1YeLEiZWKPNUPQC0knkAUHqHFhOfEQ5CBqSMg8S91UyaDE0rAlu9aBmAGRXmTYVFC9nLda9PgcqEKUR4y2cHkyZPD4l+UXcTWFt8Qe/bsGXn7vhDFxslnvfXWA7PC+oVLwFQqJ2CiKlugx+R9992HI488slmDDBhOYZDLfX1Py2YVIz7x+uuv46qrrnLZpiNuulGbY3IPP8nHuDR5uDTqpCVw3BMBdArs6gKAxy0WvlZX661X66W+9j7EHzzCXtItDlYX60Kg2udXXYyOoFMLd8KmGPKEx/TaT0Ph60K13nq8f9KkSTUfLj8/MfxMknmnwca4J44/OlX72pAg8Y9OK/x1/uBg9Vrc+NR+nQgo4UedwKvbTBHgGkX+pEyvPsby47KOKQVGuEaeJCAFqlZ/+rzzzsPhhx8ebohfrOJ+cGlzxWXVVVfFuHHjwG2Uhb/+W1y5r7/+GlzK4Xui+X3Jw8+nUd4+P7TSm5LCKhlzyVAhT4s77rjDeQSOGjXKLcUtr6fKax911FFu+Tc/vHXqZFoDKDbw/7cWD64zskcl/d1d+ehjufMoAPT8Y6G3X/xuu0Fn2ohASwT4Ixhf91VEIA4CXNlw2mmngd59WSn8rMREaAynES52Le3Jz7799lv3o++cOXPCQ9RxTAQoZqbheROVnYyZyeSDGS4UCpm4Mum/CBSys9B5jue2IC6/TR+FUb7Ipz7LkTz/bEq1FYHKCVDwo5sYBT/fq289r0mep9cfXzws2Ydd7mo7xbb0kFp22WWbVeMyxvfee6/JeVvbHkQAACAASURBVH7Z4VKmPOWxPOeiPtXkh4UlllgC66+/Pr744osm/TA5QzgJSLt27cBEGzvttFOTulEcUPCjqEfBzxej3nyTTpoLy0orrYTVVlsN/jleYWIQP7GK1de2OQEyZlBwsrTy/+y9CdgUxbm+/7IdBRdUUIkrkETIohA0LgGPYlRQ44YeNRGXeP4RAkmU83MjRkDQ6HE5StwwGkWBRI17PAbcAIUjJKjgFtBE0YiaCAoaQED4/tfT39RQXzP79Mx0z9x1XU13V9fy1l3zDTPPvFWvllQrGrWfxPOBBx4wBbLRXoDyvtxnn31KiiAoz8Fw++rrn//8p2mvLz9J+Pv1r3/tZ9Xiup42ENo8tOepgnxovz8SBGpO4He/+53913/9l73zzjt27bXXWps2clKtbVIwhXoSi2pLs7a9r127NvDQ0ucW/WipKPZJT9oTVz/IaVsO7ZHsvLw0Ln120hJqfR6dOnVqYj1X9bnjggsusBdffDH4gbJjR23VSCqUgL93dqF1wp+rC61X7XJR2ak9QxUcRwEPjzzyyGoPo9j+/H3rC63rf88ttE4tymWyUyLe6Wam7Wm0L7+Sv4pP23b5Sd/xtURMezMm2juyxRd0f4RcQwACOQkotJveGCT66U1DbwoS9tyvH3pj0J5/frovFfDjcs/7T3XC5fw6La61B54+bIWPo446Kl1OUW6vuOKKbMJfulw1LyTozZ07NxB59IHLHU8//bTJXj8p79BDD/WzyrqWACUhSoKUlqtI+JPoJDFPSb/wyUvNJRcARHl65pIiBE+bNs3dcs5BQAKekgQ9JbE+55xzWkRHU56+UJxwwgmB2KdfgyW6SrSWZ0Gx6corr0y/rtzrS+fTT9f/7RuTlpLHQPjbaFB9XH3HC/KhIEYE+aiPea2rUeiLmL6wrlnDNpRJm1j9X9GqVav04f8Q5zzR5KkmQVXimyureuGkJdf5yoTrFHKvCPXyIn/llVcKKR7bMuL53HPPBdt1KABbprTbbrsFW3WoXCn/X2dqs1Z599xzj2nvNhIEKkVA39GefPLJSjVPu6UROEk7P6UCb6oFCX/6Uf67Zrapy3NzHw+amfbpVwDPxCbEv8ROHYbXmIAfpVeROptVDjOJgrrXrwzhNw/VOdnM9k8FAFE5ef1pf8DIkn6prVSk3FKN1AdxBfAIH77wt9122wUfODNEJy6126CePCy0r5KWr8iOvffeO8iXKKh7/cKnX+z9pD2YlOfqqJyiJ4stKT+BMPPvfve7wZdu7RmkpC8LWialNGzYsODsov9Wcvmv9hy8++67g/74J1IC/jIIuRujrkSKN5GNaTuMrUo4fLe8fG38W7Fk9MOYvACjSLkEKT2TwCShySUnOumZu/Z/YHLlOLckIEb6/1dbSOjQ/83Dhw9vwVY19H+HtpjQUjuV07YT4R/xCinTsvfi7hR4aq+99kq0V6dbIaEAZ/4KCZ+E8l0ANJVPepLH5ve+971IhEy9XvWZ0R3hv3H9/evHzjfeeCM4u3ISr8NCqn4kVdlcZWrF3o1DNvrvZ8p39rolvu65/h71I7o+f4efuTphDq4fzZHKqN7jjz8eXCvP8dEeznru/zAgNuIf7kt54XlSvVx2lsv5xBNPDAIwlttOBetrzz+3hFef6bTEVY4sytf3VR3h5/pSpA/2+u4bfubqKFS4/i93yfVzrNfmEalr5akd1R2aOstJxk/+Ul3fTuW7PnVWPfc8bOd+qe/ecspxSf9Za6N55wXo8v2zPBOeSwXw9Mfkl4n9NeJf7KcIA2NEQJ5+eoNzSW5hbq+uP6Z+CXD3+rlZz7X+Y+On/+Zr5fnl1F64bddHUWd98NUyhqQlCX933XWX9esXjQ4aXnIqMc99cZDrvTwn3b08QfRcHgMSrVzy66is2xtQm0h36KCV26RcBHx+Yit+4i7e+uKg16ru/c3DVUasVdcti9N1FOnss8+22267zdq2ZbeLKHhmaUNBPvTBjQSB/zWzT0s4/P8EHs9Tf6SP+Y9//GOwbYBEN/8IB3OSF7feD8pJ+uKYS5DSjxq+J7O+1Lv9ZrN5U5VjTz3X1f8B7v9fjVNf5MXWeZa7sevHpcsvvzwtWKmOhMJJkyalPf0LKePay3TWUteePXu2OPR5I7x9yRFHHGF/+tOfMjWRmDyNKSxGOeOVHx6zexa3s7Yc0bzpdeMf7odHZ6+WZp5yyinp14rLL+bshCf3+VICtH5EdvmuLQlgP/vZzwIBSmW1SmHOnDl2zTXXuCKBSJavTLpwTC40Vve+KO5K+qFXnqL6HKgf0PU3qGf6/OfmRj/Qi4MTkrWs3H/tiZfe3/Vc9dwS7dGjR5s8ulVXonuhSXYquXmSXfpBQSmTnf7n1KBQ6J/bb789GLeCf/iHv9+ffhjQ+8LDDz8cqh3rW3lGaNNCfWd1+/ho9dq7qe+3WjalJVF6Jm84ne9NLY9VHfdlSZvu+mKZBEMJfnquevqsoKR9sLVnvOoW40LtPDjcd2vZdVOqTX3nDtv5FTN7OzWOVLGCT3L26WZmuxVcI2YF+RYUswnBnNgS0PJebVjmi39RGSvvPwUL0ZtpSUlLGfVlR1FVk5QUYVFijH69i0r40/JefTHw95uLgol+3dQHuNNOOy395SKKdmmjsgTkdagNveXxQaoogc8I8lFRvjSeh4Den1944YU8pZof64cAeaJru4BSfswJ/yghUUEikwQp/XDhPJn1/5r+z1DSl3vt/5TNm6ogwxu8kDxzJOQsWLCghSAoLJl+mFOe9oLV/9/5ykiIyPclX6+xQkQv9akv+ooU+81vftOfNX3pvMHPiPh633LbEwMJp9qPV0uZ/R9FXdvK1+tZe+0W+fejPWp2cO1U6KzAeumk/bA1lvXr16fzsl08+uijQZA8LQUu5e9U3Hyhuk+fPsHncolAfr4EY4lW7vUmxjfddFMgQJ10klYjWrBdTa4ymeYl27iqlS8RzY1TY9N7n358yfQ68n8QGTRoUGCimKuOhDi/jnhJEAzPiUTDUjjITv89XD/I6O9aAej0A3WxSeKftjbKl7TP+fHHHx8IgMceKye3FkneatVIUjlvLrAjiWYugKXeRCeZ2fkp4ct3bFFzEvdc8Estj1WSp5zqSIiTWObqyOFFgmB4jx/tqefKpJoo6CQ7N+7TZCYVXe8D+mPadO+H5tV52oc/3H8hnUkH0FxJ6CzF1kL6qGgZxL+K4qXxOiGgffz06V1vgLncgfMNV25l/2lmo703HLk1yR1Z3g6lvAkFfWqfGS9iaT47YvNc4l+Ukdb0AV9fwPThw32oKmWw8upQch8O9CHFLVPVlzxScggcffTRpiOGSe8DLunXzkQlbXIfSvqARZCPEBRu40vghhtusC222CLYI7ccK7MJUvp/SF8yb7zxxqD5Ur+olmNbPdTVsj+3L69+4HzsscdMWzgUmiQUOvEvWx2VkfhXipCQrc2PP/7Y9txzT3v7bTmYpJO+kP4kfVfBCwkNpSYJUBLMJLRKsPaT/3rXazosyPhlM1xruZ2O2CYJgBJm5AlYTtJrTp8h5bWm160+RzpWmX6gdj9Y63WolK9MlK/Vcsbp1+3evWVcBYnv2ZITkMOvIZ+DG2MmFmo3V/vZ+lV+2E7Ni5ax5/J2zdVesc/kYarXRSUCGxZgi7zjCk0boyE219B+d9mSxD1tayUBz/8+65xmfLEsmzNNrvaz9av8sJ3qX+Ke3m99j0OV1b3ytXy3lKR9DmSnC/RZShs1rYP4V1P8dB5zAtovQJuBKulXhUy/HqQeF3TSLwRaFudvkKJfP3rm+/VAS2L1C3LSkqL7lmu3PpTnS/o13nkO6stWKb/c+X3oA5vbt8Tl68PbQw89lP7w5vI515aAXh/a56WcFI5CXU5bRdT1o/0mTvxTBG8vLTezX3n3XEJAHu3TK4xBf0O+iF50d/KYLyUVKkhJRJGAIg8p591SSn+NWkf/t0v40/JJ51GUT8gLs5LXUL4fA1XGiQ7h+uXcawmk2tWKhCQliS7yRNPnKi1zdslnFPaecmXq4bz11luX9LlCPxy7JaVa3iqPsMsuu6woJIW8VlTG/T0U1XgNCucT1sXLMfPNq8UY1adbeuzbEvW1li1vtZW2xE1k6pXH601LcN0yXH+AtRDL1Kdbeuzb0tDXiH8NPf0MPg8BefqVpyps2kFJbU6cOHHTlhKQo70ztP9FFElegtmSPgRp744okwTEckXEKO2hrcwEzj1X8SUiSxKxSMUTeIggH8VDo0a0BIrZz1Mef9dff30gzBVrRTGClJaR6cuvjgMPPDDtTV5sn41aXl/Gw8KcPKO0rDac3Bd3512l51puKeF11113DYrnKqN9yfKlNm38eDS5S+uzj/YpC/1Q8jdvL6rcDZT2VHtpBZG1ivl7yNSVPleJtfNec2U0H/IGdF5ZLr/As/bHrnTY0y+bWfMGbimjivmB8JhjjrH777+/wOFsLCaPSC1x1T6T/qqRjSUKu5I3mwLR5UqlerzlarNWz3xhv1Y2uH7Ftchl7EHVYt4Xtt122+A1kiG4YdTfN92wqn3WSja3VLjafYf7068uvsNN+HlD3iP+NeS0M+gEEZCycVyE9lbr5+cZZnZXyi06l/n/7gTW73znO9auXbusZSMWebL2w4NkEBgzZozpKCQ999xztmHDBldU+2tmikaryGY6SMUT+Lz4KtSAQLQEfvjDHwb7+IVb1ZdLfwmfvqhpY/1ilo76bRYqSEkk1NJJbeavvQAlDOyzzz6liia+CQ1zLV5Kbi9Fef2dc845gZh6wgkntOCgZXQK5uJ+tJMXlvMadIJgIWVaNBq6UdAWLVf007p164Kl45988kk6W9uwTJ+e0fH1vdReV+myEV90dOJfFO3KY1IBFiJMz1d4/DJVvzinxT8JOvr8qHny00cffWS//e1v/awgIIj2+yslSSiVyO8Lc/Ii0/uFn6e2JV6rvO+Rqte4lrfK01Kidb4ypdgYpzoS2yXMh/dDLNVGeaVKmA6nTEJqOE/vK3q/LnVPb3mCP/HEE+Gug/3M9f7vkr7jPP3005ZB+HNFknzWG6M+X8vrPwrxT8uFMy39arm2vJlYOE/bdWn1nvYb9Jcgq7RbEhyuUyh7eRLKo1BtJzIh/iVy2jC6gQgkWZA4s4B50sZhgeKnJbU77FDpfaALsIgiiSAgr4oZM6Qx509bbrmlrVy50hX8DzPTFzASBCBQRwR23313u+iiizYZkTz8fPHvjjvusNNPP32TcoVmFCJI6cukvhBKoJKHlL6Yaj9aiUc6SIUREDvtCeaWBurLvZajZkrammPHHXdssVzTeRW5yKG5ymRqM5yXaen2559/HtjkxD/t46UgZqR4ENCqkXDEb1mmlSm++CePv1IDfag9iXZa6uvELLdXtNvzz6chkdC9F0iYlvCk17i8Bp0gWEgZv80kXGuvPf0gIuFTf9sS27S0XPnOW1IelL/5zW/s0ksvLWqbHScm6n1Xwr84Oi9tzYuf9KOAluTLu9XNk567Pb19O918+PXD12pLRzhJ+HXin77fKNJvnQl/clHVrzBuPz8JYtouS/kuAEem/e7DqDLdOzFREVi0P7723Jegp33yFWHYT8pTVGKJjtrTTxGJldwvF76dakf3B6bKhsXBVNWsJ41VXppuL8OsBeP6oHVcDcMuCEAAAhCAAAQgAIGGIiBFX3s46Ihmz4gUPi3n0pfKcoQ/NeULUlpOqIji8jZzXzD9L5PDhg0LetcXSJVR1PEHH3SBEBtqXkserEQBbeuhQ4KNvrDLG815+PkNS0xwZXVWWSUJLBMmTAiOs88+O2MZv51Sr+Xxp4AR2tMrqUnii/bC1GvbP4YOHRoIJUkdVy67FeBDgq3zEM1VNtsz9zcuYUnc9H4j8V+CczjpvULRoFVGZSWA+cuFVb6QMuF2434v8VzefhJKJbTpLIFewqd7rUkULVb407g1d5df3qz56McWtSchVlzDSe/D+jHGzZNEOicYqmzYzmL3GQ33J3tkxwEHHBB+lPR7/Wcmbz+5N0po01nLfgXd/T+uCMB+oMtCxyxR7uJUYQltak8K6+AMDeiPTIE5VUbLfOWZ5wRDFQ/b+Vcz65aKQOyak0gphxu1IfvlRqrx6H5CSihUWbmjK4pTSxdw10oCznj+JWCSMBECEIAABOqOQOKCfNTdDDCghiCw2WabBfuuaanvWWedFcmYJUg5TxXXoL88UkJTOEmIkiDlkoQsUn0Q0FJyeaNnWeqbiEFK4NBrWp5qmZIEEx0SsyTQlCOUZWq/VnkSoX7/+99H0n34b1yNHnbYYRnbluDnvx/4hXxhO1sZv3wtrn0bJXxmej8L8/BFeGdzuIzLd2e/H5eXrY7s8N+HXXn3Xi2PQyXt+ep+DHBl/HMmO/3nxV7rb6pPnz7FVqt2eT+opbzjMkXDCu9bL4FuaOpw9obLuHx39vtxednqyI6BrpB3dl6F8sJT0tKesB2pR8EpbKe8AyXgSchTME4lnTONOfU4OKmePAYVKbhYj0G/nZpe4/lXU/x0DgEIQAACDUpAGxa6o0ERMGwIVJ6APP1eeeUV+/GPf1z5zuih4QhIXNa+sn/4wx8SO3Zf+NPSai1VlOjkH/LQUpIAOGLEiMR7AcqD96677gqEv1z7TSd2UjG85gTkwfjCCy8kQfirOasqGyDhTvtvaP8PefwVmqTgyqvQLScutF6syiH+xWo6MAYCEIAABCAAAQhAICoC8vLYY489omqOdiDQgoCWDu60006mvWWTmhQoRd5JY8eODTy4JIyFk/O2UhkJgPKkTXKSd5d+GEjyvCWZfyPYrr+jBHj8NcJUZBqjPP3uNrPxZqYAIfmS9pDQLyDyXJRHYmITy34TO3UYDgEIQAACEIAABBqbgLx3Zs6cWRYEba5PSiYBt0Svktb379+/rOaXL19eVv1KVtYefwrCoOW85513Xt6uVGbJkiVBnZNOOim20av1N13uvGkvOBIEshGQB6wCypASS0DLh90S4nyDyLY0OV+92D1H/IvdlGAQBCAAAQhAAAIQgEAhBPQFPaov6XyRK4R445UpNLJ8AWRipwLed999JqFMUZQlpOZLKqPAKvL+mzdvXmzFPwmuEc5bPiwFP8+0h13BlSlYFgF54mXam7DURiNsa0WpNjR4vUL26WtwRJsOH/FvUybkQAACEIAABCAAAQhUn0AxEX61Z6aiA+dKB6X21rS9994751JFCX+KckqCgCPwySefFCQWzJ49237xi1+4anIjPdfdhM75Xq+h4pW9VWRqefEpsqwirxaaVFZ1tNehIqMWIhoW2nYE5cQ4n6vmFmb2mOtLUWG1fDtb4n0hG5nGzJ84cWJBPzitWbMmiGrsUTrczNZ59+4SF1NHgnPFCSD+VRwxHUAAAhCAAAQ2ITDayyHyrweDSwgUQSCfmLK9a2vbbbcNIrK6e84QyEdAgrCi+OZLK1a0cNzRTb7XZb4mq/J81apVgYjRtWtX69ChQ8F9qqzqyONWbcRM/NM48vHv6A9Wc5xL/PPLcg0BvfZ15EsS10PpWTNbE8rjFgJVJYD4V1XcdAYBCEAAAhAICMhrySXEP0eCMwQgAAEIQAACEIAABCAQOQHEv8iR0iAEIFAEgXau7PHHH2/t2qVvXTZnCJRNYOXKlWW3QQMQgAAEIAABCEAAAhCAAASSSgDxL6kzh90QqA8Cn5vZ5hrK//3f/9XHiBhF3Amsj7uB2AcBCEAAAhCAAAQgAAEIQCBKAq2jbIy2IAABCBRJYG6R5SkOgXIIaFPlD8ppgLoQgAAEIACBeiKgyL3ax0/73hVyqKzqkCAAAQhAIFkE8PxL1nxhLQTqjcBAM+tjZv9WbwNjPLEj8IWZvRw7qzAIAhDwCWijfkXoVVLEznwb96eKcoIABCAAAQhAAAIQyEUA8S8XHZ5BAAKVJqBlv6z3rTRl2o8jgZlxNAqbIAABCECgMQh06tTJpk6d2hiDZZQQgAAEIGCIf7wIIAABCEAAAtUncHD1u6RHCEAAAhCAAAQgAAEIQKARCbDnXyPOOmOGAAQgAAEIQAACEIAABCAAAQhAAAIQaAgCeP41xDQzSAhAAAIQgAAEINBwBJrciJcvX24zZrCFoOPBOToCr732mt9Y+jXnZ3IdKwIbfGtmzmQXDp8H19EQWLt2bbihNeEM7iFQbQKIf9UmTn8QgAAEIAABCEAAAtUg0Mp1Mm/ePOvfXzFESBCoKIH0a66ivdB4OQRarHzjfaEclNQtgsBmZoYAWAQwikZPAPEveqa0CAEIQAACEIAABCBQPIGo98L8R/EmUAMCZRH4sKzaVK4GgRVmttLMtqhGZ/QBATNbjvDH6yAOBBD/4jAL2AABCEAAAo1G4CBvwKw58mBwCYEICTxrZjeb2TcibJOmIJCNgESlX2V7SH6sCFxoZseZWbtYWYUx9UhA3n731+PAGFPyCCD+JW/OsBgCEIAABJJPwN98jGViyZ9PRhBfAsPjaxqWQQACNSJwk5npIEEAAhBoGAIt9jxomFEzUAhAAAIQgAAEIAABCEAAAhCAAAQgAAEINAABxL8GmGSGCAEIQAACEIAABCAAAQhAAAIQgAAEINCYBBD/GnPeGTUEIAABCEAAAhCAAAQgAIGcBMaNG2etWrVKH1OmTMlZnocQgAAEIBBPAoh/8ZwXrIIABCAAAQhAAAKNRuB6M5ueOno32uAZLwRqQWDRokXWu3fvtLgnsc8lXY8aNcrdBufBgwfb0KFDbfXq1S3yuYEABCAAgXgTQPyL9/xgHQQgAAEI1CcBRfh1R32OkFFBoHgCEvwOTh3bFF+dGhCAQDEEJPydfPLJtmDBgnQ1iX0S9+bPn28PPPCAjR071pqamoJj1apVNmTIELv11lvtxRdfTNfhAgIQgAAE4k8A8S/+c4SFEIAABCBQfwScwKEzCQIQgAAEIFB1Avfdd18g/E2ePDkt8C1cuNDmzJlj3/rWt6xLly42bNiwtF3t27e3yy+/3AYMGGCTJk3C+y9NhgsIQAAC8SeA+Bf/OcJCCEAAAhCAAAQgAAEIQAACkRFYtmyZzZ49O/DkGzRoULrdHj162Pnnnx/c9+3b1zp16pR+posOHTpY165dbfHixSZPQBIEIAABCCSDAOJfMuYJKyEAAQhAAAIQgAAEIAABCERKYOeddzZ59Plpn332sV69eln37t397OBaZVWHBAEIQAACySKA+Jes+cJaCEAAAhCAAAQgAAEIQAACEIAABCAAAQgUTKBtwSUpCAEIQAACEIAABCAAgcoRONfMXKCP+ZXrhpYhAAEIQAACEIBAYxFA/Gus+Wa0EIAABCAQDwIHeWYo6i8JAhAwQ/DjVQCBKhNQdF8dmdLgwYNNR6akoB8kCEAAAhBIDgHEv+TMFZZCAAIQgED9EJjhDaWVd80lBCAAAQhAAAIQgAAEIACBSAkg/kWKk8YgAAEIQAACEIAABCAAAQjEm4Ci+E6dOjXeRmIdBCAAAQhERoCAH5GhpCEIQAACEIAABCAAAQhAAAIQgAAEIAABCMSLAOJfvOYDayAAAQhAAAIQgAAEIAABCEAAAhCAAAQgEBkBxL/IUNIQBCAAAQhAoGoE1riefvnLX9rHH3/sbjlDIMkErjez6amjd5IHgu0QgAAEIAABCEAgTgQQ/+I0G9gCAQhAAAKNQkARft1RyphvcJVeeeUVO/jggxEAHZDGPK/3h92mTRv/tuLX//rXv+z999/3+2nyb4q4luB3cOrYpoh6FIUABMogMG7cOGvVqlX6GDhwoC1btqyMFqkKAQhAAAJxI4D4F7cZwR4IQAACEGgEAk7g0LmU9H9m9l0zW6vKCIClIKROFAQk/B122GG2ePFiv7k3/RuuIQCBeBJYvXq1DR061EaNGtXCwGnTplnnzp1t9uzZLfK5gQAEIACB5BJA/Evu3GE5BCAAAQg0NoFnzOxYBMDGfhGkRt/C1W/9+haOgBUDJOHv0EMPtTlz5rg+1PF/mNkSl8EZAhCIL4EHH3zQbr31VhswYIAtXbrUmpqagmPhwoXWq1cvGz58uC1atCi+A8AyCEAAAhAomEDbgktSEAIQgAAEIACBuBGYmhIAHzGzf3MegDNmzLDtttuuWrbulFqmWa3+6GdTAlX/MdcJf3PnznXWSPg7xczudxmcIQCB+BKQ199zzz0XiHzjx4+3Tp06pY3t0aOH3XTTTdavXz+bN2+e6Z4EAQhAAALJJoD4l+z5w3oIQAACEIBArQVAeR/qIDUIAYS/BplohlnXBFatWhUs1+/SpUuwxDc82J49ewYegRIIBw0aZO3btw8XSfL9DmZ2hpltkeRBYHsiCHxqZpPM7KNEWIuRdU0A8a+up5fBQQACEIBAgxBwAuAfzKxtjTwAGwR1Yw+zwsLfuWbmAn3Mb2zSjB4C1SHQtWtX69ChwyadKU/P6jRpr4JudTo2hhU/AkPMDPfZ+M1Lw1mE+NdwU86AIQABCECgTglIADzBzB6osgCoMK9v1CnTJA2r1OAxBY8xg/C3IeKlvgh+Bc8GBSEAgRIJdET4K5Ec1UolsIeZbWZma0ptgHoQiIIA4l8UFGkDAhCAAAQgUByBJq94K++63MtHayAAar/BYeUaTv2yCCjgxxdltZCnchbh73T2+MsDjscQgEDcCPj//9pPf/rTuNmHPXVA4IsvvrBbbrnFHwnCn0+D65oQQPyrCXY6hQAEIAABCFSMQC0EwIoNhoZrTyCH8Del9tZhAQQgUA4BRfvVkStleq4IwVOmTGkRKCRXGzF61uIHt2HDhlmrVi2yYmQqpiSVwOeffx4W//D8S+pk1pHdiH91NJkMBQIQgAAEIJAi4ATAB82sDXsA8roolQDCX6nkqAcBCCSBwIYNGxD/kjBRCbNRrysSBOJGAPEvbjOCPRCAAAQgAIFoCEgAXbU3YwAAIABJREFUPMXM7kEAjAZoo7WSQfjTcjkt9cXjr9FeDIy37gh06tTJpk7VVrGNnRD/Gnv+KzV6xL9KkaXdcgi0LqcydSEAAQhAAAIQiDWB+1MC4HpZ6TwAP/7441gbjXG1J5BF+Pv/Kiz8XW9m01NH79pTwAIIQCATgdmzZ9vAgQNt2bJlmR4nKq+pqck4YFCJ10Ci/hAwtiEI4PnXENPMICEAAQhAoIEJOAEQD8AGfhEUM/Qcwt8dxbRTQlkJfgel6m1TQn2qQAACFSIgoe/UU0+1adOmBT1oz796SHj+1cMsxm8MeP7Fb06wyAzxj1cBBCAAAQhAoPoEqr27uBMA7zWz1s4DcMaMGbbddttVf/T0GFsCNRT+YssEwyDQyATGjRtno0aNaoFgyJAhdt1111n79u1b5CfxBvEvibMWf5sR/+I/R41oIeJfI846Y4YABCAAgUYkIAFQ+7XdjQDYiNOff8wZhD9V0lLfSnv85TeOEhCAQNUIaFlvv379Nulv1qxZ1rdv303yk5yB+Jfk2Yuv7Yh/8Z2bRrYM8a+RZ5+xQwACEIBAoxFwgRoQABtt5vOMN4vwNwzhLw84HkOgTgiEl/W6YZ1//vn2xBNPmM71JvxpjIh/bqY5R0kA8S9KmrQVFQECfkRFknYgAAEIQAACySAgAVAegBtkrlsCTBCQZExeJazMIfzdUon+aBMCEIgPAS3rbdWqlXXu3Dm9n9/YsWPTQTD+8z//Mz7GVsCSSgR6oE0CiOg1QIJA3Ajg+Re3GcEeCEAAAhCAQOUJOA/ASWbWygmA7AFYefBx6yFmwt9EM5uRYrQ4bqywBwL1RCDs6VdP+/gVM094/hVDq3Zl77jjDvv1r38dGHDrrbdar169amdMAT3j+VcAJIpUnQDiX9WR0yEEIAABCEAgFgQkAG5mZrcjAMZiPqpuRMyEP41f4h8JAhCoAYGdd965LgJ4FIsuCeLfihUrbMyYMTZ37lzbb7/9guuOHTu2GOrLL79sQ4cODfKOO+44O+ecc2yzzfRffHWSbNQPiNoXUj8ofvrpp7b11lvbnnvuaUcffXSwZLxNmzYlG+N70uk67uKab2/Jg6YiBCImgPgXMVCagwAEIAABCBRAwF8PUu3Iv755LpADAqBPpQGuswh/I8yMpb4NMP8MEQKdOnWyhx56yEaMGGHypFJEXxfVd/LkyXbqqac2BKQkiH9hoUv3mfLchDlxLFzGPS/2rHbeffddUyAYnYcNG2ZOfNSzmTNn2m233RY889uWAKg6WlL+7W9/Oy1Grlmzxl5//fWg3g477GA/+MEP/GoZr30xTX1GNbaMnUWQGXf7IhgiTSSQAHv+JXDSMBkCEIAABCAQIQEJgIroGgiSbgkwewBGSDhmTeUQ/q6PmamYAwEIVJBA+/btbcKECcH+fhL8XBo8eHCwD2Dv3r1t4cKFLrsuz05IivvZiV++sOfb7J5rkrKV8csXcy2vvl/96ld2yy232EcffRQIb6q/fv16e/LJJ+2KK67YRPjzXyxhe/Sa+ulPf2r333+/SQgsxJZKjq+Q/ksp4zPgGgJxIIDnXxxmARsgAAEIQAACtSXgPAB/IzOcAMgegLWdlEr0jvBXCaq0CYHkE5Cnnw55avXr1y8Y0IIFC0xLSOs5+aJSXMcZtlH3mfJ8+zOV8Z8Xc52pL+VJxJPH36pVq4LmvvOd79gpp5xiPXv2DLz81q1bF4iCeh359vjt+fm5bCqlTq72Kv3Mt7fSfdE+BAolgPhXKCnKQQACEIAABOqbgARAbRB0s4aJAFh/k43wV39zyoggEDWBvn37BkJNOCDIpEmTbODAgablwvWU5NGlaMdxTrLRiUk6Oy8032blueTKrFy50p5//vlA0H3zzTft73//u+266662//7724knnmhacqukpbyK8Py3v/0t2J/vtNNOs3vuucemTp1q++67b7CXn2v7T3/6kx1zzDHBbf/+/e3DDz8Mro866qhgOXCHDh2Ce9mjPf66desWHMr85JNP7PLLL7c///nPQRn9o0AeOvbee+90xOkvf/nLdvHFF9sbb7xhd955Z2CvW2asOpnGn24wJhf+fMTEJMyAgCH+8SKAAAQgAAEIQMARcPu9IQA6InVyziL8jTSzOC31PdPMdk8hv8vMiPhbJ68/hpE8AhL5JP4ojRs3LtgPUHu3KUkouuSSS4LrpP8jkSYJ4p/POZP45cRBlXPinwQ/zZ2fJADq0LORI0cGgptf94svvrCHH37YHnzwwaCalvZmS2pHSa+VI4880jbffPNAmMtWPp8g5tsxf/58mzJlikmElg3+Mze+bP3EIT/fWONgIzY0HgH2/Gu8OWfEEIAABCAAgVwEJAAOcwWcByB7ADoiyTvnEP6ujNloJP6NSR1dY2Yb5kCgYQlI6JPg4vYFVGAQeQFKmEl6ckJanM9i78Qvd53JXjcXKqPnbdu2teHDhwdefNOmTTMdmjt550lcU/Rg146r++qrr6ZFX5eX7eyW++6+++6BF6FrK9vZ2Z6pPTc+PZOHoILRuNdXuF629uOWn2mc5EGglgQQ/2pJn74hAAEIQKBRCWiNkTviyEACoCK/BgkB0JFI3jlBwl/y4GIxBBqMgPYElBCjvd623Xbbuhh93ASjbPb4sDOV8cWz1q1bB/P0la98JViiq7lSnc8++8y6dOkSLP1Ve0uXLk2Lf66+vPnkxffII48EYuEvfvEL+/3vf2/77LNPYILOur/99tsDTz9lqj+lTHb5eVtuuWWw7Pd//ud/gvL65/TTTw/6GTNmjLVr1y7I14+NX/rSl2zixInBs5/97GfpPlRAtvrtxvU6PUguIBATAiz7jclEYAYEIAABCEAgZgTcctDrZJcTABUEhJQMAlmEv0vNLG4ef8kAipUQgEBAoEePHva73/2uLmg40SvOg5GNzk5F3pWIt9VWW7Uw2T1XpsQ+CWmrV6+2p556KjgyRW2WyKZou37dvfbay4444oggYIfL1zl87e7V3wcffBBEAQ7b1MJA78avq2zXvp+vQDMSKv0814Qr7+7jeM5kdxztxKbGIoD411jzzWghAAEIQAACxRDIKAAef/zxfhtN/g3X8SCQRfiT6KdltSQIQAACEEh5q8V9zz951rmAF++9914QZEPCmEsSmv7yl7+422APQ4mEN954oz333HPp/F122cW22247e/vttwMBUXvphffT23nnnYNlwfKmc8m/Vp7ut9lmG9tpp53srbfesiVLltjjjz9uZ511Vtob0NXNdPaFMV07zz2X371792AvQr9f90ztuTqZ2o5Lnm97XGzCDggg/vEagAAEIAABCEAgFwEJgFrTc60KyQNQBylWBFrsyK4Ij4cffniwn5NnpYQ/BfggQQACEIBAioBEmriLf5tttlkgtMlkefNp2W379u1NUXElhM2bN88effTRYETK/+pXvxoE9VC+kpZr60c7BeTQPnrXXHNN+v/xsPCm8i4vqJy6d+KbvAW1XLhr167Wp08fmzVrVlDsscceM+0BOGjQoGBZsSL9yqvwnXfeCaL2HnbYYYE3oWvftf3Pf/7T9GOVyrvkxD1fQHP9u/r+M1cvTue42xcnVthSPQKIf9VjTU8QgAAEIACBpBLQBj3/ZmZXZBiA9i4kxYjAgAEDwsLfL83s4hiZmM2UiWbm1pUT6TcbJfIhAIHICEikibv4p8F+61vfsieeeMIklr300kvBkQmCBDl5zr377ruBUKgyEg81RgmHzz77bFr4yyayiYkvXvnX8hr8yU9+EnSt/QAPOOAAe/7554P7Z555xnSEk4LD+G367blAJL179w68El1dv7zyEP8cGc4QKJ0A4l/p7KgJAQhAAAIQaCQC8hyT0CchyU8b1wb5uVxXk8BGlwkzmzNnjt+3PDeTIPzJZol/JAhAAAJVIyCRKQninwS9wYMH2y233JIW9cKQ9thjDzvllFOCZbs77LCD9erVyxYsWGB33HFHcKi8lg/LO1BCoBP/fGHN5fkCncTDXXfd1V588cUWXW6xxRZ29tlnB+Jirv2Aw21q6fHXvva1FkuVVSaTHa7DXM9cmTidfX5xsgtbGpsA4l9jzz+jhwAEIACB2hDw98lLkuecPP9ku+8B2BzmrzYc6TU3AQl/6ajNuYvyFAIQgEDjEfBFpbiPvl+/fsFyWwXxeOGFF4K99twy3/32288OPPDAIBCIxqSgH2eccYbdf//9gZegltXuu+++puW39913X9pzUGXd4cYfvm/btq2dcMIJQRCRmTNnBsE9JDRqGbH2/pMnoLaamD59ur3++uuBXWpLZXr27GmHHnpoUFftKm2//fb2ox/9KG2b8jp16pQWYV3/rryeh6/9+6DRmP0Td/tihgtzqkQgSV84qoSEbiAAAQhAAAIVJ5BU8c+BUdCI0ambc8zsV+4B55oR8F9TMkJ7NJ5XM2voGAIQqDaB9PvyyJEj7Ze/DDtpV9scswsvvNCuuuoq1/EoMxvnbmp47mhmy13/EseS4Pnn7OWcDALa7/AHP/iBb+zmZrbGz+AaAtUmgOdftYnTHwQgAAEIQCD5BPQl82kz29PMpiR/OHU3Ann8IfzV3bQyIAhAIGoCSVn2G/W4aa+yBFj2W1m+tF4aAcS/0rhRCwIQgAAEINDoBJ4zMx2keBC4zMx+kfLCZKlvPOYEKyAAgZgTQPyL+QQl1DyW/SZ04urcbMS/Op9ghgcBCEAAAhCAQEMQuMTMdCQ5nWlmu6cGcJeZEfE3ybOJ7RBIAAHEvwRMUgJNxPMvgZPWACYj/jXAJDNECEAAAhCAAAQgkAACEv8OStk5E/EvATOGiRBIOAE8tBI+gTE1n9dVTCemwc1C/GvwFwDDhwAEIACBmhDoX5Ne6RQCEIAABCAAgTQBPP/SKLiIkACefxHCpKnICCD+RYaShiAAAQhAAAIFE5hRcEkKQgACEIAABCBQEQKIfxXB2vCNIv41/EsglgAQ/2I5LRgFAQhAAAIQgAAEIAABCEAAApUkgPhXSbqN2zbiX+POfZxHjvgX59nBNghAAAIQgAAEIAABCEAAAhCoCAHEv4pgbfhGEf8a/iUQSwCIf7GcFoyCAAQgAAEIQAACDUdgopm5JfFE+m246WfAEKg+AQIzVJ95I/TI66oRZjl5Y0T8S96cYTEEIAABCEAAAhCoRwIS/0gQgAAEKklgg9/4T3/6U/+WawhUisCaSjVMuxAolADiX6GkKAcBCEAAAhCIjsB0ryki/3owuIQABCAAAQhUkMB6v+3Vq1f7t1xDAAIQqFsCiH91O7UMDAIQgAAEYkzg4BjbhmkQgAAEIACBeiXQrl4HxrhiTWAzM8P7L9ZTVP/GIf7V/xwzQghAAAIQgAAEIAABCEAAAhAwa7Hsd/p03xEfPBCIhsDatWttwIABfmMIfz4NrmtCAPGvJtjpFAIQgAAEIAABCEAAAhCAAASqTKC1399BBx1krVq18rO4hkDZBDIsJ8fzr2yqNFAuAcS/cglSHwIQgAAEIAABCEAgCgK9zaxjqqEFZrY8ikZpAwIQgAAEIAABCDQ6gRa/fDQ6DMYPAQhAAAIQgAAEIFAzAteb2YzUISGQBAEIQAACEIAABCAQAQE8/yKASBMQgAAEIACBIgkQ4bdIYBSHAAQgAAEIQAACEIAABEojgPhXGjdqQQACEIAABMohIO8mEgQgAAEIQAACEIAABCAAgYoTYNlvxRHTAQQgAAEIQAACEIAABCAAAQhAAAIQgAAEakMA8a823OkVAhCAAAQgAAEIQAACEIAABCAAAQhAAAIVJ8Cy34ojpgMIQAACEIAABCAAgQIIzPfKEOnXg8ElBCAAAQhAAAIQKIcA4l859KgLAQhAAAIQgAAEIBAVgXOjaoh2IAABCEAAAhCAAAQ2EkD828iCKwhAAAIQgEC1CEz3OiLyrweDSwhAAAIQgECJBLYxs3Py1N3Mf37ppZdaq1at/KwW18cee6z17t27RR43jUvg4YcftrvuusuWL8/tnL5hw4YwpGlm1hTONLOHzWx8hvxKZHU1s90jbHiFmfke+xE2TVOVIID4VwmqtAkBCEAAAhDITeDg3I95CgEIQAACEIBAkQSk0o0ppo7Ev1ypqakJ8S8XoAZ7dv3119vMmTNLGfVBWSrp82C1xL/rzezYLHaUmp1dOS+1RepVjADiX8XQ0jAEIAABCECgIAKjzSzbtw89y5SiKn9mll+B7zKzxRk6rnR5fQjO9AFZn7RnZLAnqvKu6ajGHZVdUY1bv/af4Qbpnd8xs4nevbuMqrzai+q16mzjDAEIQCAngd13393OPFP/XZWeZsyYUarIU3qn1EwMgTPOOMO6dtV/laWnfMJz6S1nrSnPWOvVq5dts01wmbVgvgclCqD5muU5BCAAAQhAAAIQqDsCWvrhH9kG6Jfxr6MqL0HNb9ddS7zKlCpdXh4bzgb/nM2TI6ryrq+oxh2VXVGNW+NyY/TPmQRVzXtU5dVXtuTb4V9nK08+BCCQm0D6fWfkyJFNcUgXXHCB/7d9SW7zI3kavHcddNBBZQ9/9OjRge06VzONHTu2acCAAU1Lly6tZrf0VSABvbb0/+n06dMLrJG9mPf/ciQv/gIaCT7DJdT2AoZHkXwEWucrwHMIQAACEIAABCInsCDyFmkQAhCAAAQgAIG8BFavXm1jxoyxzz77LG9ZCjQWgSlTptjAgQNt2bJlZQ382WeftalTp5bVRq0qL1261N56661adV9Kvz1Sew/2LaVyI9Vh2W8jzTZjhQAEIACBuBA4zswKWZOUbclktnEUW15LPjN5f2Va8qs+K10+ky3qt9L5jmdU4660vcW2r3Flem1kG29U5R3XTOdM9mQqRx4EIACBSAksWrTItORywYIF9pvf/Ma22267SNunseQSiEr0uvnmm+3ee++1Bx980I4//vhEAfnFL35ht956q7322mv29a9/PQm2d9Zq5iQYWmsbEf9qPQP0DwEIQAACjUhA4kq2JZ0+j0LKlFM+035vfnvh60qXl6iVTdgK26L7Spd3fRY77krbVWz7hb7e3HgrXV79FPvadrZxhgAEIBAJAUVuXbt2rencrl27SNqkEQj4BAYNGmSPPvqoHX300X52Iq4PP/zwwPY+ffokwl6MzE+AZb/5GVECAhCAAAQgAAEIQAACEIAABOqMwOOPPx4s89RS4HKTloy2atUqfejeT+PGjQv6euONN4KzKzt06FAL969lp1p+mquM33ajXItp7969Td6bfhJbn6Oeq1w2frNnzw6ePfLII2nOX/3qV23UqFE2bdo069y5c5Bf7vJf2fj973/f9DpLWlqyZIkdddRR9uqrr5Zrupbjaq/E8LLcU81Ma6M7pTrQWfdur1D/mYq45b1nm9mEVLmnzGxWqr7Omfop1/66qY/nX91MJQOBAAQgAAEIQAACEIAABCAQSwIDzay8EKP5h7WLimzYsCEoqb3Lhg8fbitWrGhR89NPP21x/8wzz9gpp5xid9xxh3Xq5HSIFkXy3khMUmpqkvZgpvt+/foFEWH79t2oeUhY+tnPfmYSsdSXRKqTTz7ZrrnmGrvkkuaYKIWUCTrhn4wEJNjdd9999vzzz1v79u2D/ftOPfXUFoxdxdGjRwfLc3v0kK5kJhFRc+fmx5XLdr7hhhvst7/9bXreXbk333zTXdrKlSvt2GOPtcmTJwdznX6w8eLIjZcVvdrMb/2DDz6wG2+80davX+9n25w5c9L3H374oe25557B63SPPfZI51fgor2ZDTMzCYLacFH315nZ5WY2wsx8df5WM+tnZkNTdugPTMKf8pr/ECtgYD00ifhXD7PIGCAAAQhAAAIQgAAEIAABCMSXwHfMTEfFkxP/3nvvPXvggQc2ETcyGaClmYMHDw6EoK233jpTkZx5Evh8kU9LJYcMGWISFv38Xr162fjx49Mio0Snm266KRApTzrppKCPfGWcUJXToAZ+KFHVCanCoPvTTjvNJk2aFAiBvsB7/vnnWzk8JRLOnTs3L+0vvvgiEJhVUGJvKP1v6L5StxsVSTP74Q9/GHg5FtLZIYccYn/84x8DIbCQ8iWUkbg3zqun+0lmdpOZ7WZmvqvnKEQ+j1QRlyz7LQIWRSEAAQhAAAIQgAAEIAABCECg/ggoOuv3vvc9W7duXVmDk+eZgjwoaIKWTvpLert06RIsKfU70BJTJXkqKhVSJijIPwURkDefhF15sTnGrmLXrl3dZVXOskOCcBzS559/XrAZbgmwlqxXKckDUN58CuTR/AeyseNEhSLeaHbtr/D8q/0cYAEEIAABCEAAAhCAAAQgAIF6JvCEmVVa9ehuZme3bVv6V9xddtkl2Auu2ImQB5iEHaUBAwbY7bffbpdddllRzSxerFhLuZPK+J6EuUs35lO3lFrRnJVmzZpl3bt3t6uvvrrmQLbffvtA3A0Z8mTovlK3Xyqn4X/84x8Bywot/9V6e22SOSBlo/6YtIzX7edXjunUTREo/Z0RhBCAAAQgAAEIQAACEIAABCAAgfwE9CX+v/MXK6vEwRL/XAsu2IO7z3fWslvt31ZsktgkYUl7umlvOSXf26/Q9uSF9tZbuZ2aqu2pVqjtcSkn7tddd53tv//+6T3/ZFshwmopYyhGaN5hhx3snnvusa9//evhrg4PZ1TofkY57f7yl7+0s846q5wmctXVfn9K8vLTnn9KGzfLTGVwKo8A4l95/KgNAQhAAAIQgAAEIAABCEAAAjEj0K1bN7vooos2WcYrD6aJEye2sPboo48OxLsWmQXeaCmpvMx8YW7VqlWB4OTnqTm39NTfd27evHmBN1jPnj2DJaH5yhRoVl0WC/PUICX4aVmqkuMu70gF+3Apn6jqyhV7vuqqq+yJJ+TU2jLdf//99tprr6Uz27VrZzNnzjTNcVySgtxsvvnmm5gju7Vfpp8kqJ577rl+VjHXWs/e7IbZspY8dZVkxM7SaDWFqTydqrsm2+uYSwhAAAIQgAAEIAABCEAAAhCAQBwJjFGwWR0jR45sikO64IILAntSdjWHsq0sOXn+NR100EE5h//SSy/5djWdeOKJTatXr25RZ/To0UEZnfOlpUuXNg0YMKBp7NixQdFVq1Y1DRkyJKivs+6V9Fz2+XmzZs0K8iZPnlxwmaBgg/7jWPsMxc7nKs6aD5VVcs979erVtHDhwiDPcdfZTyrrl/Of6VqvLfU1ffr08KMW9yeffHJQTmW7dOnSNH/+/BbPdaNnqaOyfxUbW5fnX17b3WtXZdu1a9c0ZsyYcm2XCjvBzKYq/krKHHn1afwuTy6z882sOexys9ef4+M8APVMZZrdazeOK1v+xhJcBQQI+MELAQIQgAAEIAABCEAAAhCAAAQajoAir/7+97/P6AFVKAwXXXbUqFHBfoEdOnSwE044IYj2G25D+wEeccQRpjJaltyvX78Wy4VVvpAy4XYb5V6sFS15zpw5aYYa+9ixY9MIhg1rXkGqQCpiLK8/LckuJA0aNChYMiwPvYEDBwbRgQupl62Mgrdoqa8iOCcxXXzxxabXdZlJkXsvTrUhL0CJeoeYWfMmmc0PHjSzOWa2MPX8NDMrdDm0IgFrQ0dNstp2YmGZZtdfdZb91t+cMiIIQAACEIAABCAAAQhAAAIQyEFAS30lzESRtMy02ZlrY2uHHXbYxhvvSoJfuKx7fMklGx0ks5VxZRv13KNHD5s/Xw5gmZOW+ypyczi5/RiVn2m+lK+6EyZMCI5w/WLu27RpY1rqKzuSKvxdccUVwbL5Ysado6z28RuY4bmCfLg01Mx0+KmVdyORr7d371+qHb8t/xnXKQKIf7wUIAABCEAAAhCAAAQgAAEIQKAhCMir65FHHrFDDz20IcbLIKtPQMExJOTGaY+/QinIa1X7ZV544YWFVqFcQggg/iVkojATAhCAAAQgAAEIQAACEIAABMojoCAHxxxzTHmNUBsCOQjsvvvuOZ7G+5E8VrN5rcbbcqzLRwDxLx8hnkMAAhCAAAQgAAEIQAACEIBAIggo8m7//v3LsnXxYgUeJUEgM4ERI0bYNttsk/lhzHPvuuuuIPJwzM3EvAoQQPyrAFSahAAEIAABCEAAAhCAAAQgAIHqE1i+fLnNmKHApvFK/n5+8bIMa4olkGvPwSLbWlFk+bKLT5w4sew2aCCZBBD/kjlvWA0BCEAAAhCAAAQgAAEIQAACGwlI8fuWmeVyydrCzB5zVZ555pkgIqy7D597984WXyBckvtGIPDwww/nDDbiGKxZsyaIFuzuU5Fr13n37rKaLqbnmtlxruMIztW0PQJzaQLxj9cABCAAAQhAAAIQgAAEIAABCNQDgexhYJtH19Ef5MEHH5xT/PPLcg0BLfXVayZfWr16dbjIs2a2JpxZ5Xv9beT7+6iySXRXTQKtq9kZfUEAAhCAAAQgAAEIQAACEIAABCAAAQhAAALVI4D4Vz3W9AQBCEAAAhCAAAQgAAEIQAACEIAABCAAgaoSQPyrKm46gwAEIAABCEAAAhCAAAQgAAEIQAACEIBA9Qiw51/1WNMTBCAAAQhAAAIQgAAEIAABCEAAAgkkoIAfCxYsyGv5unWbxPa42MzWZ6j4jpkRfjcDGLKiJ4D4Fz1TWoQABCAAAQhAAAIQgAAEIAABCECgjghcf/31NnPmzFJGdEmOSoh/OeDwKDoCiH/RsaQlCEAAAhCAAAQgAAEIQAACEIAABOqYwBlnnGFdu3Yta4SXXnppWfWpDIFiCSD+FUuM8hCAAAQgAAEIQAACEIAABCAAgQYkMG7cOJs9e7ZNmTLFOnXq1IAEzM4880w7+OCDyxp7jMQ/eSX2NbNTzWxZWYOicqwJEPAj1tODcRCAAAQgAAEIQAACEIAABCAAgeQSkFA4cOBAW7Ys3tpSVHY+//zz9swzzyR3wvJbLqFwqpnFXf3NZmfFkB44AAAgAElEQVQ4v72ZTTCzptQx38x6pDBIGPXv89OJaQnEv5hODGZBAAIQgAAEIAABCEAAAhCAAATiROCSSy6xqVOnFuX199Zbb8VpCFlticrO8ePH23e/+117/PHHs/YVowfjzGxgkV5/3WNkfy5TMtkpUe90MzsnNWYJf9elGulgZq3M7AEzG58SN2eb2dXefa7+Yv0M8S/W04NxEIAABCAAAQhAAAIQgAAEIAABCCSNwFFHHWVPPvlk0syud3tPMrNZZrYoNdA+ZrZ/SgBcncq7OXWWKKr0oJktTomkqazknRD/kjdnWAwBCEAAAhCAAAQgAAEIQAACEKg6Ae3555bwLlq0yHr37h3s/6f8Vq1aBUf4+ahRo2zatGnWuXPnTeq6OkOHDrXVq532Yub6eeSRR9JtypNO5ZWnPnR9yy23BGftQ+gnfwmvb6fyXZ86q557nslOv81Srk888UR76qmnSqlarTra888t4ZVXnJa4alms8t0y2PDzsWY2wMyWZqjr6mgZrbzqXHL9HJtqV20ekbpWnu5Vd2jqrOW2fvKX6vp2Kt/1qbPquedhO/czs35mdp/X8CFmNsfM3vXyVqXEvgNTY9AL8zkzc/de0eRcIv4lZ66wFAIQgAAEIAABCEAAAhCAAAQgECsCgwcPtkMOOcSampps6VLpQWYXX3yx7bbbbjZ//nwbO3asDRgwIHimJcMqc/LJJ9v5558f1Fm1SlqL2YgRI1oIgBIM//jHP5qeq17Hjh2DcqNHjzYtrVV/e+21V5BXyD+yU0n1dMiu4cOHB3mZ7MwX0ERC4pFHHhkIkRIj3TFz5sy0OZ9++mlQRuNIUJpsZtq0UEtgO6fsvjwlkPU2s1FmNi31TN5xKnNvanms6mj5rJKW0/oCoARDCX56rnqfpsop9LGW4aruK6m8Qk6yU0n1dMium1J5mez8ipm97Ql9sm1nM1tiZhuV5+Zr5SmksxvLPDPrZma7pdpP3AnxL3FThsEQgAAEIAABCEAAAhCAAAQgAIF4EJCI1rdvs6OWBLPTTjvN5syZY+++6ztTNdsq777rrrvO9t9/fxs0aFCQ2b59+4x1evXqFQiCeu4niYY9esi5q7gkO089VY5izem8884L7LjvPt8RzD3Nf77hhhsCcVIipX98+OGHLSqvW7cuEABVJkPyvdYqef3jDH1ny5KI5lwpFaVlUmppbCbhS5MzIuU9p+WxShLSMtVZEFpemyoe7KnnluG6vELOsnOKV/CalB1a2pspaQ/AsNCXqZzywhtVStXW/DgxNFu92OYj/sV2ajAMAhCAAAQgAAEIQAACEIAABCAQbwLdu7eMq9C1qxymMicJghIGDzzwQPNFPS0JVnKeg7ru0qVLsFQ43FKu9sNl/fuwnep/5513tiVLlrTwOPTrRHl93HHH2bPPPhtlk8W0VYz2Exa+tN9dtiRBUHvmaVms7z3X7ALaUiyTKury/fZyte+XC1+H7VT/EvfkzddSMW6+V364TrjNbPduKXD2F3e2mjHJL+YFEBOTMQMCEIAABCAAAQhAAAIQgAAEIACBuBJYsGBBCyEvbKeW4Pp77/Xs2dNUZ/HiUnWgcA+F36tPt/S48FrFl9Sy5a222qr4ivGo0SuP15uW4PqeiwvNTHVqIZb5y3VLpddS0S61lRjVaxsjWzAFAhCAAAQgAAEIQAACEIAABCAAgTonMGvWrPRS4VoPVZ6EHTq4rd0Kt6ZNmzYFF952221t8uTJ9q1vfStcp/iOwy0Udu975RVWo7hSCqThlgoXVzP60lKQmzeSzN122FMwzKjQdnL3EpOniH8xmQjMgAAEIAABCEAAAhCAAAQgAAEI1DMBBQHRfn/PPPNMJOKflgtrb8BweuutTVd3hvOWLVsWRPvVHoX+EuRwW9nuFZH4iSee2OSxohEvXCjHt+bUrl07e/rppzMJfyoQFpxctaSctbGjouUqam4U4p+WBWtvwHDK5IkXzuuUivar/QbDXJ3QF66jF8oJqUAebt/BTO1IpJVHodpOZGLZbyKnDaMhAAEIQAACEIAABCAAAQhAAALxJ6C99hQEQ/v5SWST2DZq1ChTtFyXFi1aZBdccEHRe+85MVFCnMQ8pdmzZwftu7bdWX3qmZICjygisZKi9Cr5dgYZef5RhOMrr7xyk8MXI3fYYQdT9N8MHn95Wo/1YwlmXVLLgCWqSRAba2Ybo6mYKSLLVRn23ss3MCcmXmJmEuGUFE1G7YeT8pojzTTv6aeIxEpTU2ffTmXpPrwfoMpqL0IFLXH7BA4zM3n9uQAmqqtNKRVRONOehanu4n1C/Iv3/GAdBCAAAQhAAAIQgAAEIAABCEAgsQQU1VfeftrXT0Kbzlr26+/7pwjAl156adEeeBITL7+8WfORF6D2EZRXoZbYhtOtt95qkyZNCspoma/2+pMAqQjFSmE7nZgYbqfQe9kjOw444IBCqySlnEQxefvJvVHimc5a9uvv+ycxbXQGD7x8Y5SY2KzKNgtt2kdQXoWDM1QcYmanpfYa1DJfeeZJgGxWgZvFO9/Ov5pZt5SXn2tOZVVHddWG+pNAKPt978F9zOxtM9s0hLVriTMEIAABCEAAAhCAAAQgAAEIQKCCBMa4zfZHjhzZFId0wQUX+Jv/y4snDqmj46Tzhg0b4oAKGypMYOHChU29evVqmjx5clk9HXTQQcFrevr06TnbOfnkk4NyL7zwQtZy3uswDn8XSbNBXoXzQ56GhYxBnn0TqlivEJuqVgbPv6qhpiMIQAACEIAABCAAAQhAAAIQgAAE6pmAPBhfeOEF69OnTz0PM4ljkyffdWZ2ujUvSy50DJpIeQa65cSF1otVOQJ+xGo6MAYCEIAABCAAAQhAAAIQgAAEIACBpBLo0UOOaaSYElBQj7vNbHxoiXA2c7Wn4KzUsma3nDhb2VjnI/7FenowDgIQgAAEIAABCEAAAhCAAAQgAIG4EBgxYoRts802cTEHO4onoEgzG6PN5K6vCDEK9JH4hPiX+ClkABCAAAQgAAEIQAACEIAABCAAAQhkIiBPvPnztUVcNCnCtlZEY1HDtSLvvd4NN+oyB4z4VyZAqkMAAhCAAAQgAAEIQAACEIAABCBQ3wQmTpwYRAjON8o1a9YEUY29coeb2Trv3l0udhecIVBpAoh/lSZM+xCAAAQgAAEIQAACEIAABCAAAQgkmkDXrl1NR760erXiSrRIz5rZmhY53ECgygSI9ltl4HQHAQhAAAIQgAAEIAABCEAAAhCAAAQgAIFqEUD8qxZp+oEABCAAAQhAAAIQgAAEIAABCEAAAhCAQJUJIP5VGTjdQQACEIAABCAAAQhAAAIQgAAEIAABCECgWgQQ/6pFmn4gAAEIQAACEIAABCAAAQhAAAIQgAAEIFBlAoh/VQZOdxCAAAQgAAEIQAACEIAABCAAAQhAAAIQqBYBxL9qkaYfCEAAAhCAAAQgAAEIQAACEIAABCAAAQhUmUDbKvdHdxCAAAQgAAEIQAACEIAABCAAgVoQ2OB3OnPmTP+WawhEQmDt2rXhdtaEM7iHQLUJIP5Vmzj9QQACEIAABCAAAQhAAAIQgEAtCLRY+da/f/9a2ECfjUdgMzNDAGy8eY/ViFu8+cXKMoyBAAQgAAEIQAACEIAABCAAAQhER2BFdE3REgQKJoDwVzAqClaKAOJfpcjSLgQgAAEIQAACEIAABCAAAQjEjcCkuBmEPXVN4La6Hh2DSwwBlv0mZqowFAIQgAAEIAABCEAAAhCAAATKJHC6mekgQQACEGgYAnj+NcxUM1AIQAACEIAABCAAAQhAAAIQgAAEIACBRiOA+NdoM854IQABCEAAAhCAAAQgAAEIQAACEIAABBqGAOJfw0w1A4UABCAAAQhAAAIQgAAEIAABCEAAAhBoNAKIf40244wXAhCAAAQgEB2BMWbWlOFQfqZUbPmDM7St/mZkatzMoiqvPrKlTOOtRnmNLVMSC2dTNu6Z6pEHAQhAAAIQgAAEINAgBBD/GmSiGSYEIAABCEAAAnVP4Jy6HyEDhAAEIAABCEAAAhAomgDiX9HIqAABCEAAAhCAAARiSWCbWFqFURCAAAQgAAEIQAACNSXQtqa90zkEIAABCEAAAkkmoGWmxSw1Lba8lrS2KgJQpcvLlGLsqUZ5MZ1eBCOKQgACEIAABCAAAQg0GAE8/xpswhkuBCAAAQhAAAIQgAAEIAABCEAAAhCAQOMQwPOvceaakUIAAhCAAAQgUH8E5ptZ//obFiOCAAQgAAEIQAACEIiKAOJfVCRpBwIQgAAEINAYBHqb2XWpoS4ws3MbY9ixHeXyHNGPY2s0hkEAAhCAAAQgAAEIVI8A4l/1WNMTBCAAAQhAoB4IKKjEwamBFLv/XT2MnzFAAAIQgAAEIAABCEAgUQTY8y9R04WxEIAABCAAAQjUMYH2ZjbBzLSUt0cdj5OhQQACEIAABCAAAQhUkQDiXxVh0xUEIAABCEAAAokm0MnMpppZU+g4NdGjwngIQAACEIAABCAAgbomgPhX19PL4CAAAQhAAAIQiICA88hbamYDMrQ3OeWxp3IkCEAAAhCAAAQgAAEIxIoA4l+spgNjIAABCEAAAhCoEYG+KW++sBefvP0eMrMhKbv6mZn2OvSPwVlsdp6CWspbKWFQAVime0cWU8iGAAQgAAEIQAACEGhUAgT8aNSZZ9wQgAAEIACB0ghoP7r+qaqKNFsvqWuGgUiwuzzl7XermY0ws9UZyk0xMx3h1NnMupjZ4vCDCO/9ACwRNktTEIAABCAAAQhAAAL1QgDxr15mknFAAAIQgAAEqkNAgt+M6nRV8176pDz+cgl/NTcSAyAAAQhAAAIQgAAEIJCLAMt+c9HhGQQgAAEIQAAC5RK4JLWcVstq3dJaBczQtUtaausH0cgV7TZcVgE4tLw2U3LLbv22ZY+fXHvat09JZ1f+zFTepCwef6nHm5wUqVdjWGhmvVIC4qpUu9ennmkpsOzTWf3pvPkmLZEBAQhAAAIQgAAEIACBMgng+VcmQKpDAAIQgAAEIFAQgW+Y2bBQSS2rvc7bT889lmAm4Ux76bnltNnKKgCHluaGl+RKXJzlGvTOY1PCo0S/ZV5+pss9zWxaypZMz8vNuzDD2Mttk/oQgAAEIFAYAe3hyvfhwlhRqnQCH5jZotKrUxMC0RDgzS4ajrQCAQhAAAIQgEBuAoeY2dWemKfS8sJTII3wslp5zt1rZueb2bzUh2a3BFdinC/cyXsuLCqq/k0pc/TlbrZnmvqUAKg641L2SGBUm/L6c4Kj2nXCo1e9oEt9yFcgDjeOOZ44qbyDzaybmX1sZtoX0ImQlQoKUpDRFIIABCDQQAT+ZmbdG2i8DLW2BPS5Y3RtTaD3RieA+NforwDGDwEIQAACEKgOAe0V+KDXlUSwEzIIfyoi8UxCocQ4iWP+L+YKnqEltC5JOJOI56eTUsttw8Kfytyc8vzbORWBN1MAD5VzwTok3Pn9+f2Uc324mck+J/yV2pZ4XFpqZepBAAIQaEAC+yL8NeCs13bI/4H4V9sJoHfcnHkNQAACEIAABCBQHAF5tGmprtICMzs3dZ3v9Fxo3zyJa1re6/bEy1ZfUXjlufdiSiiUp2Amb0FXX95zEvaUMi37TT0KlvN2CNnknum81Mw+NDP1n6ucX6eY66iWE0v8G1NMx5SFAAQg0OAE2rjxt2/f3vbcUzs8kCAQLYGVK1faa6+95hpNv+ZcBmcIVJsAnn/VJk5/EIAABCAAgWQT2Ca1bFWjaFXEUCRS+UmiWjFJHnpDzUwiojwCnQgoAfJkzztQQl2xbWeyQ95+sln99AwtHc5Uvtg8tV0Jj8Ji7aA8BCAAgUYjkP6/a6eddrK777670cbPeKtA4NVXX7UTTzzR9USgVUeCc80IIP7VDD0dQwACEIAABBqagBMDR2VYtpsLjPbh0+EHABnv7QPoRLuwKJirzUzPJDZKaJT4p/0K/X0DM5UnDwIQgAAEEkigqUkB10kQiJYAr6toedJa+QQQ/8pnSAsQgAAEIAABCBRPQMtqJdApKq+CaxS7953zBFySCuDhvPOUrzwtJ97H8wgs3sLmYCOyURt1v1VGAJBS+qYOBCAAAQhUmIAEmg0bNlS4F5pvRAK8rhpx1uM9ZsS/eM8P1kEAAhCAAATqlcC7ZqZgGvKsc9F2fQFQ0XcP9KLkSiSUB54f3EOiofIl0ElMdOmZlGCn5cFKftReF8VX7WTy5vOjPyrQyPDU3oFq6zTPwzDVdHBSBGHtMzgiyx6Cldo30LeBawhAAAIQKIEAIk0J0KiSlwCef3kRUaDKBBD/qgyc7iAAAQhAAAIQCAjIQ0+BQ/Y3swEh8c4hutVdpM7ywNMRTlo67EcElqinPJWVaOdEQL+eLyIq3y1D9vtw0YJ1VvCQbHaqfthW5bmgIX49LVGOMklYPMNrkMi/HgwuIQABCOQjgPiXjxDPSyHA66oUatSpJAHEv0rSpW0IQAACEIBA/RGYb2b9U8NaXubwJNgperA858Ki3uCQx54EPeWFhTwn0IVNkbh3n5ndm1oC7J4ryq68Cn0vQz3L1r57pg3iM9mp59lsUB/nZLDB2RLFWeKfH+0X8S8KqrQBAQg0BAGW/TbENNdkkIh/NcFOpzkIIP7lgMMjCEAAAhCAAAQ2ISDBb8YmudkzJMKFvezCpQspozou2Ee4frZ7Jy5mex7Oz9d+oXb67RZjg9vH0K/PNQQgAAEIVJAAyzMrCJemIQCB2BBA/IvNVGAIBCAAAQhAAAIQgAAEIAABCFSTAB5a1aTdOH3xumqcuU7KSBH/kjJT2AkBCEAAAhCAAAQgAAEIQAACkRJApIkUJ42lCPC64qUQNwKIf3GbEeyBAAQgAAEIQAACEIAABCAAgYoTYM+/iiMuu4MFCxbYkCFDgnbOPvtsO+uss8pusxoNsJy8GpTpoxgCiH/F0KIsBCAAAQhAAAIQiBcBRSkmyEe85gRrIACBBBFIgofW+vXr7Y477rA777wzIHvBBRfYcccdtwnllStX2rXXXmtTp061zp0721VXXWU9e/bcpFyUGWvXrrX58+fbk08+aa+88oq9++67QfPf/OY37cADDwzs3GqrrUru0hfRkiTWJuF1VfKkUDGRBBD/EjltGA0BCEAAAhCoGQFFlz0j1fs7ZjaxZpbQsQhI/POj/UIFAhCAAASKIOCLS0VUq2rR1q1bW+/eva1Dhw62atUqe/nll+3QQw+1LbbYooUd77//vr322mtB3j777GO77LKLVXJ877zzjt100002e/bsFnbo5tVXX7XPP/88EAC33HLL4LkEMYmDKq+6w4cPt44dO25S18/w7de1f++Xi9t1UuyMGzfsqRwBxL/KsaVlCEAAAhCAQD0SkPjnxKaZiH/1OMWMCQIQgEBjEJBAkxQPre7du9uee+5pc+fOtb/85S/24YcfWrdu3VpM1Ouvv25///vfg7xevXpZ+/btKza+xYsX2xVXXGHqM1fyGa9YscLGjx9vf/rTn2zfffcNbMvH3xfR/LZy9RmHZ77dcbAHGyCA+MdrAAIQgAAEIAABCEAAAhCAAAQakkA+8SkuULR0Vt58Ev/kNffGG2/Y7rvvnjZvzZo1gSioDOV/7Wtfq5jw99lnn9lvfvObtPC322672fe//33r27evbb311oF33scff2yzZs0K7HOM3dkZrftwnnvmzv7zJIl/vt1uLJwhUEsCiH+1pE/fEIAABCAAgWQT6JXD/OlZnvXPkl9s+evNLFP/I8xsfoY+spVX0WLrFFv+riwekmd6S6h9k6Mq77fJNQQgAAEIZCCQJJHmG9/4hnXq1MmWLVtmCoTRr18/22yzzYJRffDBB+klv3vttZd16dIlENYkmKnsAw88YC+++GKQf+qppwZeg5dffrn97W9/s6OPPjpYgisWzz//fLAs98033wy8CHfddVfbf//97cQTT7Qddtgh6Et7/M2YMSO4/vKXv2w///nPTZ6JSs7jbbvttrNjjjkmyFO7d999d3rPQmXK+889P/LII+3xxx8Pyv7qV78KlgtPmDAh6M/f2zBJ4p/jEAyKfyAQAwKIfzGYBEyAAAQgAAEIJJTANjnsPjjHs0yPii3f28wOytBQNpuylVcTxdYptryWR2dKWkKdadxRlc/UJ3kQgAAEIOARSJL4t9NOOwUeffKo++tf/2pLly61L33pS8Fo3n777UDI083ee+9t7dq1MwUKeeaZZ+z6668P9grUs7feeisICnL66aenKThRTYLfuHHj0vm60DJiHXo2cuRI23bbbdMef3p+2GGHBZ6G+TgWKoZpHI8++mhgp4ROjcElZ6e7j/M5H484245t9UkA8a8+55VRQQACEIAABCpFIJNXXaX6ol0IQAACEIBAxQhITCpUlKqYEUU0rMAZ2vdP4p/2/ZOQJw8/RdyVd5+SlvvKG0/jkmh37733poU/15WChtxzzz1BPZen8hIMFYRDUXrluaek4BxXX311ENFX3nqHHHKIffrpp66a7bHHHsF1ORz9un/4wx/SIqaf7zrMlOeexemcFDvjxAxbKksA8a+yfGkdAhCAAAQgUG8ElpvZtmYmT7pcKdvy3mx1ii1/bhaPvWziZLbysqfYOsWWV0TeTEmRkpvXTbV8GlX5lq1yBwEIQAACmxBImoeWAnnsvPPOtmTJkkCQk5ef9tdbtGhRMLYePXoE3nkal5bnalmv0n777WdDhw41eQ9K/HvwwQdt0qRJwTMJVSr/la98JTiUqfuVK1cG4qKW/qp9eRoq3xe2WrVqFeQFDeX45wc/+IF973vfsyuvvNLmzZsX7F940UUXBXsETpkyJV2zbdu2dsMNNwSiotp20YtVwNmZLhzjC59RjM3EtAYigPjXQJPNUCEAAQhAAAIREZAAmEm08pvP99wvq+tiy2cT4MLtuvtiy6tesXWKLS+RL5vQ5+z2z8WW9+tyDQEINAgBCSZxSCE7muJgUyYbJGYlKWnfvZ49ewbin5b+Ll++PFgC7KLuShyUgKZxffLJJ+mhHXvsscESYYlSigL87//+74FXn7wHnagmUfCpp54KjoULF6brugvtNfj555+3EP9UX96GhSRfOHR9+nlqQ8uIv/rVrwZ9uDKu7fC9y4/jOWmvqzgyxKZoCSD+RcuT1iAAAQhAAAIQgAAEIAABCFSbwFrXoQI2kAojkCQxyY1o8803t29+85v29NNP28svvxx49mkJsJICfch7zwlPGp9Lbdq0SecrT2X8clrK++tf/9qee+45V8V22WWXYPmv9uFThF/tvydhUZ6HLj3xxBOmQCSK+Jsvuf5cOWeDb6ciFfvl/GdJmi/fbjdezhCoJYHWteycviEAAQhAAAIQgAAEIAABCECgbAL/61qYPn26SZAhFUbACVBJOmufPS3FVXr22WfTS36//vWvB8to3Vh878tp06bZP//5z0BY0/JdLftdvHij8/l7770XLMdVm4oGfP/995si7v6///f/rGtXxadqTmq7d+/e6f61HPjaa6+1uXPnBsuJ9XzdunWm6MMK3KF2nT06O1FMS5UzLSP2y7pr17cT/1x+3M/Obs4QiAMBPP/iMAvYAAEIQAACEIAABCAAAQhAoHQCivZwr5mdrCbOO++8wCus9ObKr+lEnlRL8ViLnGFYITszlIhf1o477hh42ymgh5bpKmkprzwCW7dunRbYJBIqf/Xq1UHUX0X+dUneewrqIRFODOTVp3JKm222WdCOlvhKXHzllVeCfJXTobqHHnqo3XnnnUG+IgFfeumlwbX/T7du3UzLkB1jd1YZeRP+5Cc/CYoffvjh6WquD5fh1wk/c2XiePbtjqN92NR4BPD8a7w5Z8QQgAAEIAABCEAAAhCAQP0RGGlm6zUsiTWK8krKTyDu3mOZ7FNUXnn5+Un77rkls66OxD/toRdO8hr8/ve/bx07dgweSajafvvtA6FOGXfccYcNGjTITjzxxMADUAKiksqpbXkUHnXUUfajH/0oEBeDh1n+cXVUT6JipuXBvlDml1edXM/cOON49u3OgoZsCFSVAJ5/VcVNZxCAAAQgAAEIQAACEIAABCpC4G0zu93Mhqj1kSNHBuKN9nojZSbghKbMT+OdK2FPxxtvvBEYKg+7LbbYosV+eRIJFWX3S1/6kmk5uMruv//+dtJJJ9natWvtww8/TA9SQuAZZ5wRiH0vvfSS6XWz7777BuLhfffdZ8pTckKbnh9xxBFB1N6ZM2cGS4adLfIMlNdf//79rXPnzmmbVEeiovYNVJ2PPvooGIPuXXLt+/fuOknzpXGQIBAnArF1v44TJGyBAAQgAAEIQAACEIAABCCQAAI7pqKIby5btWfbkCGBFlh10y+88EK76qqrXL+jzGycu6nx+TtmNls2KKDF+PHja2xO9bvXEt+HHnrIfve73wWdSwzU4e8RWH2r6qtHRWLW30Aq/dXMvupuOEOgFgQ2Suy16J0+IQABCEAAAhCAAAQgAAEIQCAqAv8wM6lZgeowevTowJtLEWJJmQnUs4fWmjVrgj0Bu3fvHkQBlifgv/71r2D/v4cffjgNRAE95FXHUtU0krIvYFk2QhqImADiX8RAaQ4CEIAABCAAAQhAAAIQgEANCVxhZkPNrOM//vGPwLPN80CqoVnx67oRBK8lS5bYxIkTs8I/4IADrGfPngh/WQmV9gDxrzRu1KocAcS/yrGlZQhAAAIQgAAEIAABCEAAAtUmsMLMrjQziYB2xRVX2NChQ9PBHaptTNz7q2fPP40tlwi11157Bct9O3TokN6XL+7zlRT76vl1lZQ5wM6WBBD/WvLgDgIQgAAEIAABCEAAAhCAQNIJXG9m55rZjitWrAgEwCuvlB5IChOoZ5FGATbk2ffZZ5/Za6+9Fiz53XLLLe0b3/iGffvb37Y+ffqYlhSSIYIAAB/hSURBVITXM4PwfFfrPpfoWi0b6AcCPgHEP58G1xCAAAQgAAEIQAACEIAABJJP4HMzG62YHxqKglqMGDHCdtxR8UBIjoAEmnoXvnr06GE6sqV6H3+2cVc6H66VJkz7xRJA/CuWGOUhAAEIQAACEIAABCAAAQjEn8DtqcAf3T7//HNT8A9F/yW1JIBI05IHd9EQwPMvGo60Eh0BxL/oWNISBCAAAQhAAAIQgAAEIACBuBBYb2YjzeweGXT77bebAn9069YtLvbFwg5EmlhMQ90Zweuq7qY08QNC/Ev8FDIACEAAAhCAAAQgAAEIQAACGQnca2YXm9me69evt5EjR9o99wRaYMbCjZiJ518jznrlx8zrqvKM6aE4Aoh/xfGiNAQgAAEIQAACEIAABCAAgSQRON/Mpsrge++91y6++GLbc889k2R/xWxthD3/KgaPhnMSwPMvJx4e1oAA4l8NoNMlBCAAAQhAAAIQgAAEIACBKhGYZmazzKyf+jv//PNt6tRAC6xS9/HtZtmyZfbf//3f8TUQyxJLQPtskiAQJwKIf3GaDWyBAAQgAAEIQAACEIAABCAQPYERZvZnNTtt2jSbNWuW9esXaIHR9xT/Frd0Jq5du9beeOMNd8sZApUi0KVSDdMuBAol0LrQgpSDAAQgAAEIQAACEIAABCAAgUQSmGdmDzvLR4yQFtiwqU3DjpyB14pAq1p1TL8QcATw/HMkOEMAAhCAAAQgAAEIQAACEKhfAheZ2TFm1nrevHn20EMP2fHHH1+/o80+shXuUefOnW348OHuljMEIiPw/vvv22233eba+8hdcIZArQgg/tWKPP1CAAIQgAAEIAABCEAAAhCoHoFFZnaXmf1QXSry77HHHmutWzfuYrDtt9/exowZU70ZoKeGISCB3RP/vmiYgTPQ2BJo3Hf62E4JhkEAAhCAAAQgAAEIQAACEKgIgVFmtk4tL1q0yO66S1ogCQIQgAAE6p0A4l+9zzDjgwAEIAABCEAAAhCAAAQg0EzgPTO70cEYNWqUrVsXaIEuizMEIAABCNQhAcS/OpxUhgQBCEAAAhCAAAQgAAEIQCALgcvMbKWevffee3bjjWktMEtxsiEAAQhAIOkEEP+SPoPYDwEIQAACEIAABCAAAQhAoHACH5vZVa74ZZddZitXBlqgy+IMAQhAAAJ1RgDxr84mlOFAAAIQgAAEIAABCEAAAhDIQ+BaM5MIaB9//LFddVVaC8xTjccQgAAEIJBEAoh/SZw1bIYABCAAAQhAAAIQgAAEIFA6Abn6XeqqX3vttYEI6O45QwACEIBAfRFA/Kuv+WQ0EIAABCAAAQhAAAIQgAAECiFwi7b9U0Et+x0zZkwhdSgDAQhAAAIJJID4l8BJw2QIQAACEIAABCAAAQhAAAJlElCY34tdGxMmTAgCgLh7zhCAAAQgUD8E2tbPUBgJBCAAAQhAAAIQgAAEIAABCBRBYLKZ/dzMeqxbt85+/vOf2913311E9dgV3cbMeuWx6hvuuTweZ86c6W4znnv16mXbbKNmSRAwmz9/vj3yyCN5Ubz//vt+me3MbLSf4V2rsfnePZcQgAAEIAABCEAAAhCAAAQgAAEIQCBSAkebWZOO1q1bNy1cuLApinTBBRcEbabaviRSi7M3dq4bS1TnO++8MwoctFEnBDp27Oi/rqO4fjv7y5knEIiOAJ5/0bGkJQhAAAIQgAAEIAABCEAAAkkj8Aczm2dm+2zYsMHOP/98e/TRR5M2Bmdv4KK3++67W9euXV1eSefFixfbO++8YzqTIOAIrFixIrgcPTqbI58rmf986aVBzJ3yXqj5u6EEBCAAAQhAAAIQgAAEIAABCEAAAhCwfr6n3J///Oey/bRq5PmnqCVNo0ePLtt+tRFVW4Uas2rVqqYhQ4YEh65J1Scwa9asYN51zpTc30mmZ8XmubZ4/ymbQHszm5A6dB1O+Z6Hy1fqvkdqifepleogV7sE/MhFh2cQgAAEIAABCEAAAhCAAATqn8AsM3vcDXPEiBHusi7Pa9assZdeeqkux8ag4kHg5ZdftiVLlsTDmPha4cQwf/l035C5ncxsqpnVRDAL2ZLoW8S/RE8fxkMAAhCAAAQgAAEIQAACEIiEwEWulVmzZtnjj6e1QJddN+eHHnrI+vTpY7/97W/rZkwMJBoCffv2taamJtO5nHT22Wdb//797bPPPiunmXquq31AF5rZcDNr5R2HmJkPv7OZdSkTxGozG5o6dF2rtMjMepvZlFoYgPhXC+r0CQEIQAACEIAABCAAAQhAIF4EXjGztBp20UVpLTAKKzc3s22rcBS1p/3pp59ut912WxTjow0IbELgzTfftL333hsPwE3ImIQ/CXwS9maHHo/LkBcqwm0pBBD/SqFGHQhAAAIQgAAEIAABCEAAAvVH4Bdmtl7DeuWVV2zKlMgcVH5uZh9X4TiomClZv369yUNrwgRtF1Z+Eq9WrVqlD5/f6tWrbejQocExf/586927d7rcuHHSO1qmRYsW5S3TsgZ3IrBs2TIbOHBgmq2ulec/0zxoPlxy8zZ79mzToTnUOYokAfCEE05IggAoQU7La7XM1k8S6eabmZboKuneX6Z7dmi/PbdM15UJt6l2TjAzveibJybVcIaT8w7sZWaTU/2el7LH9at+Ts5Q18/Ktuef2nd26qw3gkx7Bvpthev4Xop65rNSPbe0Wc/cdU2WMBf1y4g/Yq4hAAEIQAACEIAABCAAAQhAoK4IvG1mt5rZMI3qkksusVNOOcXatGmTyEFqyeX48ePtX//6Vwv7X3/99Rb3P/7xj61Dhw42ePBga926NP8YJxZpyaiS7vv16xdEHfaXkN56q/CaPf/889a+fft0ue7du9ugQYOCZ7nKnHpqTXSDwK64/yNB7+abbw5E606dOgUCn/avvPjii+26664z5ek1rXk58MADTSwlsl599dU2efLkYKmvm8dCx/rYY4/ZU089tUlxRYp2ae7cuXbcccfZ9OnTbcstt3TZ/jmIUu1nVOh6eY52nzGzsWbWM+R5p2W4c8zs3dS+exLhFCDIqaMStYak3jfk4av3Dr1IJexJSLvOzC43M20kKsV1HzP7MLXkN4c5wSMJhPeZ2b1mdnVquawEtMGp/mSHlvOqn/3zNeY9d3Ypq0PKLpf3kGe/VyW41LjEyan1ur8pJT5qSe/NKXFUY3Ubp+osfteY2W7hBrmHAAQgAAEIQAACEIAABCAAAQjUgsCOqS/DgUfMjTfeWGwQ06B8KNrvGjPT5meVPmbKk8dF+500aZLv1ZPzum3btk233357eqzlRvt1kXvHjh0btOnuBwwY0LR06dJ0P7qYPHlyk/L//ve/B5F+c5UJ123REDebEFDU3l69ejUtXLgw/Uxz4hjrWhGWXXTlYqP97rHHHjlfV75nWY8ePZo++uijtB3+sypdH5zjDcV57EnMc8nlSeRy1/5zlXP52bzmwp6Dqp+trOvXP4e95dy9b4eEO7WZrd3wc40n7KGnPl3bel5IcmP3yzvPSJ3DYy+2/UJsKLhMaT9rFNw8BSEAAQhAAAIQgAAEIAABCEAgQQT+YWb/f3v3AmNVtd9x/DfmEhXrmzByjTCYGlBpEV9AEWKhXDDemoK1CZFRNLYSIRrUGpMCAkJSn3jjtVQlkQhoKlLBpIq8ystolZgBNaJWwcdF5hZ1JuYiKo/mt2evYc/hnDNnzpznzHclx/1ae+21P+cwif+stf6Phf56SurBgwfDYb7b+ZJOLcHnv5MdPHToUPIw677r3nbbbVq6dGnWerlc9DTTCRMmyCP4nPE1OcW0rq4uGmWYbMfn9u3b1zo9NVud/fv3J29lP4uAp/N6lN+OHTuUdLvjjmhgqx566CE5uY1HB3oUZj7FU8dzLR5leM0112jv3r253lLKeh6p59F8Dlg5qOXiUYAunrrr/XHxyLf4dLQ5IGlP8kRi30ExZxL3tF2v71fI8nmejXl04sjEaMZkMx7d6FF65ydPZth3IG9DbJKsb8PZkqbHH49Y9KjAsheCf2X/CugAAggggAACCCCAAAIIIFBRAv4f1mb3qLGxUY891hoLrKhOFqMza9euzavZsG6c14vzdNLFixfr9ts9GzK34gBVWJsu0x2pQaxM9brr+dT1/uzg4F5q8fTf+vr6aLqvk74MGOA4TmnKZ599pq+//jr1YX+SVIpPe5FKT2l1Zt0QqPOUXwezwtp8OyRliz6fFQcKw2hIv6en5qaWuni6ber5Uh7/IR7hnO6Z52ZY+8+jDcO7eTrvbyW9kaYBT1W+MP4b+p9prpflFMG/srDzUAQQQAABBBBAAAEEEECgYgUc+PNovah4TbTm5igWGE51ye2YMWP0zDPPdPjdkuvGec2/NWvWROvLdaShwYMHt3uP6/TqFeIyHWm9e9T1en8uHuXn7yHT+ogOEoYRnv5t+/srRenRo4c2bNigK6+8MvVxXgiwFJ+tqQ9OOX4vHvnmdfk8+s+jAB0QDKW9EXxOwuHiH2lNvEZffKp14/Y8gjCMKmy9UOKdTAE+dyNdYNAWXhPRwUy/m9caPJY1pm3n/yEe7ejof8tCnm2vl+WIhB9lYeehCCCAAAIIIIAAAggggEBFC/xekjNr1jrwN3/+/GikVEX3OKVzgwYN0rhxjjO0Ld9884127tzZ5uTYsWP18ssv5zX908Emj8rzdN1QDhw4oD179rQ552s+52vJaaYbN27UsGHDdN5550W3Z6vTty85A4Jxcuup1Z5inTpl2papxUFC1/P3FpKBOCFI8jtJvSfT8aRJk6LM2KnXt2zZou+//771dO/evbVq1SoNGTKk9VwF7jiY5QChp8X+MZ7O64Cgi0f8eeSff+Qh2YfP+wfpZBvvSvp1fI+nAody7B9Fyxm356w39ZK8nymAFu4v9NZrGPgd/znuezLyG95lWpqH+j1SRz46yOmRksniIKGzGTu46SCqn7O9Uqb+JjvKPgIIIIAAAggggAACCCCAAAIWuC1MczvppJOO7tu3rzVZQXs7KQk/kovzF1N2jvsbEn5k6uOLL74Ypu5F2/Hjxx9XtSMJP5yEwwkkUpN7uC8hmURI+OFzoZ4f6mQfPudEE7nUOa6jnGgVsGUyuUdI3hF8XTGc8zZ57HuTx+F6dDLxH7flT3tl6NChrb+xs8466+jatWuPuyW0Vcx/EHm07TnQnsrqTzKRhZsK014d4HIJiTT8rk62MSUlkYbrBYdwj+8LiTK8lmBYX7ClxZZnpKsb/oakS5oR+hESfrhuMqFH6vXw/FA/+S7hXGobqc8Nbfj9Qt/CudTj0GZqG+GdS7Jl2m9JmHkIAggggAACCCCAAAIIIFB1As9J2u1eO+nHzJkzq+4F2uvw6NGjtXr16vaqZb3uNeRmzZql2bNny2v+9ezZU9dff33aNf+8DmBtbW1Uz3UnT54crUs3YsSxeEcudbJ2qJtenDhxYjSCcuDAgZGvp/Ym13D09N5p06Zp3rx5Ct7e+riY03/9+/LI0iopTnrhf/PO+u0Ra8nyYJzMwgspOuj1Vhz080g+F/9DcsKMXfF1j+77TXwtufEaguMlObuORxSGAKG3nhacHFnoun6up9z6+t8mG8pz321OiO/1KEW3662n+2aazusRgl4LdVlc38k+3K+w5p8DjAviNlvmn7esleg6FTX9N08zbkMAAQQQQAABBBBAAAEEEOjCAn8f/uf8hBNOOLpr167jRjClO1ENI//GjBlztKmpKV33o9GDfu/2RhGmvTnNyTCqL4wETFOFU1UgEP4ttNdVj/w744wzopGGmeqGtqr8b0cYVRdGu1X563Td7jPyr+t+t7wZAggggAACCCCAAAIIINBZgZfDCKAjR45Ea6R1tsFy3z98+HBNnTpV69ev1+mnn17u7vD8LijgEZ3Lli1rHWHYBV8xvFJYJy+ZGCRcY1tBAgT/KujLoCsIIIAAAggggAACCCCAQAUKzAh9WrlypbZvT50NGK5Wx7Zfv35atGhRdXSWXlalwPTp03XttddWZd+zdNqj+47NT29Zr+938VTfkBgky+1cKqcA2X7Lqc+zEUAAAQQQQAABBBBAAIHKF/AaX+sl/Y27OmPGDG3d6oSZlVk2b96suXPndqpzboOCQCaBzv6+MrVb4ecflbRQkv8ehDI7XvsuHLNFAAEEEEAAAQQQQAABBBBAAIEqFfiLxBplR9etW5dpKbPofDnX/Ev2s7P7CxcuzPqeXOxeAp39PaW5f0+V/j2g21UmwMi/KvvC6C4CCCCAAAIIIIAAAgggUAaB9yV5/T8nANHdd9+tnTt3lqEbWR/5RNarLRfPk3Srd3v16hVlf812z5QpU7Jd5lo3E3jllVfU0NDQ7lvv3btXzz77bKj3naQnw0HKdlPKMYcIIIAAAggggAACCCCAAAIIIIBA2QT6SzoURi+tWLEi47CvMo38ywXmr0L/L7zwwoz95wICnRF49913j4bfmaRPc/lhUgeBYgqQ8KOYurSNAAIIIIAAAggggAACCHQdgd2Snguvc9999+nw4cPhkC0CCCCAQIUKEPyr0C+GbiGAAAIIIIAAAggggAACFSgwU9JB92v37t167rnWWGAFdpUuIYAAAghYgOAfvwMEEEAAAQQQQAABBBBAAIFcBRol/T5Unjlzpg4ejGKB4RRbBBBAAIEKEyD4V2FfCN1BAAEEEEAAAQQQQAABBCpcYL6kZvexsbFRTz6ZKZdBhb8F3UMAAQS6iQDBv27yRfOaCCCAAAIIIIAAAggggECBBBz4ezi0tWDBAjU3R7HAcIotAggggEAFCfyqgvpCVxBAAAEEEEAAAQQQQAABBKpD4HFJd0qqdeDv4YcfloOAFAS6ssCmTZs0YcIENTU1deQ1/zzO/JvuHjf015Ia0l0swrmrs/Qln8dtzucm7im9AMG/0pvzRAQQQAABBBBAAAEEEECg2gW80N88SU/5RR5//HHdeeedqq2trfb3ov8IZBRw8K+Dgb+MbcUXzpD0dyUK/k1JZutur2M5Xr9F0pIc61KtjAIE/8qIz6MRQAABBBBAAAEEEEAAgSoWeFrSvZL6O+nHvHnz9NRTUSywil+JriPQvsADDzygOXPmtF8xSw3fP3fu3Cw1Cn6pzi3269dPdXXRbt4P2LNnj7744gvf37mG8u4BN3ZUgOBfR8WojwACCCCAAAIIIIAAAgggYIHDkmZKWu6Dp59+Wvfee6/69++PDgIIVKjAlClTqjFwWaGa1dMtEn5Uz3dFTxFAAAEEEEAAAQQQQACBShN4QdL77tThw4c1c6ZjgRQEurfAhx9+qLFjx+qrr76qOohDhw7JI/uOHDlSdX2nw5kFCP5ltuEKAggggAACCCCAAAIIIIBA+wL3hyovvPCC3n8/igWGU2wR6HYC/jewfv16DRgwQPv27auq99+yZYsuvvhiLVu2rKr6TWezCxD8y+7DVQQQQAABBBBAAAEEEEAAgewCr0naFqrcf39rLDCcYotAwQR+/PFHTZ06Nfp4P1mWL1+u8ePH69tvv41OP/jgg6qpqYk+l1xyiVavXi1vXc/l448/jo5DHbeb2may/Y7uu61Ro0bpk08+6eitZav/888/68CBA7r55pu1ZAm5PMr2RRT4wQT/CgxKcwgggAACCCCAAAIIIIBANxRw4o+ovPbaa3rzzTfDobdHkwfsI9AZgZNPPlkjR47U22+/rS+//LK1KQfatm7dqhEjRqhnz55RcNC/w/379+vo0aPasGGDFi1apB07dkT3OED40ksv6a233oquu56nuz766KOtbba346nuH3zwgRoaGtp83E4on376qSZOnBi1Hc5Vy/aWW27R888/39nuzpK0RtLZKQ2NiLMcD4jP+9h/K8LnnyT9e/w5Ob7f7YTr6dpMeQSHQYCEH0GCLQIIIIAAAggggAACCCCAQL4C/yPpVUnXuYGU4F9Nvo1yHwLpBC6//PLo9Pbt26OptT5wINABQWecfu+996IENNu2bdPZZ7fEnLydNWuW3njjjejecBza93F9fb2WLl0ajRwM94Xr6bavvvpqFNhLdy15zmsAXnbZZVGgsE+fPslL3v+1pJYXSr1S2ONeyeZ++uknLV68WD/88EPydDQaMnni1ltvlQOuN9xwQ/J0R/Y3SponaaD/NCRuHC3pbX91km6U5HnGVyXqOGh4u3MJSTpJ0h1xPQ/rdDBwoaQFkmZIajsENPEQdlsECP7xS0AAAQQQQAABBBBAAAEEECiEwH2SfiuJGWaF0KSNjAJ9+/bVsGHDopF+HlXn4JQDgT536aWXRqP3xo0bp4EDHW86Vnr16qXBgwcfO5HY8xTh2bNnR9c9CjCX4F9zc3Oihey73333XdS3TZs2tQYs4zv+UZI/xS5fJx+wZs0aTZ8+PXkq7b5HN06aNCmaDn3TTTelrdPOyV2SHHF1sC8E/xyR9Ui/pZJ6SqqXNDtx3U3+W1zH+wclPZh4joN9vvcpSX09gztxjd00AvxRToPCKQQQQAABBBBAAAEEEEAAgQ4L+H/AyRLQYTZu6KhAmPrr6bVeny5M+fV0YF9zqauri6b/Zmo7db2/0aNHFz3JhZN/3HPPPZm6VNLzv/zyS87PcwDQawB6VGQexSP1HPRzsC9M/Q1RWU/d9f44SR4hmCwHJB2bP5280jJS0OuMOpLbZkRj22ocBQGCf0GCLQIIIIAAAggggAACCCCAQGcF/kVS7lGFzj6N+7utgBN7uOzatSua8rt7926F6cA+HwKD6YCc1GLhwoXRSEEHD70moNcKLHY57bTT0gX/GiV5IcJif77r7Pt5SnWexYG9cxKBujAKsCUzS8u778/S9lnxuoFhvT9X9RRhSo4CTPvNEYpqCCCAAAIIIIAAAggggAAC7Qp4auEiSXe2W5MKCHRCwNNyHbDbuHGjzj//fF111VWt02l9vHLlyijZR3L6rqcGO+GH17tzcND3h5GC7srnn3/eoR6deOKJOdd3EhJP+R0yZEjqPU5qMSf1ZBGO/Yy/zLddZ0lesWJFvre/F6/v57UNHeRzpDU5jTeM4Ms0fdfJP1w8yi8EDIsfrY0f2hU2BP+6wrfIOyCAAAIIIIAAAggggAAClSMwX9Ktkv4s7pJH61AQKLiAp+pOmzZNtbW10Xp94QEeFegpqnfddZeWL18erd/nab6PPPJIVOXUU0+NAn9OTOOsvw4Qul5Y8y+00972uuuui7IFp9Zbt25dm/64f84snCbwl3pryY779eunoUOHHve8pqam45J+uN+vv/565HzcDbmd8Bp9WyWNlPTHeDqvA4IuDgZ61GNdypp/XstvmKR346QongLsqcChuD4lRwGm/eYIRTUEEEAAAQQQQAABBBBAAIGcBP5P0r8man6U2GcXgYIJOKHHOeeco5qamjbJPUIwzw9ykg9f9zTfJUuWtCb8uOMOJ489dt2j/pYt69iSlaeccko0ddiJRpKfCy64oPUdzzzzzKjdUaNGtZ6rhJ0rrrgiyo7sDMnJzxNPPNGme06g4uzJDmB2smyX1F/SvXEgMGTo9Wi/lfF6oWE0nxdudBZfjwg8HAcFHQh0QNDF9Tr2ZcU3dtcNI/+66zfPeyOAAAIIIIAAAggggAACxRNYIOl/49F//1W8x9BydxZwkM9Za9OVdNc8+s/FyUDSXfe1G2+8MV1zeZ3r0aOHNmzYUFEj/jryIg4QesRfgcqXknbHo/kcCEyWMAXYSTxcPBJwSrzvzer4PmcOdnla0m8krY2P2bQjQPCvHSAuI4AAAggggAACCCCAAAII5CXwH3ndxU0IFEnAa/55pKBHDBaznHvuuerdu7dWrVpVtYG/QYMGafXq1VGQtEBWHuk3NUtbDgCGIKCrtaRtlv4g6fv43tT7a7K0x6WEANN+ExjsIoAAAggggAACCCCAAAIIIIBAdQt4Hb+pU6dG6/mFN/H6fpMnT1Z9fX0hA1qh+TbbkSNHqrGxUcOHD29zvhoOLrroIo0ZM0bvvPOO+vTpU84uhzX/nCmY0kkBRv51EpDbEUAAAQQQQAABBBBAAAEEEECgcgQ8pXfGjBlREMvZfUPZtm1blOgjHLM9XqBv375av3798ReKe2aWJAf53owfc7ak38UZgkNikOL2oIu3TvCvi3/BvB4CCCCAAAIIIIAAAggggAAC3U1gwIABamhoKMprz507V/5UY9m8eXOn++42ClwelbRQUljzz83PTpkGXOBHdq/mCP51r++bt0UAAQQQQAABBBBAAAEEEEAAgTwErr76ajkbbnNzcx53p73lC0mr0l4p/MkmN7lp06boU/jmO9ViWA8wdU2/TjXKzccECP4ds2APAQQQQAABBBBAAAEEEEAAAQQQSCvg4F9TUxRDS3s9nHRiEWfKjYuzXl8QDsq4dZDxjAI/f0mB26O5IgkQ/CsSLM0igAACCCCAAAIIIIAAAggggAACFSKwR9KcCukL3SixANl+SwzO4xBAAAEEEEAAAQQQQAABBBBAAAEEECiVAMG/UknzHAQQQAABBBBAAAEEEEAAAQQQQAABBEosQPCvxOA8DgEEEEAAAQQQQAABBBBAAAEEEEAAgVIJEPwrlTTPQQABBBBAAAEEEEAAAQQQQAABBBBAoMQCBP9KDM7jEEAAAQQQQAABBBBAAAEEEEAAAQQQKJUAwb9SSfMcBBBAAAEEEEAAAQQQQAABBBBAAAEESizwqxI/j8chgAACCCCAAAIIIIAAAgggUHaBjz76SDU1NWXvBx1AAAEEii3AyL9iC9M+AggggAACCCCAAAIIIIBApQgcqJSO0I9uI/CnbvOmvGjFChD8q9ivho4hgAACCCCAAAIIIIAAAggUWKBB0vYCt0lzCGQScOBvWaaLnEegVAL/D+AZR+WP/jrCAAAAAElFTkSuQmCC"
    }
   },
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This will generate a complete SOC of **Pinsec.v** under current dir, you can also use `showRtl(new Pinsec(500 MHz)` show them on the current page.\n",
    "\n",
    "Which contains a riscv processor, a set of Axi cross bars, and MEM, JTAG, APB bridge, timer, GPIO and other peripherals.\n",
    "![image.png](attachment:image.png)\n",
    "\n",
    "You may have some questions. What does it generate in such a simple way?  \n",
    "Can I customize the parameter specifications by myself? There is no problem at all.\n",
    "\n",
    "Please execute the following code snippets in order to customize the SOC"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### First Config Cpu\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.amba3.apb._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.amba4.axi._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.com.jtag.Jtag\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.com.uart.{Uart, UartCtrlGenerics, UartCtrlMemoryMappedConfig, Apb3UartCtrl}\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.cpu.riscv.impl.Utils.BR\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.cpu.riscv.impl.build.RiscvAxi4\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.cpu.riscv.impl.extension.{BarrelShifterFullExtension, DivExtension, MulExtension}\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.cpu.riscv.impl._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.graphic.RgbConfig\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.graphic.vga.{Vga, Axi4VgaCtrlGenerics, Axi4VgaCtrl}\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.io.TriStateArray\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.memory.sdram._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.system.debugger.{JtagAxi4SharedDebugger, SystemDebuggerConfig}\n",
       "\n",
       "\u001b[39m\n",
       "\u001b[36mmyCpuConfig\u001b[39m: \u001b[32mRiscvCoreConfig\u001b[39m = \u001b[33mRiscvCoreConfig\u001b[39m(\n",
       "  \u001b[32m32\u001b[39m,\n",
       "  \u001b[32m32\u001b[39m,\n",
       "  0,\n",
       "  true,\n",
       "  true,\n",
       "  true,\n",
       "  true,\n",
       "  false,\n",
       "  spinal.lib.cpu.riscv.impl.dynamic$@4d0abae6,\n",
       "  spinal.lib.cpu.riscv.impl.sync$@64be7c47,\n",
       "  true,\n",
       "  \u001b[32m7\u001b[39m,\n",
       "  \u001b[32m2\u001b[39m,\n",
       "  \u001b[32m0\u001b[39m,\n",
       "  \u001b[32m1\u001b[39m\n",
       ")\n",
       "\u001b[36mres5_14\u001b[39m: \u001b[32mMulExtension\u001b[39m = spinal.lib.cpu.riscv.impl.extension.MulExtension@22796dba\n",
       "\u001b[36mres5_15\u001b[39m: \u001b[32mDivExtension\u001b[39m = spinal.lib.cpu.riscv.impl.extension.DivExtension@10b979fd\n",
       "\u001b[36mres5_16\u001b[39m: \u001b[32mBarrelShifterFullExtension\u001b[39m = spinal.lib.cpu.riscv.impl.extension.BarrelShifterFullExtension@5d349766"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import spinal.lib.bus.amba3.apb._\n",
    "import spinal.lib.bus.amba4.axi._\n",
    "import spinal.lib.com.jtag.Jtag\n",
    "import spinal.lib.com.uart.{Uart, UartCtrlGenerics, UartCtrlMemoryMappedConfig, Apb3UartCtrl}\n",
    "import spinal.lib.cpu.riscv.impl.Utils.BR\n",
    "import spinal.lib.cpu.riscv.impl.build.RiscvAxi4\n",
    "import spinal.lib.cpu.riscv.impl.extension.{BarrelShifterFullExtension, DivExtension, MulExtension}\n",
    "import spinal.lib.cpu.riscv.impl._\n",
    "import spinal.lib.graphic.RgbConfig\n",
    "import spinal.lib.graphic.vga.{Vga, Axi4VgaCtrlGenerics, Axi4VgaCtrl}\n",
    "import spinal.lib.io.TriStateArray\n",
    "import spinal.lib.memory.sdram._\n",
    "import spinal.lib.system.debugger.{JtagAxi4SharedDebugger, SystemDebuggerConfig}\n",
    "\n",
    "val myCpuConfig = RiscvCoreConfig(\n",
    "        pcWidth = 32,\n",
    "        addrWidth = 32,\n",
    "        startAddress = 0x00000000,\n",
    "        regFileReadyKind = sync,\n",
    "        branchPrediction = dynamic,\n",
    "        bypassExecute0 = true,\n",
    "        bypassExecute1 = true,\n",
    "        bypassWriteBack = true,\n",
    "        bypassWriteBackBuffer = true,\n",
    "        collapseBubble = false,\n",
    "        fastFetchCmdPcCalculation = true,\n",
    "        dynamicBranchPredictorCacheSizeLog2 = 7\n",
    "      )\n",
    "\n",
    "myCpuConfig.add(new MulExtension)\n",
    "myCpuConfig.add(new DivExtension)\n",
    "myCpuConfig.add(new BarrelShifterFullExtension)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Extension your CPU\n",
    "```scala\n",
    "myCpuConfig.add(new MulExtension)\n",
    "myCpuConfig.add(new DivExtension)\n",
    "myCpuConfig.add(new BarrelShifterFullExtension)\n",
    "```\n",
    "\n",
    "If you've developed floating-core or vector processing extensions with Spinal, you can also extension it this way\n",
    "\n",
    "```scala\n",
    "myCpuConfig.add(new myFloatExtension)\n",
    "myCpuConfig.add(new myVectorExtension) \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Config your iCache"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mmyiCacheConfig\u001b[39m: \u001b[32mInstructionCacheConfig\u001b[39m = \u001b[33mInstructionCacheConfig\u001b[39m(\n",
       "  \u001b[32m4096\u001b[39m,\n",
       "  \u001b[32m32\u001b[39m,\n",
       "  \u001b[32m1\u001b[39m,\n",
       "  true,\n",
       "  \u001b[32m32\u001b[39m,\n",
       "  \u001b[32m32\u001b[39m,\n",
       "  \u001b[32m32\u001b[39m\n",
       ")"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val myiCacheConfig = InstructionCacheConfig(\n",
    "        cacheSize    = 4096,\n",
    "        bytePerLine  = 32,\n",
    "        wayCount     = 1,  //Can only be one for the moment\n",
    "        wrappedMemAccess = true,\n",
    "        addressWidth = 32,\n",
    "        cpuDataWidth = 32,\n",
    "        memDataWidth = 32\n",
    "      )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "###  ReConfig your Soc\n",
    "\n",
    "Put the new riscvCpu，iCache config into Soc config，We can get a completely new **Configed Soc System**"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 3641.0MiB\n",
      "[Runtime] Current date : 2022.03.05 23:04:26\n",
      "[Progress] at 2.267 : Elaborate components\n",
      "[Progress] at 2.306 : Checks and transforms\n",
      "[Progress] at 2.409 : Generate Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Done] at 2.547\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Pinsec\n",
      "// Git hash  : 8a536d7b1933b1a3ccf364b999143621698e45a2\n",
      "// Date      : 05/03/2022, 23:04:26\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Pinsec (\n",
      "  input               io_asyncReset,\n",
      "  input               io_axiClk,\n",
      "  input               io_vgaClk,\n",
      "  input               io_jtag_tms,\n",
      "  input               io_jtag_tdi,\n",
      "  output              io_jtag_tdo,\n",
      "  input               io_jtag_tck,\n",
      "  output     [12:0]   io_sdram_ADDR,\n",
      "  output     [1:0]    io_sdram_BA,\n",
      "  input      [15:0]   io_sdram_DQ_read,\n",
      "  output     [15:0]   io_sdram_DQ_write,\n",
      "  output     [15:0]   io_sdram_DQ_writeEnable,\n",
      "  output     [1:0]    io_sdram_DQM,\n",
      "  output              io_sdram_CASn,\n",
      "  output              io_sdram_CKE,\n",
      "  output              io_sdram_CSn,\n",
      "  output              io_sdram_RASn,\n",
      "  output              io_sdram_WEn,\n",
      "  input      [31:0]   io_gpioA_read,\n",
      "  output     [31:0]   io_gpioA_write,\n",
      "  output     [31:0]   io_gpioA_writeEnable,\n",
      "  input      [31:0]   io_gpioB_read,\n",
      "  output     [31:0]   io_gpioB_write,\n",
      "  output     [31:0]   io_gpioB_writeEnable,\n",
      "  output              io_uart_txd,\n",
      "  input               io_uart_rxd,\n",
      "  output              io_vga_vSync,\n",
      "  output              io_vga_hSync,\n",
      "  output              io_vga_colorEn,\n",
      "  output     [4:0]    io_vga_color_r,\n",
      "  output     [5:0]    io_vga_color_g,\n",
      "  output     [4:0]    io_vga_color_b,\n",
      "  input               io_timerExternal_clear,\n",
      "  input               io_timerExternal_tick\n",
      ");\n",
      "\n",
      "  reg        [3:0]    axi_core_io_interrupt;\n",
      "  wire       [11:0]   axi_core_io_debugBus_PADDR;\n",
      "  wire       [3:0]    axi_gpioACtrl_io_apb_PADDR;\n",
      "  wire       [3:0]    axi_gpioBCtrl_io_apb_PADDR;\n",
      "  wire       [7:0]    axi_timerCtrl_io_apb_PADDR;\n",
      "  wire       [4:0]    axi_uartCtrl_io_apb_PADDR;\n",
      "  wire       [7:0]    axi_vgaCtrl_io_apb_PADDR;\n",
      "  wire       [11:0]   axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_addr;\n",
      "  wire       [11:0]   axi_ram_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr;\n",
      "  wire       [11:0]   axi_ram_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr;\n",
      "  wire       [25:0]   axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_ar_payload_addr;\n",
      "  wire       [25:0]   axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_ar_payload_addr;\n",
      "  wire       [25:0]   axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr;\n",
      "  wire       [25:0]   axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_w_ready;\n",
      "  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr;\n",
      "  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_w_ready;\n",
      "  wire                io_asyncReset_buffercc_io_dataOut;\n",
      "  wire                resetCtrl_axiResetUnbuffered_buffercc_io_dataOut;\n",
      "  wire                axi_core_io_i_ar_valid;\n",
      "  wire       [31:0]   axi_core_io_i_ar_payload_addr;\n",
      "  wire       [7:0]    axi_core_io_i_ar_payload_len;\n",
      "  wire       [1:0]    axi_core_io_i_ar_payload_burst;\n",
      "  wire                axi_core_io_i_r_ready;\n",
      "  wire                axi_core_io_d_arw_valid;\n",
      "  wire       [31:0]   axi_core_io_d_arw_payload_addr;\n",
      "  wire       [2:0]    axi_core_io_d_arw_payload_size;\n",
      "  wire                axi_core_io_d_arw_payload_write;\n",
      "  wire                axi_core_io_d_w_valid;\n",
      "  wire       [31:0]   axi_core_io_d_w_payload_data;\n",
      "  wire       [3:0]    axi_core_io_d_w_payload_strb;\n",
      "  wire                axi_core_io_d_w_payload_last;\n",
      "  wire                axi_core_io_d_b_ready;\n",
      "  wire                axi_core_io_d_r_ready;\n",
      "  wire                axi_core_io_debugResetOut;\n",
      "  wire                axi_core_io_debugBus_PREADY;\n",
      "  wire       [31:0]   axi_core_io_debugBus_PRDATA;\n",
      "  wire                axi_ram_io_axi_arw_ready;\n",
      "  wire                axi_ram_io_axi_w_ready;\n",
      "  wire                axi_ram_io_axi_b_valid;\n",
      "  wire       [3:0]    axi_ram_io_axi_b_payload_id;\n",
      "  wire                axi_ram_io_axi_r_valid;\n",
      "  wire       [31:0]   axi_ram_io_axi_r_payload_data;\n",
      "  wire       [3:0]    axi_ram_io_axi_r_payload_id;\n",
      "  wire                axi_ram_io_axi_r_payload_last;\n",
      "  wire                axi_sdramCtrl_io_axi_arw_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_w_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_b_valid;\n",
      "  wire       [3:0]    axi_sdramCtrl_io_axi_b_payload_id;\n",
      "  wire                axi_sdramCtrl_io_axi_r_valid;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_r_payload_data;\n",
      "  wire       [3:0]    axi_sdramCtrl_io_axi_r_payload_id;\n",
      "  wire                axi_sdramCtrl_io_axi_r_payload_last;\n",
      "  wire       [12:0]   axi_sdramCtrl_io_sdram_ADDR;\n",
      "  wire       [1:0]    axi_sdramCtrl_io_sdram_BA;\n",
      "  wire                axi_sdramCtrl_io_sdram_CASn;\n",
      "  wire                axi_sdramCtrl_io_sdram_CKE;\n",
      "  wire                axi_sdramCtrl_io_sdram_CSn;\n",
      "  wire       [1:0]    axi_sdramCtrl_io_sdram_DQM;\n",
      "  wire                axi_sdramCtrl_io_sdram_RASn;\n",
      "  wire                axi_sdramCtrl_io_sdram_WEn;\n",
      "  wire       [15:0]   axi_sdramCtrl_io_sdram_DQ_write;\n",
      "  wire       [15:0]   axi_sdramCtrl_io_sdram_DQ_writeEnable;\n",
      "  wire                axi_jtagCtrl_io_jtag_tdo;\n",
      "  wire                axi_jtagCtrl_io_axi_arw_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_arw_payload_addr;\n",
      "  wire       [2:0]    axi_jtagCtrl_io_axi_arw_payload_size;\n",
      "  wire                axi_jtagCtrl_io_axi_arw_payload_write;\n",
      "  wire                axi_jtagCtrl_io_axi_w_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_w_payload_data;\n",
      "  wire       [3:0]    axi_jtagCtrl_io_axi_w_payload_strb;\n",
      "  wire                axi_jtagCtrl_io_axi_w_payload_last;\n",
      "  wire                axi_jtagCtrl_io_axi_b_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_r_ready;\n",
      "  wire                axi_apbBridge_io_axi_arw_ready;\n",
      "  wire                axi_apbBridge_io_axi_w_ready;\n",
      "  wire                axi_apbBridge_io_axi_b_valid;\n",
      "  wire       [3:0]    axi_apbBridge_io_axi_b_payload_id;\n",
      "  wire                axi_apbBridge_io_axi_r_valid;\n",
      "  wire       [31:0]   axi_apbBridge_io_axi_r_payload_data;\n",
      "  wire       [3:0]    axi_apbBridge_io_axi_r_payload_id;\n",
      "  wire                axi_apbBridge_io_axi_r_payload_last;\n",
      "  wire       [19:0]   axi_apbBridge_io_apb_PADDR;\n",
      "  wire       [0:0]    axi_apbBridge_io_apb_PSEL;\n",
      "  wire                axi_apbBridge_io_apb_PENABLE;\n",
      "  wire                axi_apbBridge_io_apb_PWRITE;\n",
      "  wire       [31:0]   axi_apbBridge_io_apb_PWDATA;\n",
      "  wire                axi_gpioACtrl_io_apb_PREADY;\n",
      "  wire       [31:0]   axi_gpioACtrl_io_apb_PRDATA;\n",
      "  wire       [31:0]   axi_gpioACtrl_io_gpio_write;\n",
      "  wire       [31:0]   axi_gpioACtrl_io_gpio_writeEnable;\n",
      "  wire       [31:0]   axi_gpioACtrl_io_value;\n",
      "  wire                axi_gpioBCtrl_io_apb_PREADY;\n",
      "  wire       [31:0]   axi_gpioBCtrl_io_apb_PRDATA;\n",
      "  wire       [31:0]   axi_gpioBCtrl_io_gpio_write;\n",
      "  wire       [31:0]   axi_gpioBCtrl_io_gpio_writeEnable;\n",
      "  wire       [31:0]   axi_gpioBCtrl_io_value;\n",
      "  wire                axi_timerCtrl_io_apb_PREADY;\n",
      "  wire       [31:0]   axi_timerCtrl_io_apb_PRDATA;\n",
      "  wire                axi_timerCtrl_io_interrupt;\n",
      "  wire                axi_uartCtrl_io_apb_PREADY;\n",
      "  wire       [31:0]   axi_uartCtrl_io_apb_PRDATA;\n",
      "  wire                axi_uartCtrl_io_uart_txd;\n",
      "  wire                axi_uartCtrl_io_interrupt;\n",
      "  wire                axi_vgaCtrl_io_axi_ar_valid;\n",
      "  wire       [31:0]   axi_vgaCtrl_io_axi_ar_payload_addr;\n",
      "  wire       [7:0]    axi_vgaCtrl_io_axi_ar_payload_len;\n",
      "  wire       [2:0]    axi_vgaCtrl_io_axi_ar_payload_size;\n",
      "  wire                axi_vgaCtrl_io_axi_r_ready;\n",
      "  wire                axi_vgaCtrl_io_apb_PREADY;\n",
      "  wire       [31:0]   axi_vgaCtrl_io_apb_PRDATA;\n",
      "  wire                axi_vgaCtrl_io_vga_vSync;\n",
      "  wire                axi_vgaCtrl_io_vga_hSync;\n",
      "  wire                axi_vgaCtrl_io_vga_colorEn;\n",
      "  wire       [4:0]    axi_vgaCtrl_io_vga_color_r;\n",
      "  wire       [5:0]    axi_vgaCtrl_io_vga_color_g;\n",
      "  wire       [4:0]    axi_vgaCtrl_io_vga_color_b;\n",
      "  wire                axi_core_io_i_decoder_io_input_ar_ready;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire                axi_core_io_i_decoder_io_input_r_valid;\n",
      "  wire       [31:0]   axi_core_io_i_decoder_io_input_r_payload_data;\n",
      "  wire                axi_core_io_i_decoder_io_input_r_payload_last;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_0_ar_valid;\n",
      "  wire       [31:0]   axi_core_io_i_decoder_io_outputs_0_ar_payload_addr;\n",
      "  wire       [7:0]    axi_core_io_i_decoder_io_outputs_0_ar_payload_len;\n",
      "  wire       [1:0]    axi_core_io_i_decoder_io_outputs_0_ar_payload_burst;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_0_r_ready;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_1_ar_valid;\n",
      "  wire       [31:0]   axi_core_io_i_decoder_io_outputs_1_ar_payload_addr;\n",
      "  wire       [7:0]    axi_core_io_i_decoder_io_outputs_1_ar_payload_len;\n",
      "  wire       [1:0]    axi_core_io_i_decoder_io_outputs_1_ar_payload_burst;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_1_r_ready;\n",
      "  wire                axi_core_io_d_decoder_io_input_arw_ready;\n",
      "  wire                axi_core_io_d_decoder_io_input_w_ready;\n",
      "  wire                axi_core_io_d_decoder_io_input_b_valid;\n",
      "  wire                axi_core_io_d_decoder_io_input_r_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_input_r_payload_data;\n",
      "  wire                axi_core_io_d_decoder_io_input_r_payload_last;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_addr;\n",
      "  wire       [2:0]    axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_size;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_write;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_w_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_data;\n",
      "  wire       [3:0]    axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_strb;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_last;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_b_ready;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_r_ready;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_addr;\n",
      "  wire       [2:0]    axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_size;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_write;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_w_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_data;\n",
      "  wire       [3:0]    axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_strb;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_last;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_b_ready;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_r_ready;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_2_arw_payload_addr;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_payload_write;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_w_valid;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_2_w_payload_data;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_w_payload_last;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_b_ready;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_r_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_input_arw_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_input_w_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_input_b_valid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_input_r_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_input_r_payload_data;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_input_r_payload_last;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_addr;\n",
      "  wire       [2:0]    axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_size;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_write;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_data;\n",
      "  wire       [3:0]    axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_strb;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_last;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_b_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_r_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_addr;\n",
      "  wire       [2:0]    axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_size;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_write;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_data;\n",
      "  wire       [3:0]    axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_strb;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_last;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_b_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_r_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_payload_addr;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_payload_write;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_valid;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_payload_data;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_payload_last;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_b_ready;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_r_ready;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_input_ar_ready;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_input_r_valid;\n",
      "  wire       [31:0]   axi_vgaCtrl_io_axi_decoder_io_input_r_payload_data;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_input_r_payload_last;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_valid;\n",
      "  wire       [31:0]   axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_addr;\n",
      "  wire       [7:0]    axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_len;\n",
      "  wire       [2:0]    axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_size;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_outputs_0_r_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_readInputs_0_ar_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_readInputs_0_r_valid;\n",
      "  wire       [31:0]   axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_data;\n",
      "  wire                axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_last;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_0_arw_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_0_w_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_0_b_valid;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_0_r_valid;\n",
      "  wire       [31:0]   axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_data;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_last;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_1_arw_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_1_w_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_1_b_valid;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_1_r_valid;\n",
      "  wire       [31:0]   axi_ram_io_axi_arbiter_io_sharedInputs_1_r_payload_data;\n",
      "  wire                axi_ram_io_axi_arbiter_io_sharedInputs_1_r_payload_last;\n",
      "  wire                axi_ram_io_axi_arbiter_io_output_arw_valid;\n",
      "  wire       [11:0]   axi_ram_io_axi_arbiter_io_output_arw_payload_addr;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [3:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_id;\n",
      "  wire       [7:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_len;\n",
      "  wire       [2:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_size;\n",
      "  wire       [1:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_burst;\n",
      "  wire                axi_ram_io_axi_arbiter_io_output_arw_payload_write;\n",
      "  wire                axi_ram_io_axi_arbiter_io_output_w_valid;\n",
      "  wire       [31:0]   axi_ram_io_axi_arbiter_io_output_w_payload_data;\n",
      "  wire       [3:0]    axi_ram_io_axi_arbiter_io_output_w_payload_strb;\n",
      "  wire                axi_ram_io_axi_arbiter_io_output_w_payload_last;\n",
      "  wire                axi_ram_io_axi_arbiter_io_output_b_ready;\n",
      "  wire                axi_ram_io_axi_arbiter_io_output_r_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_ar_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_valid;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_data;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_last;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_ar_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_valid;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_data;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_last;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_arw_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_w_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_b_valid;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_valid;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_data;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_last;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_arw_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_w_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_b_valid;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_valid;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_payload_data;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_payload_last;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_valid;\n",
      "  wire       [25:0]   axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_addr;\n",
      "  wire       [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_id;\n",
      "  wire       [7:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_len;\n",
      "  wire       [2:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_size;\n",
      "  wire       [1:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_burst;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_write;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_w_valid;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_data;\n",
      "  wire       [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_strb;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_last;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_b_ready;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_r_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_arw_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_w_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_b_valid;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_valid;\n",
      "  wire       [31:0]   axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_data;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_last;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_arw_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_w_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_b_valid;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_valid;\n",
      "  wire       [31:0]   axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_payload_data;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_payload_last;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_valid;\n",
      "  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_output_arw_payload_addr;\n",
      "  wire       [3:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_payload_id;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_payload_write;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_w_valid;\n",
      "  wire       [31:0]   axi_apbBridge_io_axi_arbiter_io_output_w_payload_data;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_w_payload_last;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_b_ready;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_r_ready;\n",
      "  wire                io_apb_decoder_io_input_PREADY;\n",
      "  wire       [31:0]   io_apb_decoder_io_input_PRDATA;\n",
      "  wire       [19:0]   io_apb_decoder_io_output_PADDR;\n",
      "  wire       [5:0]    io_apb_decoder_io_output_PSEL;\n",
      "  wire                io_apb_decoder_io_output_PENABLE;\n",
      "  wire                io_apb_decoder_io_output_PWRITE;\n",
      "  wire       [31:0]   io_apb_decoder_io_output_PWDATA;\n",
      "  wire                apb3Router_1_io_input_PREADY;\n",
      "  wire       [31:0]   apb3Router_1_io_input_PRDATA;\n",
      "  wire       [19:0]   apb3Router_1_io_outputs_0_PADDR;\n",
      "  wire       [0:0]    apb3Router_1_io_outputs_0_PSEL;\n",
      "  wire                apb3Router_1_io_outputs_0_PENABLE;\n",
      "  wire                apb3Router_1_io_outputs_0_PWRITE;\n",
      "  wire       [31:0]   apb3Router_1_io_outputs_0_PWDATA;\n",
      "  wire       [19:0]   apb3Router_1_io_outputs_1_PADDR;\n",
      "  wire       [0:0]    apb3Router_1_io_outputs_1_PSEL;\n",
      "  wire                apb3Router_1_io_outputs_1_PENABLE;\n",
      "  wire                apb3Router_1_io_outputs_1_PWRITE;\n",
      "  wire       [31:0]   apb3Router_1_io_outputs_1_PWDATA;\n",
      "  wire       [19:0]   apb3Router_1_io_outputs_2_PADDR;\n",
      "  wire       [0:0]    apb3Router_1_io_outputs_2_PSEL;\n",
      "  wire                apb3Router_1_io_outputs_2_PENABLE;\n",
      "  wire                apb3Router_1_io_outputs_2_PWRITE;\n",
      "  wire       [31:0]   apb3Router_1_io_outputs_2_PWDATA;\n",
      "  wire       [19:0]   apb3Router_1_io_outputs_3_PADDR;\n",
      "  wire       [0:0]    apb3Router_1_io_outputs_3_PSEL;\n",
      "  wire                apb3Router_1_io_outputs_3_PENABLE;\n",
      "  wire                apb3Router_1_io_outputs_3_PWRITE;\n",
      "  wire       [31:0]   apb3Router_1_io_outputs_3_PWDATA;\n",
      "  wire       [19:0]   apb3Router_1_io_outputs_4_PADDR;\n",
      "  wire       [0:0]    apb3Router_1_io_outputs_4_PSEL;\n",
      "  wire                apb3Router_1_io_outputs_4_PENABLE;\n",
      "  wire                apb3Router_1_io_outputs_4_PWRITE;\n",
      "  wire       [31:0]   apb3Router_1_io_outputs_4_PWDATA;\n",
      "  wire       [19:0]   apb3Router_1_io_outputs_5_PADDR;\n",
      "  wire       [0:0]    apb3Router_1_io_outputs_5_PSEL;\n",
      "  wire                apb3Router_1_io_outputs_5_PENABLE;\n",
      "  wire                apb3Router_1_io_outputs_5_PWRITE;\n",
      "  wire       [31:0]   apb3Router_1_io_outputs_5_PWDATA;\n",
      "  reg                 resetCtrl_axiResetUnbuffered;\n",
      "  reg                 resetCtrl_coreResetUnbuffered;\n",
      "  reg        [5:0]    resetCtrl_axiResetCounter;\n",
      "  wire       [5:0]    t_when_Pinsec_l116;\n",
      "  wire                when_Pinsec_l116;\n",
      "  wire                when_Pinsec_l120;\n",
      "  reg                 resetCtrl_axiReset;\n",
      "  reg                 resetCtrl_coreReset;\n",
      "  wire                resetCtrl_vgaReset;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_0_ar_validPipe_valid;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_0_ar_validPipe_ready;\n",
      "  wire       [31:0]   axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_addr;\n",
      "  wire       [7:0]    axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_len;\n",
      "  wire       [1:0]    axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_burst;\n",
      "  reg                 axi_core_io_i_decoder_io_outputs_0_ar_rValid;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_0_ar_validPipe_fire;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_0_ar_validPipe_fire_1;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire                axi_core_io_i_decoder_io_outputs_1_ar_validPipe_valid;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_1_ar_validPipe_ready;\n",
      "  wire       [31:0]   axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_addr;\n",
      "  wire       [7:0]    axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_len;\n",
      "  wire       [1:0]    axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_burst;\n",
      "  reg                 axi_core_io_i_decoder_io_outputs_1_ar_rValid;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_1_ar_validPipe_fire;\n",
      "  wire                axi_core_io_i_decoder_io_outputs_1_ar_validPipe_fire_1;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_valid;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_ready;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_addr;\n",
      "  wire       [2:0]    axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_size;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_write;\n",
      "  reg                 axi_core_io_d_decoder_io_sharedOutputs_0_arw_rValid;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_fire;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_fire_1;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_valid;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_ready;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_addr;\n",
      "  wire       [2:0]    axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_size;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_write;\n",
      "  reg                 axi_core_io_d_decoder_io_sharedOutputs_1_arw_rValid;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_fire;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_fire_1;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_valid;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_ready;\n",
      "  wire       [31:0]   axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_payload_addr;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_payload_write;\n",
      "  reg                 axi_core_io_d_decoder_io_sharedOutputs_2_arw_rValid;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_fire;\n",
      "  wire                axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_fire_1;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_valid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_ready;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_addr;\n",
      "  wire       [2:0]    axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_size;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_write;\n",
      "  reg                 axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_rValid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_fire;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_fire_1;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_valid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_ready;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_addr;\n",
      "  wire       [2:0]    axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_size;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_write;\n",
      "  reg                 axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_rValid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_fire;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_fire_1;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_valid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_ready;\n",
      "  wire       [31:0]   axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_addr;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_write;\n",
      "  reg                 axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_rValid;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_fire;\n",
      "  wire                axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_fire_1;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_valid;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_ready;\n",
      "  wire       [31:0]   axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_addr;\n",
      "  wire       [7:0]    axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_len;\n",
      "  wire       [2:0]    axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_size;\n",
      "  reg                 axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_fire;\n",
      "  wire                axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_fire_1;\n",
      "  wire       [1:0]    t_io_readInputs_0_ar_payload_id;\n",
      "  wire       [1:0]    t_io_sharedInputs_0_arw_payload_id;\n",
      "  wire       [7:0]    t_io_sharedInputs_0_arw_payload_len;\n",
      "  wire       [1:0]    t_io_sharedInputs_1_arw_payload_id;\n",
      "  wire       [7:0]    t_io_sharedInputs_1_arw_payload_len;\n",
      "  wire       [1:0]    t_io_readInputs_0_ar_payload_id_1;\n",
      "  wire       [1:0]    t_io_readInputs_1_ar_payload_id;\n",
      "  wire       [1:0]    t_io_sharedInputs_0_arw_payload_id_1;\n",
      "  wire       [7:0]    t_io_sharedInputs_0_arw_payload_len_1;\n",
      "  wire       [1:0]    t_io_sharedInputs_1_arw_payload_id_1;\n",
      "  wire       [7:0]    t_io_sharedInputs_1_arw_payload_len_1;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_valid;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_ready;\n",
      "  wire       [25:0]   axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_addr;\n",
      "  wire       [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_id;\n",
      "  wire       [7:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_len;\n",
      "  wire       [2:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_size;\n",
      "  wire       [1:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_burst;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_write;\n",
      "  reg                 axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_fire;\n",
      "  reg        [25:0]   axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr;\n",
      "  reg        [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id;\n",
      "  reg        [7:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len;\n",
      "  reg        [2:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size;\n",
      "  reg        [1:0]    axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst;\n",
      "  reg                 axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_valid;\n",
      "  reg                 axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_data;\n",
      "  wire       [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_strb;\n",
      "  reg                 axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid;\n",
      "  reg        [31:0]   axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data;\n",
      "  reg        [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_valid;\n",
      "  wire                axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_ready;\n",
      "  wire       [31:0]   axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_payload_data;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_payload_strb;\n",
      "  reg                 axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid;\n",
      "  reg        [31:0]   axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data;\n",
      "  reg        [3:0]    axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb;\n",
      "  wire                when_Stream_l342;\n",
      "  wire       [2:0]    t_io_sharedInputs_0_arw_payload_id_2;\n",
      "  wire       [2:0]    t_io_sharedInputs_1_arw_payload_id_2;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_valid;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_ready;\n",
      "  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_addr;\n",
      "  wire       [3:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_id;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_write;\n",
      "  reg                 axi_apbBridge_io_axi_arbiter_io_output_arw_rValid;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_fire;\n",
      "  reg        [19:0]   axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr;\n",
      "  reg        [3:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id;\n",
      "  reg                 axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_valid;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_ready;\n",
      "  wire       [31:0]   axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_payload_data;\n",
      "  reg                 axi_apbBridge_io_axi_arbiter_io_output_w_rValid;\n",
      "  wire                axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_fire;\n",
      "  reg        [31:0]   axi_apbBridge_io_axi_arbiter_io_output_w_rData_data;\n",
      "\n",
      "  BufferCC_12 io_asyncReset_buffercc (\n",
      "    .io_dataIn     (io_asyncReset                      ), //i\n",
      "    .io_dataOut    (io_asyncReset_buffercc_io_dataOut  ), //o\n",
      "    .io_axiClk     (io_axiClk                          )  //i\n",
      "  );\n",
      "  BufferCC_12 resetCtrl_axiResetUnbuffered_buffercc (\n",
      "    .io_dataIn     (resetCtrl_axiResetUnbuffered                      ), //i\n",
      "    .io_dataOut    (resetCtrl_axiResetUnbuffered_buffercc_io_dataOut  ), //o\n",
      "    .io_axiClk     (io_axiClk                                         )  //i\n",
      "  );\n",
      "  RiscvAxi4 axi_core (\n",
      "    .io_i_ar_valid             (axi_core_io_i_ar_valid                               ), //o\n",
      "    .io_i_ar_ready             (axi_core_io_i_decoder_io_input_ar_ready              ), //i\n",
      "    .io_i_ar_payload_addr      (axi_core_io_i_ar_payload_addr[31:0]                  ), //o\n",
      "    .io_i_ar_payload_len       (axi_core_io_i_ar_payload_len[7:0]                    ), //o\n",
      "    .io_i_ar_payload_burst     (axi_core_io_i_ar_payload_burst[1:0]                  ), //o\n",
      "    .io_i_r_valid              (axi_core_io_i_decoder_io_input_r_valid               ), //i\n",
      "    .io_i_r_ready              (axi_core_io_i_r_ready                                ), //o\n",
      "    .io_i_r_payload_data       (axi_core_io_i_decoder_io_input_r_payload_data[31:0]  ), //i\n",
      "    .io_d_arw_valid            (axi_core_io_d_arw_valid                              ), //o\n",
      "    .io_d_arw_ready            (axi_core_io_d_decoder_io_input_arw_ready             ), //i\n",
      "    .io_d_arw_payload_addr     (axi_core_io_d_arw_payload_addr[31:0]                 ), //o\n",
      "    .io_d_arw_payload_size     (axi_core_io_d_arw_payload_size[2:0]                  ), //o\n",
      "    .io_d_arw_payload_write    (axi_core_io_d_arw_payload_write                      ), //o\n",
      "    .io_d_w_valid              (axi_core_io_d_w_valid                                ), //o\n",
      "    .io_d_w_ready              (axi_core_io_d_decoder_io_input_w_ready               ), //i\n",
      "    .io_d_w_payload_data       (axi_core_io_d_w_payload_data[31:0]                   ), //o\n",
      "    .io_d_w_payload_strb       (axi_core_io_d_w_payload_strb[3:0]                    ), //o\n",
      "    .io_d_w_payload_last       (axi_core_io_d_w_payload_last                         ), //o\n",
      "    .io_d_b_valid              (axi_core_io_d_decoder_io_input_b_valid               ), //i\n",
      "    .io_d_b_ready              (axi_core_io_d_b_ready                                ), //o\n",
      "    .io_d_r_valid              (axi_core_io_d_decoder_io_input_r_valid               ), //i\n",
      "    .io_d_r_ready              (axi_core_io_d_r_ready                                ), //o\n",
      "    .io_d_r_payload_data       (axi_core_io_d_decoder_io_input_r_payload_data[31:0]  ), //i\n",
      "    .io_d_r_payload_last       (axi_core_io_d_decoder_io_input_r_payload_last        ), //i\n",
      "    .io_interrupt              (axi_core_io_interrupt[3:0]                           ), //i\n",
      "    .io_debugResetIn           (resetCtrl_axiReset                                   ), //i\n",
      "    .io_debugResetOut          (axi_core_io_debugResetOut                            ), //o\n",
      "    .io_debugBus_PADDR         (axi_core_io_debugBus_PADDR[11:0]                     ), //i\n",
      "    .io_debugBus_PSEL          (apb3Router_1_io_outputs_5_PSEL                       ), //i\n",
      "    .io_debugBus_PENABLE       (apb3Router_1_io_outputs_5_PENABLE                    ), //i\n",
      "    .io_debugBus_PREADY        (axi_core_io_debugBus_PREADY                          ), //o\n",
      "    .io_debugBus_PWRITE        (apb3Router_1_io_outputs_5_PWRITE                     ), //i\n",
      "    .io_debugBus_PWDATA        (apb3Router_1_io_outputs_5_PWDATA[31:0]               ), //i\n",
      "    .io_debugBus_PRDATA        (axi_core_io_debugBus_PRDATA[31:0]                    ), //o\n",
      "    .io_axiClk                 (io_axiClk                                            ), //i\n",
      "    .resetCtrl_coreReset       (resetCtrl_coreReset                                  )  //i\n",
      "  );\n",
      "  Axi4SharedOnChipRam axi_ram (\n",
      "    .io_axi_arw_valid            (axi_ram_io_axi_arbiter_io_output_arw_valid               ), //i\n",
      "    .io_axi_arw_ready            (axi_ram_io_axi_arw_ready                                 ), //o\n",
      "    .io_axi_arw_payload_addr     (axi_ram_io_axi_arbiter_io_output_arw_payload_addr[11:0]  ), //i\n",
      "    .io_axi_arw_payload_id       (axi_ram_io_axi_arbiter_io_output_arw_payload_id[3:0]     ), //i\n",
      "    .io_axi_arw_payload_len      (axi_ram_io_axi_arbiter_io_output_arw_payload_len[7:0]    ), //i\n",
      "    .io_axi_arw_payload_size     (axi_ram_io_axi_arbiter_io_output_arw_payload_size[2:0]   ), //i\n",
      "    .io_axi_arw_payload_burst    (axi_ram_io_axi_arbiter_io_output_arw_payload_burst[1:0]  ), //i\n",
      "    .io_axi_arw_payload_write    (axi_ram_io_axi_arbiter_io_output_arw_payload_write       ), //i\n",
      "    .io_axi_w_valid              (axi_ram_io_axi_arbiter_io_output_w_valid                 ), //i\n",
      "    .io_axi_w_ready              (axi_ram_io_axi_w_ready                                   ), //o\n",
      "    .io_axi_w_payload_data       (axi_ram_io_axi_arbiter_io_output_w_payload_data[31:0]    ), //i\n",
      "    .io_axi_w_payload_strb       (axi_ram_io_axi_arbiter_io_output_w_payload_strb[3:0]     ), //i\n",
      "    .io_axi_b_valid              (axi_ram_io_axi_b_valid                                   ), //o\n",
      "    .io_axi_b_ready              (axi_ram_io_axi_arbiter_io_output_b_ready                 ), //i\n",
      "    .io_axi_b_payload_id         (axi_ram_io_axi_b_payload_id[3:0]                         ), //o\n",
      "    .io_axi_r_valid              (axi_ram_io_axi_r_valid                                   ), //o\n",
      "    .io_axi_r_ready              (axi_ram_io_axi_arbiter_io_output_r_ready                 ), //i\n",
      "    .io_axi_r_payload_data       (axi_ram_io_axi_r_payload_data[31:0]                      ), //o\n",
      "    .io_axi_r_payload_id         (axi_ram_io_axi_r_payload_id[3:0]                         ), //o\n",
      "    .io_axi_r_payload_last       (axi_ram_io_axi_r_payload_last                            ), //o\n",
      "    .io_axiClk                   (io_axiClk                                                ), //i\n",
      "    .resetCtrl_axiReset          (resetCtrl_axiReset                                       )  //i\n",
      "  );\n",
      "  Axi4SharedSdramCtrl axi_sdramCtrl (\n",
      "    .io_axi_arw_valid            (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_valid                    ), //i\n",
      "    .io_axi_arw_ready            (axi_sdramCtrl_io_axi_arw_ready                                               ), //o\n",
      "    .io_axi_arw_payload_addr     (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_addr[25:0]       ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_axi_arw_payload_id       (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_id[3:0]          ), //i\n",
      "    .io_axi_arw_payload_len      (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_len[7:0]         ), //i\n",
      "    .io_axi_arw_payload_size     (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_size[2:0]        ), //i\n",
      "    .io_axi_arw_payload_burst    (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_burst[1:0]       ), //i\n",
      "    .io_axi_arw_payload_write    (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_write            ), //i\n",
      "    .io_axi_w_valid              (axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_valid               ), //i\n",
      "    .io_axi_w_ready              (axi_sdramCtrl_io_axi_w_ready                                                 ), //o\n",
      "    .io_axi_w_payload_data       (axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_payload_data[31:0]  ), //i\n",
      "    .io_axi_w_payload_strb       (axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_payload_strb[3:0]   ), //i\n",
      "    .io_axi_b_valid              (axi_sdramCtrl_io_axi_b_valid                                                 ), //o\n",
      "    .io_axi_b_ready              (axi_sdramCtrl_io_axi_arbiter_io_output_b_ready                               ), //i\n",
      "    .io_axi_b_payload_id         (axi_sdramCtrl_io_axi_b_payload_id[3:0]                                       ), //o\n",
      "    .io_axi_r_valid              (axi_sdramCtrl_io_axi_r_valid                                                 ), //o\n",
      "    .io_axi_r_ready              (axi_sdramCtrl_io_axi_arbiter_io_output_r_ready                               ), //i\n",
      "    .io_axi_r_payload_data       (axi_sdramCtrl_io_axi_r_payload_data[31:0]                                    ), //o\n",
      "    .io_axi_r_payload_id         (axi_sdramCtrl_io_axi_r_payload_id[3:0]                                       ), //o\n",
      "    .io_axi_r_payload_last       (axi_sdramCtrl_io_axi_r_payload_last                                          ), //o\n",
      "    .io_sdram_ADDR               (axi_sdramCtrl_io_sdram_ADDR[12:0]                                            ), //o\n",
      "    .io_sdram_BA                 (axi_sdramCtrl_io_sdram_BA[1:0]                                               ), //o\n",
      "    .io_sdram_DQ_read            (io_sdram_DQ_read[15:0]                                                       ), //i\n",
      "    .io_sdram_DQ_write           (axi_sdramCtrl_io_sdram_DQ_write[15:0]                                        ), //o\n",
      "    .io_sdram_DQ_writeEnable     (axi_sdramCtrl_io_sdram_DQ_writeEnable[15:0]                                  ), //o\n",
      "    .io_sdram_DQM                (axi_sdramCtrl_io_sdram_DQM[1:0]                                              ), //o\n",
      "    .io_sdram_CASn               (axi_sdramCtrl_io_sdram_CASn                                                  ), //o\n",
      "    .io_sdram_CKE                (axi_sdramCtrl_io_sdram_CKE                                                   ), //o\n",
      "    .io_sdram_CSn                (axi_sdramCtrl_io_sdram_CSn                                                   ), //o\n",
      "    .io_sdram_RASn               (axi_sdramCtrl_io_sdram_RASn                                                  ), //o\n",
      "    .io_sdram_WEn                (axi_sdramCtrl_io_sdram_WEn                                                   ), //o\n",
      "    .io_axiClk                   (io_axiClk                                                                    ), //i\n",
      "    .resetCtrl_axiReset          (resetCtrl_axiReset                                                           )  //i\n",
      "  );\n",
      "  JtagAxi4SharedDebugger axi_jtagCtrl (\n",
      "    .io_jtag_tms                 (io_jtag_tms                                                ), //i\n",
      "    .io_jtag_tdi                 (io_jtag_tdi                                                ), //i\n",
      "    .io_jtag_tdo                 (axi_jtagCtrl_io_jtag_tdo                                   ), //o\n",
      "    .io_jtag_tck                 (io_jtag_tck                                                ), //i\n",
      "    .io_axi_arw_valid            (axi_jtagCtrl_io_axi_arw_valid                              ), //o\n",
      "    .io_axi_arw_ready            (axi_jtagCtrl_io_axi_decoder_io_input_arw_ready             ), //i\n",
      "    .io_axi_arw_payload_addr     (axi_jtagCtrl_io_axi_arw_payload_addr[31:0]                 ), //o\n",
      "    .io_axi_arw_payload_size     (axi_jtagCtrl_io_axi_arw_payload_size[2:0]                  ), //o\n",
      "    .io_axi_arw_payload_write    (axi_jtagCtrl_io_axi_arw_payload_write                      ), //o\n",
      "    .io_axi_w_valid              (axi_jtagCtrl_io_axi_w_valid                                ), //o\n",
      "    .io_axi_w_ready              (axi_jtagCtrl_io_axi_decoder_io_input_w_ready               ), //i\n",
      "    .io_axi_w_payload_data       (axi_jtagCtrl_io_axi_w_payload_data[31:0]                   ), //o\n",
      "    .io_axi_w_payload_strb       (axi_jtagCtrl_io_axi_w_payload_strb[3:0]                    ), //o\n",
      "    .io_axi_w_payload_last       (axi_jtagCtrl_io_axi_w_payload_last                         ), //o\n",
      "    .io_axi_b_ready              (axi_jtagCtrl_io_axi_b_ready                                ), //o\n",
      "    .io_axi_r_valid              (axi_jtagCtrl_io_axi_decoder_io_input_r_valid               ), //i\n",
      "    .io_axi_r_ready              (axi_jtagCtrl_io_axi_r_ready                                ), //o\n",
      "    .io_axi_r_payload_data       (axi_jtagCtrl_io_axi_decoder_io_input_r_payload_data[31:0]  ), //i\n",
      "    .io_axiClk                   (io_axiClk                                                  ), //i\n",
      "    .resetCtrl_axiReset          (resetCtrl_axiReset                                         )  //i\n",
      "  );\n",
      "  Axi4SharedToApb3Bridge axi_apbBridge (\n",
      "    .io_axi_arw_valid            (axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_valid               ), //i\n",
      "    .io_axi_arw_ready            (axi_apbBridge_io_axi_arw_ready                                          ), //o\n",
      "    .io_axi_arw_payload_addr     (axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_addr[19:0]  ), //i\n",
      "    .io_axi_arw_payload_id       (axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_id[3:0]     ), //i\n",
      "    .io_axi_arw_payload_write    (axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_write       ), //i\n",
      "    .io_axi_w_valid              (axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_valid                 ), //i\n",
      "    .io_axi_w_ready              (axi_apbBridge_io_axi_w_ready                                            ), //o\n",
      "    .io_axi_w_payload_data       (axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_payload_data[31:0]    ), //i\n",
      "    .io_axi_b_valid              (axi_apbBridge_io_axi_b_valid                                            ), //o\n",
      "    .io_axi_b_ready              (axi_apbBridge_io_axi_arbiter_io_output_b_ready                          ), //i\n",
      "    .io_axi_b_payload_id         (axi_apbBridge_io_axi_b_payload_id[3:0]                                  ), //o\n",
      "    .io_axi_r_valid              (axi_apbBridge_io_axi_r_valid                                            ), //o\n",
      "    .io_axi_r_ready              (axi_apbBridge_io_axi_arbiter_io_output_r_ready                          ), //i\n",
      "    .io_axi_r_payload_data       (axi_apbBridge_io_axi_r_payload_data[31:0]                               ), //o\n",
      "    .io_axi_r_payload_id         (axi_apbBridge_io_axi_r_payload_id[3:0]                                  ), //o\n",
      "    .io_axi_r_payload_last       (axi_apbBridge_io_axi_r_payload_last                                     ), //o\n",
      "    .io_apb_PADDR                (axi_apbBridge_io_apb_PADDR[19:0]                                        ), //o\n",
      "    .io_apb_PSEL                 (axi_apbBridge_io_apb_PSEL                                               ), //o\n",
      "    .io_apb_PENABLE              (axi_apbBridge_io_apb_PENABLE                                            ), //o\n",
      "    .io_apb_PREADY               (io_apb_decoder_io_input_PREADY                                          ), //i\n",
      "    .io_apb_PWRITE               (axi_apbBridge_io_apb_PWRITE                                             ), //o\n",
      "    .io_apb_PWDATA               (axi_apbBridge_io_apb_PWDATA[31:0]                                       ), //o\n",
      "    .io_apb_PRDATA               (io_apb_decoder_io_input_PRDATA[31:0]                                    ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_axiClk                   (io_axiClk                                                               ), //i\n",
      "    .resetCtrl_axiReset          (resetCtrl_axiReset                                                      )  //i\n",
      "  );\n",
      "  Apb3Gpio axi_gpioACtrl (\n",
      "    .io_apb_PADDR           (axi_gpioACtrl_io_apb_PADDR[3:0]          ), //i\n",
      "    .io_apb_PSEL            (apb3Router_1_io_outputs_0_PSEL           ), //i\n",
      "    .io_apb_PENABLE         (apb3Router_1_io_outputs_0_PENABLE        ), //i\n",
      "    .io_apb_PREADY          (axi_gpioACtrl_io_apb_PREADY              ), //o\n",
      "    .io_apb_PWRITE          (apb3Router_1_io_outputs_0_PWRITE         ), //i\n",
      "    .io_apb_PWDATA          (apb3Router_1_io_outputs_0_PWDATA[31:0]   ), //i\n",
      "    .io_apb_PRDATA          (axi_gpioACtrl_io_apb_PRDATA[31:0]        ), //o\n",
      "    .io_gpio_read           (io_gpioA_read[31:0]                      ), //i\n",
      "    .io_gpio_write          (axi_gpioACtrl_io_gpio_write[31:0]        ), //o\n",
      "    .io_gpio_writeEnable    (axi_gpioACtrl_io_gpio_writeEnable[31:0]  ), //o\n",
      "    .io_value               (axi_gpioACtrl_io_value[31:0]             ), //o\n",
      "    .io_axiClk              (io_axiClk                                ), //i\n",
      "    .resetCtrl_axiReset     (resetCtrl_axiReset                       )  //i\n",
      "  );\n",
      "  Apb3Gpio axi_gpioBCtrl (\n",
      "    .io_apb_PADDR           (axi_gpioBCtrl_io_apb_PADDR[3:0]          ), //i\n",
      "    .io_apb_PSEL            (apb3Router_1_io_outputs_1_PSEL           ), //i\n",
      "    .io_apb_PENABLE         (apb3Router_1_io_outputs_1_PENABLE        ), //i\n",
      "    .io_apb_PREADY          (axi_gpioBCtrl_io_apb_PREADY              ), //o\n",
      "    .io_apb_PWRITE          (apb3Router_1_io_outputs_1_PWRITE         ), //i\n",
      "    .io_apb_PWDATA          (apb3Router_1_io_outputs_1_PWDATA[31:0]   ), //i\n",
      "    .io_apb_PRDATA          (axi_gpioBCtrl_io_apb_PRDATA[31:0]        ), //o\n",
      "    .io_gpio_read           (io_gpioB_read[31:0]                      ), //i\n",
      "    .io_gpio_write          (axi_gpioBCtrl_io_gpio_write[31:0]        ), //o\n",
      "    .io_gpio_writeEnable    (axi_gpioBCtrl_io_gpio_writeEnable[31:0]  ), //o\n",
      "    .io_value               (axi_gpioBCtrl_io_value[31:0]             ), //o\n",
      "    .io_axiClk              (io_axiClk                                ), //i\n",
      "    .resetCtrl_axiReset     (resetCtrl_axiReset                       )  //i\n",
      "  );\n",
      "  PinsecTimerCtrl axi_timerCtrl (\n",
      "    .io_apb_PADDR          (axi_timerCtrl_io_apb_PADDR[7:0]         ), //i\n",
      "    .io_apb_PSEL           (apb3Router_1_io_outputs_3_PSEL          ), //i\n",
      "    .io_apb_PENABLE        (apb3Router_1_io_outputs_3_PENABLE       ), //i\n",
      "    .io_apb_PREADY         (axi_timerCtrl_io_apb_PREADY             ), //o\n",
      "    .io_apb_PWRITE         (apb3Router_1_io_outputs_3_PWRITE        ), //i\n",
      "    .io_apb_PWDATA         (apb3Router_1_io_outputs_3_PWDATA[31:0]  ), //i\n",
      "    .io_apb_PRDATA         (axi_timerCtrl_io_apb_PRDATA[31:0]       ), //o\n",
      "    .io_external_clear     (io_timerExternal_clear                  ), //i\n",
      "    .io_external_tick      (io_timerExternal_tick                   ), //i\n",
      "    .io_interrupt          (axi_timerCtrl_io_interrupt              ), //o\n",
      "    .io_axiClk             (io_axiClk                               ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                      )  //i\n",
      "  );\n",
      "  Apb3UartCtrl axi_uartCtrl (\n",
      "    .io_apb_PADDR          (axi_uartCtrl_io_apb_PADDR[4:0]          ), //i\n",
      "    .io_apb_PSEL           (apb3Router_1_io_outputs_2_PSEL          ), //i\n",
      "    .io_apb_PENABLE        (apb3Router_1_io_outputs_2_PENABLE       ), //i\n",
      "    .io_apb_PREADY         (axi_uartCtrl_io_apb_PREADY              ), //o\n",
      "    .io_apb_PWRITE         (apb3Router_1_io_outputs_2_PWRITE        ), //i\n",
      "    .io_apb_PWDATA         (apb3Router_1_io_outputs_2_PWDATA[31:0]  ), //i\n",
      "    .io_apb_PRDATA         (axi_uartCtrl_io_apb_PRDATA[31:0]        ), //o\n",
      "    .io_uart_txd           (axi_uartCtrl_io_uart_txd                ), //o\n",
      "    .io_uart_rxd           (io_uart_rxd                             ), //i\n",
      "    .io_interrupt          (axi_uartCtrl_io_interrupt               ), //o\n",
      "    .io_axiClk             (io_axiClk                               ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                      )  //i\n",
      "  );\n",
      "  Axi4VgaCtrl axi_vgaCtrl (\n",
      "    .io_axi_ar_valid           (axi_vgaCtrl_io_axi_ar_valid                               ), //o\n",
      "    .io_axi_ar_ready           (axi_vgaCtrl_io_axi_decoder_io_input_ar_ready              ), //i\n",
      "    .io_axi_ar_payload_addr    (axi_vgaCtrl_io_axi_ar_payload_addr[31:0]                  ), //o\n",
      "    .io_axi_ar_payload_len     (axi_vgaCtrl_io_axi_ar_payload_len[7:0]                    ), //o\n",
      "    .io_axi_ar_payload_size    (axi_vgaCtrl_io_axi_ar_payload_size[2:0]                   ), //o\n",
      "    .io_axi_r_valid            (axi_vgaCtrl_io_axi_decoder_io_input_r_valid               ), //i\n",
      "    .io_axi_r_ready            (axi_vgaCtrl_io_axi_r_ready                                ), //o\n",
      "    .io_axi_r_payload_data     (axi_vgaCtrl_io_axi_decoder_io_input_r_payload_data[31:0]  ), //i\n",
      "    .io_axi_r_payload_last     (axi_vgaCtrl_io_axi_decoder_io_input_r_payload_last        ), //i\n",
      "    .io_apb_PADDR              (axi_vgaCtrl_io_apb_PADDR[7:0]                             ), //i\n",
      "    .io_apb_PSEL               (apb3Router_1_io_outputs_4_PSEL                            ), //i\n",
      "    .io_apb_PENABLE            (apb3Router_1_io_outputs_4_PENABLE                         ), //i\n",
      "    .io_apb_PREADY             (axi_vgaCtrl_io_apb_PREADY                                 ), //o\n",
      "    .io_apb_PWRITE             (apb3Router_1_io_outputs_4_PWRITE                          ), //i\n",
      "    .io_apb_PWDATA             (apb3Router_1_io_outputs_4_PWDATA[31:0]                    ), //i\n",
      "    .io_apb_PRDATA             (axi_vgaCtrl_io_apb_PRDATA[31:0]                           ), //o\n",
      "    .io_vga_vSync              (axi_vgaCtrl_io_vga_vSync                                  ), //o\n",
      "    .io_vga_hSync              (axi_vgaCtrl_io_vga_hSync                                  ), //o\n",
      "    .io_vga_colorEn            (axi_vgaCtrl_io_vga_colorEn                                ), //o\n",
      "    .io_vga_color_r            (axi_vgaCtrl_io_vga_color_r[4:0]                           ), //o\n",
      "    .io_vga_color_g            (axi_vgaCtrl_io_vga_color_g[5:0]                           ), //o\n",
      "    .io_vga_color_b            (axi_vgaCtrl_io_vga_color_b[4:0]                           ), //o\n",
      "    .io_axiClk                 (io_axiClk                                                 ), //i\n",
      "    .resetCtrl_axiReset        (resetCtrl_axiReset                                        ), //i\n",
      "    .io_vgaClk                 (io_vgaClk                                                 ), //i\n",
      "    .resetCtrl_vgaReset        (resetCtrl_vgaReset                                        )  //i\n",
      "  );\n",
      "  Axi4ReadOnlyDecoder axi_core_io_i_decoder (\n",
      "    .io_input_ar_valid                (axi_core_io_i_ar_valid                                             ), //i\n",
      "    .io_input_ar_ready                (axi_core_io_i_decoder_io_input_ar_ready                            ), //o\n",
      "    .io_input_ar_payload_addr         (axi_core_io_i_ar_payload_addr[31:0]                                ), //i\n",
      "    .io_input_ar_payload_len          (axi_core_io_i_ar_payload_len[7:0]                                  ), //i\n",
      "    .io_input_ar_payload_burst        (axi_core_io_i_ar_payload_burst[1:0]                                ), //i\n",
      "    .io_input_r_valid                 (axi_core_io_i_decoder_io_input_r_valid                             ), //o\n",
      "    .io_input_r_ready                 (axi_core_io_i_r_ready                                              ), //i\n",
      "    .io_input_r_payload_data          (axi_core_io_i_decoder_io_input_r_payload_data[31:0]                ), //o\n",
      "    .io_input_r_payload_last          (axi_core_io_i_decoder_io_input_r_payload_last                      ), //o\n",
      "    .io_outputs_0_ar_valid            (axi_core_io_i_decoder_io_outputs_0_ar_valid                        ), //o\n",
      "    .io_outputs_0_ar_ready            (axi_core_io_i_decoder_io_outputs_0_ar_validPipe_fire_1             ), //i\n",
      "    .io_outputs_0_ar_payload_addr     (axi_core_io_i_decoder_io_outputs_0_ar_payload_addr[31:0]           ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_outputs_0_ar_payload_len      (axi_core_io_i_decoder_io_outputs_0_ar_payload_len[7:0]             ), //o\n",
      "    .io_outputs_0_ar_payload_burst    (axi_core_io_i_decoder_io_outputs_0_ar_payload_burst[1:0]           ), //o\n",
      "    .io_outputs_0_r_valid             (axi_ram_io_axi_arbiter_io_readInputs_0_r_valid                     ), //i\n",
      "    .io_outputs_0_r_ready             (axi_core_io_i_decoder_io_outputs_0_r_ready                         ), //o\n",
      "    .io_outputs_0_r_payload_data      (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]        ), //i\n",
      "    .io_outputs_0_r_payload_last      (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_last              ), //i\n",
      "    .io_outputs_1_ar_valid            (axi_core_io_i_decoder_io_outputs_1_ar_valid                        ), //o\n",
      "    .io_outputs_1_ar_ready            (axi_core_io_i_decoder_io_outputs_1_ar_validPipe_fire_1             ), //i\n",
      "    .io_outputs_1_ar_payload_addr     (axi_core_io_i_decoder_io_outputs_1_ar_payload_addr[31:0]           ), //o\n",
      "    .io_outputs_1_ar_payload_len      (axi_core_io_i_decoder_io_outputs_1_ar_payload_len[7:0]             ), //o\n",
      "    .io_outputs_1_ar_payload_burst    (axi_core_io_i_decoder_io_outputs_1_ar_payload_burst[1:0]           ), //o\n",
      "    .io_outputs_1_r_valid             (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_valid               ), //i\n",
      "    .io_outputs_1_r_ready             (axi_core_io_i_decoder_io_outputs_1_r_ready                         ), //o\n",
      "    .io_outputs_1_r_payload_data      (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]  ), //i\n",
      "    .io_outputs_1_r_payload_last      (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_last        ), //i\n",
      "    .io_axiClk                        (io_axiClk                                                          ), //i\n",
      "    .resetCtrl_axiReset               (resetCtrl_axiReset                                                 )  //i\n",
      "  );\n",
      "  Axi4SharedDecoder axi_core_io_d_decoder (\n",
      "    .io_input_arw_valid                      (axi_core_io_d_arw_valid                                              ), //i\n",
      "    .io_input_arw_ready                      (axi_core_io_d_decoder_io_input_arw_ready                             ), //o\n",
      "    .io_input_arw_payload_addr               (axi_core_io_d_arw_payload_addr[31:0]                                 ), //i\n",
      "    .io_input_arw_payload_size               (axi_core_io_d_arw_payload_size[2:0]                                  ), //i\n",
      "    .io_input_arw_payload_write              (axi_core_io_d_arw_payload_write                                      ), //i\n",
      "    .io_input_w_valid                        (axi_core_io_d_w_valid                                                ), //i\n",
      "    .io_input_w_ready                        (axi_core_io_d_decoder_io_input_w_ready                               ), //o\n",
      "    .io_input_w_payload_data                 (axi_core_io_d_w_payload_data[31:0]                                   ), //i\n",
      "    .io_input_w_payload_strb                 (axi_core_io_d_w_payload_strb[3:0]                                    ), //i\n",
      "    .io_input_w_payload_last                 (axi_core_io_d_w_payload_last                                         ), //i\n",
      "    .io_input_b_valid                        (axi_core_io_d_decoder_io_input_b_valid                               ), //o\n",
      "    .io_input_b_ready                        (axi_core_io_d_b_ready                                                ), //i\n",
      "    .io_input_r_valid                        (axi_core_io_d_decoder_io_input_r_valid                               ), //o\n",
      "    .io_input_r_ready                        (axi_core_io_d_r_ready                                                ), //i\n",
      "    .io_input_r_payload_data                 (axi_core_io_d_decoder_io_input_r_payload_data[31:0]                  ), //o\n",
      "    .io_input_r_payload_last                 (axi_core_io_d_decoder_io_input_r_payload_last                        ), //o\n",
      "    .io_sharedOutputs_0_arw_valid            (axi_core_io_d_decoder_io_sharedOutputs_0_arw_valid                   ), //o\n",
      "    .io_sharedOutputs_0_arw_ready            (axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_fire_1        ), //i\n",
      "    .io_sharedOutputs_0_arw_payload_addr     (axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_addr[31:0]      ), //o\n",
      "    .io_sharedOutputs_0_arw_payload_size     (axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_size[2:0]       ), //o\n",
      "    .io_sharedOutputs_0_arw_payload_write    (axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_write           ), //o\n",
      "    .io_sharedOutputs_0_w_valid              (axi_core_io_d_decoder_io_sharedOutputs_0_w_valid                     ), //o\n",
      "    .io_sharedOutputs_0_w_ready              (axi_ram_io_axi_arbiter_io_sharedInputs_0_w_ready                     ), //i\n",
      "    .io_sharedOutputs_0_w_payload_data       (axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_data[31:0]        ), //o\n",
      "    .io_sharedOutputs_0_w_payload_strb       (axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_strb[3:0]         ), //o\n",
      "    .io_sharedOutputs_0_w_payload_last       (axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_last              ), //o\n",
      "    .io_sharedOutputs_0_b_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_0_b_valid                     ), //i\n",
      "    .io_sharedOutputs_0_b_ready              (axi_core_io_d_decoder_io_sharedOutputs_0_b_ready                     ), //o\n",
      "    .io_sharedOutputs_0_r_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_0_r_valid                     ), //i\n",
      "    .io_sharedOutputs_0_r_ready              (axi_core_io_d_decoder_io_sharedOutputs_0_r_ready                     ), //o\n",
      "    .io_sharedOutputs_0_r_payload_data       (axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_data[31:0]        ), //i\n",
      "    .io_sharedOutputs_0_r_payload_last       (axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_last              ), //i\n",
      "    .io_sharedOutputs_1_arw_valid            (axi_core_io_d_decoder_io_sharedOutputs_1_arw_valid                   ), //o\n",
      "    .io_sharedOutputs_1_arw_ready            (axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_fire_1        ), //i\n",
      "    .io_sharedOutputs_1_arw_payload_addr     (axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_addr[31:0]      ), //o\n",
      "    .io_sharedOutputs_1_arw_payload_size     (axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_size[2:0]       ), //o\n",
      "    .io_sharedOutputs_1_arw_payload_write    (axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_write           ), //o\n",
      "    .io_sharedOutputs_1_w_valid              (axi_core_io_d_decoder_io_sharedOutputs_1_w_valid                     ), //o\n",
      "    .io_sharedOutputs_1_w_ready              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_w_ready               ), //i\n",
      "    .io_sharedOutputs_1_w_payload_data       (axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_data[31:0]        ), //o\n",
      "    .io_sharedOutputs_1_w_payload_strb       (axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_strb[3:0]         ), //o\n",
      "    .io_sharedOutputs_1_w_payload_last       (axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_last              ), //o\n",
      "    .io_sharedOutputs_1_b_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_b_valid               ), //i\n",
      "    .io_sharedOutputs_1_b_ready              (axi_core_io_d_decoder_io_sharedOutputs_1_b_ready                     ), //o\n",
      "    .io_sharedOutputs_1_r_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_valid               ), //i\n",
      "    .io_sharedOutputs_1_r_ready              (axi_core_io_d_decoder_io_sharedOutputs_1_r_ready                     ), //o\n",
      "    .io_sharedOutputs_1_r_payload_data       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_data[31:0]  ), //i\n",
      "    .io_sharedOutputs_1_r_payload_last       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_last        ), //i\n",
      "    .io_sharedOutputs_2_arw_valid            (axi_core_io_d_decoder_io_sharedOutputs_2_arw_valid                   ), //o\n",
      "    .io_sharedOutputs_2_arw_ready            (axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_fire_1        ), //i\n",
      "    .io_sharedOutputs_2_arw_payload_addr     (axi_core_io_d_decoder_io_sharedOutputs_2_arw_payload_addr[31:0]      ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_sharedOutputs_2_arw_payload_write    (axi_core_io_d_decoder_io_sharedOutputs_2_arw_payload_write           ), //o\n",
      "    .io_sharedOutputs_2_w_valid              (axi_core_io_d_decoder_io_sharedOutputs_2_w_valid                     ), //o\n",
      "    .io_sharedOutputs_2_w_ready              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_w_ready               ), //i\n",
      "    .io_sharedOutputs_2_w_payload_data       (axi_core_io_d_decoder_io_sharedOutputs_2_w_payload_data[31:0]        ), //o\n",
      "    .io_sharedOutputs_2_w_payload_last       (axi_core_io_d_decoder_io_sharedOutputs_2_w_payload_last              ), //o\n",
      "    .io_sharedOutputs_2_b_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_b_valid               ), //i\n",
      "    .io_sharedOutputs_2_b_ready              (axi_core_io_d_decoder_io_sharedOutputs_2_b_ready                     ), //o\n",
      "    .io_sharedOutputs_2_r_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_valid               ), //i\n",
      "    .io_sharedOutputs_2_r_ready              (axi_core_io_d_decoder_io_sharedOutputs_2_r_ready                     ), //o\n",
      "    .io_sharedOutputs_2_r_payload_data       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_data[31:0]  ), //i\n",
      "    .io_sharedOutputs_2_r_payload_last       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_last        ), //i\n",
      "    .io_axiClk                               (io_axiClk                                                            ), //i\n",
      "    .resetCtrl_axiReset                      (resetCtrl_axiReset                                                   )  //i\n",
      "  );\n",
      "  Axi4SharedDecoder axi_jtagCtrl_io_axi_decoder (\n",
      "    .io_input_arw_valid                      (axi_jtagCtrl_io_axi_arw_valid                                          ), //i\n",
      "    .io_input_arw_ready                      (axi_jtagCtrl_io_axi_decoder_io_input_arw_ready                         ), //o\n",
      "    .io_input_arw_payload_addr               (axi_jtagCtrl_io_axi_arw_payload_addr[31:0]                             ), //i\n",
      "    .io_input_arw_payload_size               (axi_jtagCtrl_io_axi_arw_payload_size[2:0]                              ), //i\n",
      "    .io_input_arw_payload_write              (axi_jtagCtrl_io_axi_arw_payload_write                                  ), //i\n",
      "    .io_input_w_valid                        (axi_jtagCtrl_io_axi_w_valid                                            ), //i\n",
      "    .io_input_w_ready                        (axi_jtagCtrl_io_axi_decoder_io_input_w_ready                           ), //o\n",
      "    .io_input_w_payload_data                 (axi_jtagCtrl_io_axi_w_payload_data[31:0]                               ), //i\n",
      "    .io_input_w_payload_strb                 (axi_jtagCtrl_io_axi_w_payload_strb[3:0]                                ), //i\n",
      "    .io_input_w_payload_last                 (axi_jtagCtrl_io_axi_w_payload_last                                     ), //i\n",
      "    .io_input_b_valid                        (axi_jtagCtrl_io_axi_decoder_io_input_b_valid                           ), //o\n",
      "    .io_input_b_ready                        (axi_jtagCtrl_io_axi_b_ready                                            ), //i\n",
      "    .io_input_r_valid                        (axi_jtagCtrl_io_axi_decoder_io_input_r_valid                           ), //o\n",
      "    .io_input_r_ready                        (axi_jtagCtrl_io_axi_r_ready                                            ), //i\n",
      "    .io_input_r_payload_data                 (axi_jtagCtrl_io_axi_decoder_io_input_r_payload_data[31:0]              ), //o\n",
      "    .io_input_r_payload_last                 (axi_jtagCtrl_io_axi_decoder_io_input_r_payload_last                    ), //o\n",
      "    .io_sharedOutputs_0_arw_valid            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_valid               ), //o\n",
      "    .io_sharedOutputs_0_arw_ready            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_fire_1    ), //i\n",
      "    .io_sharedOutputs_0_arw_payload_addr     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_addr[31:0]  ), //o\n",
      "    .io_sharedOutputs_0_arw_payload_size     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_size[2:0]   ), //o\n",
      "    .io_sharedOutputs_0_arw_payload_write    (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_write       ), //o\n",
      "    .io_sharedOutputs_0_w_valid              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_valid                 ), //o\n",
      "    .io_sharedOutputs_0_w_ready              (axi_ram_io_axi_arbiter_io_sharedInputs_1_w_ready                       ), //i\n",
      "    .io_sharedOutputs_0_w_payload_data       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_data[31:0]    ), //o\n",
      "    .io_sharedOutputs_0_w_payload_strb       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_strb[3:0]     ), //o\n",
      "    .io_sharedOutputs_0_w_payload_last       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_last          ), //o\n",
      "    .io_sharedOutputs_0_b_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_1_b_valid                       ), //i\n",
      "    .io_sharedOutputs_0_b_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_b_ready                 ), //o\n",
      "    .io_sharedOutputs_0_r_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_1_r_valid                       ), //i\n",
      "    .io_sharedOutputs_0_r_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_r_ready                 ), //o\n",
      "    .io_sharedOutputs_0_r_payload_data       (axi_ram_io_axi_arbiter_io_sharedInputs_1_r_payload_data[31:0]          ), //i\n",
      "    .io_sharedOutputs_0_r_payload_last       (axi_ram_io_axi_arbiter_io_sharedInputs_1_r_payload_last                ), //i\n",
      "    .io_sharedOutputs_1_arw_valid            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_valid               ), //o\n",
      "    .io_sharedOutputs_1_arw_ready            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_fire_1    ), //i\n",
      "    .io_sharedOutputs_1_arw_payload_addr     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_addr[31:0]  ), //o\n",
      "    .io_sharedOutputs_1_arw_payload_size     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_size[2:0]   ), //o\n",
      "    .io_sharedOutputs_1_arw_payload_write    (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_write       ), //o\n",
      "    .io_sharedOutputs_1_w_valid              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_valid                 ), //o\n",
      "    .io_sharedOutputs_1_w_ready              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_w_ready                 ), //i\n",
      "    .io_sharedOutputs_1_w_payload_data       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_data[31:0]    ), //o\n",
      "    .io_sharedOutputs_1_w_payload_strb       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_strb[3:0]     ), //o\n",
      "    .io_sharedOutputs_1_w_payload_last       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_last          ), //o\n",
      "    .io_sharedOutputs_1_b_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_b_valid                 ), //i\n",
      "    .io_sharedOutputs_1_b_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_b_ready                 ), //o\n",
      "    .io_sharedOutputs_1_r_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_valid                 ), //i\n",
      "    .io_sharedOutputs_1_r_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_r_ready                 ), //o\n",
      "    .io_sharedOutputs_1_r_payload_data       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_payload_data[31:0]    ), //i\n",
      "    .io_sharedOutputs_1_r_payload_last       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_payload_last          ), //i\n",
      "    .io_sharedOutputs_2_arw_valid            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_valid               ), //o\n",
      "    .io_sharedOutputs_2_arw_ready            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_fire_1    ), //i\n",
      "    .io_sharedOutputs_2_arw_payload_addr     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_payload_addr[31:0]  ), //o\n",
      "    .io_sharedOutputs_2_arw_payload_write    (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_payload_write       ), //o\n",
      "    .io_sharedOutputs_2_w_valid              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_valid                 ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_sharedOutputs_2_w_ready              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_w_ready                 ), //i\n",
      "    .io_sharedOutputs_2_w_payload_data       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_payload_data[31:0]    ), //o\n",
      "    .io_sharedOutputs_2_w_payload_last       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_payload_last          ), //o\n",
      "    .io_sharedOutputs_2_b_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_b_valid                 ), //i\n",
      "    .io_sharedOutputs_2_b_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_b_ready                 ), //o\n",
      "    .io_sharedOutputs_2_r_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_valid                 ), //i\n",
      "    .io_sharedOutputs_2_r_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_r_ready                 ), //o\n",
      "    .io_sharedOutputs_2_r_payload_data       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_payload_data[31:0]    ), //i\n",
      "    .io_sharedOutputs_2_r_payload_last       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_payload_last          ), //i\n",
      "    .io_axiClk                               (io_axiClk                                                              ), //i\n",
      "    .resetCtrl_axiReset                      (resetCtrl_axiReset                                                     )  //i\n",
      "  );\n",
      "  Axi4ReadOnlyDecoder_1 axi_vgaCtrl_io_axi_decoder (\n",
      "    .io_input_ar_valid               (axi_vgaCtrl_io_axi_ar_valid                                        ), //i\n",
      "    .io_input_ar_ready               (axi_vgaCtrl_io_axi_decoder_io_input_ar_ready                       ), //o\n",
      "    .io_input_ar_payload_addr        (axi_vgaCtrl_io_axi_ar_payload_addr[31:0]                           ), //i\n",
      "    .io_input_ar_payload_len         (axi_vgaCtrl_io_axi_ar_payload_len[7:0]                             ), //i\n",
      "    .io_input_ar_payload_size        (axi_vgaCtrl_io_axi_ar_payload_size[2:0]                            ), //i\n",
      "    .io_input_r_valid                (axi_vgaCtrl_io_axi_decoder_io_input_r_valid                        ), //o\n",
      "    .io_input_r_ready                (axi_vgaCtrl_io_axi_r_ready                                         ), //i\n",
      "    .io_input_r_payload_data         (axi_vgaCtrl_io_axi_decoder_io_input_r_payload_data[31:0]           ), //o\n",
      "    .io_input_r_payload_last         (axi_vgaCtrl_io_axi_decoder_io_input_r_payload_last                 ), //o\n",
      "    .io_outputs_0_ar_valid           (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_valid                   ), //o\n",
      "    .io_outputs_0_ar_ready           (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_fire_1        ), //i\n",
      "    .io_outputs_0_ar_payload_addr    (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_addr[31:0]      ), //o\n",
      "    .io_outputs_0_ar_payload_len     (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_len[7:0]        ), //o\n",
      "    .io_outputs_0_ar_payload_size    (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_size[2:0]       ), //o\n",
      "    .io_outputs_0_r_valid            (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_valid               ), //i\n",
      "    .io_outputs_0_r_ready            (axi_vgaCtrl_io_axi_decoder_io_outputs_0_r_ready                    ), //o\n",
      "    .io_outputs_0_r_payload_data     (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_data[31:0]  ), //i\n",
      "    .io_outputs_0_r_payload_last     (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_last        ), //i\n",
      "    .io_axiClk                       (io_axiClk                                                          ), //i\n",
      "    .resetCtrl_axiReset              (resetCtrl_axiReset                                                 )  //i\n",
      "  );\n",
      "  Axi4SharedArbiter axi_ram_io_axi_arbiter (\n",
      "    .io_readInputs_0_ar_valid               (axi_core_io_i_decoder_io_outputs_0_ar_validPipe_valid                           ), //i\n",
      "    .io_readInputs_0_ar_ready               (axi_ram_io_axi_arbiter_io_readInputs_0_ar_ready                                 ), //o\n",
      "    .io_readInputs_0_ar_payload_addr        (axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_addr[11:0]                    ), //i\n",
      "    .io_readInputs_0_ar_payload_id          (t_io_readInputs_0_ar_payload_id[1:0]                                            ), //i\n",
      "    .io_readInputs_0_ar_payload_len         (axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_len[7:0]                ), //i\n",
      "    .io_readInputs_0_ar_payload_size        (3'b010                                                                          ), //i\n",
      "    .io_readInputs_0_ar_payload_burst       (axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_burst[1:0]              ), //i\n",
      "    .io_readInputs_0_r_valid                (axi_ram_io_axi_arbiter_io_readInputs_0_r_valid                                  ), //o\n",
      "    .io_readInputs_0_r_ready                (axi_core_io_i_decoder_io_outputs_0_r_ready                                      ), //i\n",
      "    .io_readInputs_0_r_payload_data         (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]                     ), //o\n",
      "    .io_readInputs_0_r_payload_last         (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_last                           ), //o\n",
      "    .io_sharedInputs_0_arw_valid            (axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_valid                    ), //i\n",
      "    .io_sharedInputs_0_arw_ready            (axi_ram_io_axi_arbiter_io_sharedInputs_0_arw_ready                              ), //o\n",
      "    .io_sharedInputs_0_arw_payload_addr     (axi_ram_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr[11:0]                 ), //i\n",
      "    .io_sharedInputs_0_arw_payload_id       (t_io_sharedInputs_0_arw_payload_id[1:0]                                         ), //i\n",
      "    .io_sharedInputs_0_arw_payload_len      (t_io_sharedInputs_0_arw_payload_len[7:0]                                        ), //i\n",
      "    .io_sharedInputs_0_arw_payload_size     (axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_size[2:0]        ), //i\n",
      "    .io_sharedInputs_0_arw_payload_burst    (2'b01                                                                           ), //i\n",
      "    .io_sharedInputs_0_arw_payload_write    (axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_write            ), //i\n",
      "    .io_sharedInputs_0_w_valid              (axi_core_io_d_decoder_io_sharedOutputs_0_w_valid                                ), //i\n",
      "    .io_sharedInputs_0_w_ready              (axi_ram_io_axi_arbiter_io_sharedInputs_0_w_ready                                ), //o\n",
      "    .io_sharedInputs_0_w_payload_data       (axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_data[31:0]                   ), //i\n",
      "    .io_sharedInputs_0_w_payload_strb       (axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_strb[3:0]                    ), //i\n",
      "    .io_sharedInputs_0_w_payload_last       (axi_core_io_d_decoder_io_sharedOutputs_0_w_payload_last                         ), //i\n",
      "    .io_sharedInputs_0_b_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_0_b_valid                                ), //o\n",
      "    .io_sharedInputs_0_b_ready              (axi_core_io_d_decoder_io_sharedOutputs_0_b_ready                                ), //i\n",
      "    .io_sharedInputs_0_r_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_0_r_valid                                ), //o\n",
      "    .io_sharedInputs_0_r_ready              (axi_core_io_d_decoder_io_sharedOutputs_0_r_ready                                ), //i\n",
      "    .io_sharedInputs_0_r_payload_data       (axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_data[31:0]                   ), //o\n",
      "    .io_sharedInputs_0_r_payload_last       (axi_ram_io_axi_arbiter_io_sharedInputs_0_r_payload_last                         ), //o\n",
      "    .io_sharedInputs_1_arw_valid            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_valid              ), //i\n",
      "    .io_sharedInputs_1_arw_ready            (axi_ram_io_axi_arbiter_io_sharedInputs_1_arw_ready                              ), //o\n",
      "    .io_sharedInputs_1_arw_payload_addr     (axi_ram_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr[11:0]                 ), //i\n",
      "    .io_sharedInputs_1_arw_payload_id       (t_io_sharedInputs_1_arw_payload_id[1:0]                                         ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_sharedInputs_1_arw_payload_len      (t_io_sharedInputs_1_arw_payload_len[7:0]                                        ), //i\n",
      "    .io_sharedInputs_1_arw_payload_size     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_size[2:0]  ), //i\n",
      "    .io_sharedInputs_1_arw_payload_burst    (2'b01                                                                           ), //i\n",
      "    .io_sharedInputs_1_arw_payload_write    (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_write      ), //i\n",
      "    .io_sharedInputs_1_w_valid              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_valid                          ), //i\n",
      "    .io_sharedInputs_1_w_ready              (axi_ram_io_axi_arbiter_io_sharedInputs_1_w_ready                                ), //o\n",
      "    .io_sharedInputs_1_w_payload_data       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_data[31:0]             ), //i\n",
      "    .io_sharedInputs_1_w_payload_strb       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_strb[3:0]              ), //i\n",
      "    .io_sharedInputs_1_w_payload_last       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_w_payload_last                   ), //i\n",
      "    .io_sharedInputs_1_b_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_1_b_valid                                ), //o\n",
      "    .io_sharedInputs_1_b_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_b_ready                          ), //i\n",
      "    .io_sharedInputs_1_r_valid              (axi_ram_io_axi_arbiter_io_sharedInputs_1_r_valid                                ), //o\n",
      "    .io_sharedInputs_1_r_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_r_ready                          ), //i\n",
      "    .io_sharedInputs_1_r_payload_data       (axi_ram_io_axi_arbiter_io_sharedInputs_1_r_payload_data[31:0]                   ), //o\n",
      "    .io_sharedInputs_1_r_payload_last       (axi_ram_io_axi_arbiter_io_sharedInputs_1_r_payload_last                         ), //o\n",
      "    .io_output_arw_valid                    (axi_ram_io_axi_arbiter_io_output_arw_valid                                      ), //o\n",
      "    .io_output_arw_ready                    (axi_ram_io_axi_arw_ready                                                        ), //i\n",
      "    .io_output_arw_payload_addr             (axi_ram_io_axi_arbiter_io_output_arw_payload_addr[11:0]                         ), //o\n",
      "    .io_output_arw_payload_id               (axi_ram_io_axi_arbiter_io_output_arw_payload_id[3:0]                            ), //o\n",
      "    .io_output_arw_payload_len              (axi_ram_io_axi_arbiter_io_output_arw_payload_len[7:0]                           ), //o\n",
      "    .io_output_arw_payload_size             (axi_ram_io_axi_arbiter_io_output_arw_payload_size[2:0]                          ), //o\n",
      "    .io_output_arw_payload_burst            (axi_ram_io_axi_arbiter_io_output_arw_payload_burst[1:0]                         ), //o\n",
      "    .io_output_arw_payload_write            (axi_ram_io_axi_arbiter_io_output_arw_payload_write                              ), //o\n",
      "    .io_output_w_valid                      (axi_ram_io_axi_arbiter_io_output_w_valid                                        ), //o\n",
      "    .io_output_w_ready                      (axi_ram_io_axi_w_ready                                                          ), //i\n",
      "    .io_output_w_payload_data               (axi_ram_io_axi_arbiter_io_output_w_payload_data[31:0]                           ), //o\n",
      "    .io_output_w_payload_strb               (axi_ram_io_axi_arbiter_io_output_w_payload_strb[3:0]                            ), //o\n",
      "    .io_output_w_payload_last               (axi_ram_io_axi_arbiter_io_output_w_payload_last                                 ), //o\n",
      "    .io_output_b_valid                      (axi_ram_io_axi_b_valid                                                          ), //i\n",
      "    .io_output_b_ready                      (axi_ram_io_axi_arbiter_io_output_b_ready                                        ), //o\n",
      "    .io_output_b_payload_id                 (axi_ram_io_axi_b_payload_id[3:0]                                                ), //i\n",
      "    .io_output_r_valid                      (axi_ram_io_axi_r_valid                                                          ), //i\n",
      "    .io_output_r_ready                      (axi_ram_io_axi_arbiter_io_output_r_ready                                        ), //o\n",
      "    .io_output_r_payload_data               (axi_ram_io_axi_r_payload_data[31:0]                                             ), //i\n",
      "    .io_output_r_payload_id                 (axi_ram_io_axi_r_payload_id[3:0]                                                ), //i\n",
      "    .io_output_r_payload_last               (axi_ram_io_axi_r_payload_last                                                   ), //i\n",
      "    .io_axiClk                              (io_axiClk                                                                       ), //i\n",
      "    .resetCtrl_axiReset                     (resetCtrl_axiReset                                                              )  //i\n",
      "  );\n",
      "  Axi4SharedArbiter_1 axi_sdramCtrl_io_axi_arbiter (\n",
      "    .io_readInputs_0_ar_valid               (axi_core_io_i_decoder_io_outputs_1_ar_validPipe_valid                           ), //i\n",
      "    .io_readInputs_0_ar_ready               (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_ar_ready                           ), //o\n",
      "    .io_readInputs_0_ar_payload_addr        (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_ar_payload_addr[25:0]              ), //i\n",
      "    .io_readInputs_0_ar_payload_id          (t_io_readInputs_0_ar_payload_id_1[1:0]                                          ), //i\n",
      "    .io_readInputs_0_ar_payload_len         (axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_len[7:0]                ), //i\n",
      "    .io_readInputs_0_ar_payload_size        (3'b010                                                                          ), //i\n",
      "    .io_readInputs_0_ar_payload_burst       (axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_burst[1:0]              ), //i\n",
      "    .io_readInputs_0_r_valid                (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_valid                            ), //o\n",
      "    .io_readInputs_0_r_ready                (axi_core_io_i_decoder_io_outputs_1_r_ready                                      ), //i\n",
      "    .io_readInputs_0_r_payload_data         (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]               ), //o\n",
      "    .io_readInputs_0_r_payload_last         (axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_r_payload_last                     ), //o\n",
      "    .io_readInputs_1_ar_valid               (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_valid                      ), //i\n",
      "    .io_readInputs_1_ar_ready               (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_ar_ready                           ), //o\n",
      "    .io_readInputs_1_ar_payload_addr        (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_ar_payload_addr[25:0]              ), //i\n",
      "    .io_readInputs_1_ar_payload_id          (t_io_readInputs_1_ar_payload_id[1:0]                                            ), //i\n",
      "    .io_readInputs_1_ar_payload_len         (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_len[7:0]           ), //i\n",
      "    .io_readInputs_1_ar_payload_size        (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_size[2:0]          ), //i\n",
      "    .io_readInputs_1_ar_payload_burst       (2'b01                                                                           ), //i\n",
      "    .io_readInputs_1_r_valid                (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_valid                            ), //o\n",
      "    .io_readInputs_1_r_ready                (axi_vgaCtrl_io_axi_decoder_io_outputs_0_r_ready                                 ), //i\n",
      "    .io_readInputs_1_r_payload_data         (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_data[31:0]               ), //o\n",
      "    .io_readInputs_1_r_payload_last         (axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_r_payload_last                     ), //o\n",
      "    .io_sharedInputs_0_arw_valid            (axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_valid                    ), //i\n",
      "    .io_sharedInputs_0_arw_ready            (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_arw_ready                        ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_sharedInputs_0_arw_payload_addr     (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr[25:0]           ), //i\n",
      "    .io_sharedInputs_0_arw_payload_id       (t_io_sharedInputs_0_arw_payload_id_1[1:0]                                       ), //i\n",
      "    .io_sharedInputs_0_arw_payload_len      (t_io_sharedInputs_0_arw_payload_len_1[7:0]                                      ), //i\n",
      "    .io_sharedInputs_0_arw_payload_size     (axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_size[2:0]        ), //i\n",
      "    .io_sharedInputs_0_arw_payload_burst    (2'b01                                                                           ), //i\n",
      "    .io_sharedInputs_0_arw_payload_write    (axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_write            ), //i\n",
      "    .io_sharedInputs_0_w_valid              (axi_core_io_d_decoder_io_sharedOutputs_1_w_valid                                ), //i\n",
      "    .io_sharedInputs_0_w_ready              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_w_ready                          ), //o\n",
      "    .io_sharedInputs_0_w_payload_data       (axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_data[31:0]                   ), //i\n",
      "    .io_sharedInputs_0_w_payload_strb       (axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_strb[3:0]                    ), //i\n",
      "    .io_sharedInputs_0_w_payload_last       (axi_core_io_d_decoder_io_sharedOutputs_1_w_payload_last                         ), //i\n",
      "    .io_sharedInputs_0_b_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_b_valid                          ), //o\n",
      "    .io_sharedInputs_0_b_ready              (axi_core_io_d_decoder_io_sharedOutputs_1_b_ready                                ), //i\n",
      "    .io_sharedInputs_0_r_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_valid                          ), //o\n",
      "    .io_sharedInputs_0_r_ready              (axi_core_io_d_decoder_io_sharedOutputs_1_r_ready                                ), //i\n",
      "    .io_sharedInputs_0_r_payload_data       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_data[31:0]             ), //o\n",
      "    .io_sharedInputs_0_r_payload_last       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_r_payload_last                   ), //o\n",
      "    .io_sharedInputs_1_arw_valid            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_valid              ), //i\n",
      "    .io_sharedInputs_1_arw_ready            (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_arw_ready                        ), //o\n",
      "    .io_sharedInputs_1_arw_payload_addr     (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr[25:0]           ), //i\n",
      "    .io_sharedInputs_1_arw_payload_id       (t_io_sharedInputs_1_arw_payload_id_1[1:0]                                       ), //i\n",
      "    .io_sharedInputs_1_arw_payload_len      (t_io_sharedInputs_1_arw_payload_len_1[7:0]                                      ), //i\n",
      "    .io_sharedInputs_1_arw_payload_size     (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_size[2:0]  ), //i\n",
      "    .io_sharedInputs_1_arw_payload_burst    (2'b01                                                                           ), //i\n",
      "    .io_sharedInputs_1_arw_payload_write    (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_write      ), //i\n",
      "    .io_sharedInputs_1_w_valid              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_valid                          ), //i\n",
      "    .io_sharedInputs_1_w_ready              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_w_ready                          ), //o\n",
      "    .io_sharedInputs_1_w_payload_data       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_data[31:0]             ), //i\n",
      "    .io_sharedInputs_1_w_payload_strb       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_strb[3:0]              ), //i\n",
      "    .io_sharedInputs_1_w_payload_last       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_w_payload_last                   ), //i\n",
      "    .io_sharedInputs_1_b_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_b_valid                          ), //o\n",
      "    .io_sharedInputs_1_b_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_b_ready                          ), //i\n",
      "    .io_sharedInputs_1_r_valid              (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_valid                          ), //o\n",
      "    .io_sharedInputs_1_r_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_r_ready                          ), //i\n",
      "    .io_sharedInputs_1_r_payload_data       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_payload_data[31:0]             ), //o\n",
      "    .io_sharedInputs_1_r_payload_last       (axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_r_payload_last                   ), //o\n",
      "    .io_output_arw_valid                    (axi_sdramCtrl_io_axi_arbiter_io_output_arw_valid                                ), //o\n",
      "    .io_output_arw_ready                    (axi_sdramCtrl_io_axi_arbiter_io_output_arw_ready                                ), //i\n",
      "    .io_output_arw_payload_addr             (axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_addr[25:0]                   ), //o\n",
      "    .io_output_arw_payload_id               (axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_id[3:0]                      ), //o\n",
      "    .io_output_arw_payload_len              (axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_len[7:0]                     ), //o\n",
      "    .io_output_arw_payload_size             (axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_size[2:0]                    ), //o\n",
      "    .io_output_arw_payload_burst            (axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_burst[1:0]                   ), //o\n",
      "    .io_output_arw_payload_write            (axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_write                        ), //o\n",
      "    .io_output_w_valid                      (axi_sdramCtrl_io_axi_arbiter_io_output_w_valid                                  ), //o\n",
      "    .io_output_w_ready                      (axi_sdramCtrl_io_axi_arbiter_io_output_w_ready                                  ), //i\n",
      "    .io_output_w_payload_data               (axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_data[31:0]                     ), //o\n",
      "    .io_output_w_payload_strb               (axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_strb[3:0]                      ), //o\n",
      "    .io_output_w_payload_last               (axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_last                           ), //o\n",
      "    .io_output_b_valid                      (axi_sdramCtrl_io_axi_b_valid                                                    ), //i\n",
      "    .io_output_b_ready                      (axi_sdramCtrl_io_axi_arbiter_io_output_b_ready                                  ), //o\n",
      "    .io_output_b_payload_id                 (axi_sdramCtrl_io_axi_b_payload_id[3:0]                                          ), //i\n",
      "    .io_output_r_valid                      (axi_sdramCtrl_io_axi_r_valid                                                    ), //i\n",
      "    .io_output_r_ready                      (axi_sdramCtrl_io_axi_arbiter_io_output_r_ready                                  ), //o\n",
      "    .io_output_r_payload_data               (axi_sdramCtrl_io_axi_r_payload_data[31:0]                                       ), //i\n",
      "    .io_output_r_payload_id                 (axi_sdramCtrl_io_axi_r_payload_id[3:0]                                          ), //i\n",
      "    .io_output_r_payload_last               (axi_sdramCtrl_io_axi_r_payload_last                                             ), //i\n",
      "    .io_axiClk                              (io_axiClk                                                                       ), //i\n",
      "    .resetCtrl_axiReset                     (resetCtrl_axiReset                                                              )  //i\n",
      "  );\n",
      "  Axi4SharedArbiter_2 axi_apbBridge_io_axi_arbiter (\n",
      "    .io_sharedInputs_0_arw_valid            (axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_valid                ), //i\n",
      "    .io_sharedInputs_0_arw_ready            (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_arw_ready                    ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_sharedInputs_0_arw_payload_addr     (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr[19:0]       ), //i\n",
      "    .io_sharedInputs_0_arw_payload_id       (t_io_sharedInputs_0_arw_payload_id_2[2:0]                                   ), //i\n",
      "    .io_sharedInputs_0_arw_payload_write    (axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_payload_write        ), //i\n",
      "    .io_sharedInputs_0_w_valid              (axi_core_io_d_decoder_io_sharedOutputs_2_w_valid                            ), //i\n",
      "    .io_sharedInputs_0_w_ready              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_w_ready                      ), //o\n",
      "    .io_sharedInputs_0_w_payload_data       (axi_core_io_d_decoder_io_sharedOutputs_2_w_payload_data[31:0]               ), //i\n",
      "    .io_sharedInputs_0_w_payload_last       (axi_core_io_d_decoder_io_sharedOutputs_2_w_payload_last                     ), //i\n",
      "    .io_sharedInputs_0_b_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_b_valid                      ), //o\n",
      "    .io_sharedInputs_0_b_ready              (axi_core_io_d_decoder_io_sharedOutputs_2_b_ready                            ), //i\n",
      "    .io_sharedInputs_0_r_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_valid                      ), //o\n",
      "    .io_sharedInputs_0_r_ready              (axi_core_io_d_decoder_io_sharedOutputs_2_r_ready                            ), //i\n",
      "    .io_sharedInputs_0_r_payload_data       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_data[31:0]         ), //o\n",
      "    .io_sharedInputs_0_r_payload_last       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_r_payload_last               ), //o\n",
      "    .io_sharedInputs_1_arw_valid            (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_valid          ), //i\n",
      "    .io_sharedInputs_1_arw_ready            (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_arw_ready                    ), //o\n",
      "    .io_sharedInputs_1_arw_payload_addr     (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr[19:0]       ), //i\n",
      "    .io_sharedInputs_1_arw_payload_id       (t_io_sharedInputs_1_arw_payload_id_2[2:0]                                   ), //i\n",
      "    .io_sharedInputs_1_arw_payload_write    (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_write  ), //i\n",
      "    .io_sharedInputs_1_w_valid              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_valid                      ), //i\n",
      "    .io_sharedInputs_1_w_ready              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_w_ready                      ), //o\n",
      "    .io_sharedInputs_1_w_payload_data       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_payload_data[31:0]         ), //i\n",
      "    .io_sharedInputs_1_w_payload_last       (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_w_payload_last               ), //i\n",
      "    .io_sharedInputs_1_b_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_b_valid                      ), //o\n",
      "    .io_sharedInputs_1_b_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_b_ready                      ), //i\n",
      "    .io_sharedInputs_1_r_valid              (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_valid                      ), //o\n",
      "    .io_sharedInputs_1_r_ready              (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_r_ready                      ), //i\n",
      "    .io_sharedInputs_1_r_payload_data       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_payload_data[31:0]         ), //o\n",
      "    .io_sharedInputs_1_r_payload_last       (axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_r_payload_last               ), //o\n",
      "    .io_output_arw_valid                    (axi_apbBridge_io_axi_arbiter_io_output_arw_valid                            ), //o\n",
      "    .io_output_arw_ready                    (axi_apbBridge_io_axi_arbiter_io_output_arw_ready                            ), //i\n",
      "    .io_output_arw_payload_addr             (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_addr[19:0]               ), //o\n",
      "    .io_output_arw_payload_id               (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_id[3:0]                  ), //o\n",
      "    .io_output_arw_payload_write            (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_write                    ), //o\n",
      "    .io_output_w_valid                      (axi_apbBridge_io_axi_arbiter_io_output_w_valid                              ), //o\n",
      "    .io_output_w_ready                      (axi_apbBridge_io_axi_arbiter_io_output_w_ready                              ), //i\n",
      "    .io_output_w_payload_data               (axi_apbBridge_io_axi_arbiter_io_output_w_payload_data[31:0]                 ), //o\n",
      "    .io_output_w_payload_last               (axi_apbBridge_io_axi_arbiter_io_output_w_payload_last                       ), //o\n",
      "    .io_output_b_valid                      (axi_apbBridge_io_axi_b_valid                                                ), //i\n",
      "    .io_output_b_ready                      (axi_apbBridge_io_axi_arbiter_io_output_b_ready                              ), //o\n",
      "    .io_output_b_payload_id                 (axi_apbBridge_io_axi_b_payload_id[3:0]                                      ), //i\n",
      "    .io_output_r_valid                      (axi_apbBridge_io_axi_r_valid                                                ), //i\n",
      "    .io_output_r_ready                      (axi_apbBridge_io_axi_arbiter_io_output_r_ready                              ), //o\n",
      "    .io_output_r_payload_data               (axi_apbBridge_io_axi_r_payload_data[31:0]                                   ), //i\n",
      "    .io_output_r_payload_id                 (axi_apbBridge_io_axi_r_payload_id[3:0]                                      ), //i\n",
      "    .io_output_r_payload_last               (axi_apbBridge_io_axi_r_payload_last                                         ), //i\n",
      "    .io_axiClk                              (io_axiClk                                                                   ), //i\n",
      "    .resetCtrl_axiReset                     (resetCtrl_axiReset                                                          )  //i\n",
      "  );\n",
      "  Apb3Decoder io_apb_decoder (\n",
      "    .io_input_PADDR       (axi_apbBridge_io_apb_PADDR[19:0]       ), //i\n",
      "    .io_input_PSEL        (axi_apbBridge_io_apb_PSEL              ), //i\n",
      "    .io_input_PENABLE     (axi_apbBridge_io_apb_PENABLE           ), //i\n",
      "    .io_input_PREADY      (io_apb_decoder_io_input_PREADY         ), //o\n",
      "    .io_input_PWRITE      (axi_apbBridge_io_apb_PWRITE            ), //i\n",
      "    .io_input_PWDATA      (axi_apbBridge_io_apb_PWDATA[31:0]      ), //i\n",
      "    .io_input_PRDATA      (io_apb_decoder_io_input_PRDATA[31:0]   ), //o\n",
      "    .io_output_PADDR      (io_apb_decoder_io_output_PADDR[19:0]   ), //o\n",
      "    .io_output_PSEL       (io_apb_decoder_io_output_PSEL[5:0]     ), //o\n",
      "    .io_output_PENABLE    (io_apb_decoder_io_output_PENABLE       ), //o\n",
      "    .io_output_PREADY     (apb3Router_1_io_input_PREADY           ), //i\n",
      "    .io_output_PWRITE     (io_apb_decoder_io_output_PWRITE        ), //o\n",
      "    .io_output_PWDATA     (io_apb_decoder_io_output_PWDATA[31:0]  ), //o\n",
      "    .io_output_PRDATA     (apb3Router_1_io_input_PRDATA[31:0]     )  //i\n",
      "  );\n",
      "  Apb3Router apb3Router_1 (\n",
      "    .io_input_PADDR          (io_apb_decoder_io_output_PADDR[19:0]    ), //i\n",
      "    .io_input_PSEL           (io_apb_decoder_io_output_PSEL[5:0]      ), //i\n",
      "    .io_input_PENABLE        (io_apb_decoder_io_output_PENABLE        ), //i\n",
      "    .io_input_PREADY         (apb3Router_1_io_input_PREADY            ), //o\n",
      "    .io_input_PWRITE         (io_apb_decoder_io_output_PWRITE         ), //i\n",
      "    .io_input_PWDATA         (io_apb_decoder_io_output_PWDATA[31:0]   ), //i\n",
      "    .io_input_PRDATA         (apb3Router_1_io_input_PRDATA[31:0]      ), //o\n",
      "    .io_outputs_0_PADDR      (apb3Router_1_io_outputs_0_PADDR[19:0]   ), //o\n",
      "    .io_outputs_0_PSEL       (apb3Router_1_io_outputs_0_PSEL          ), //o\n",
      "    .io_outputs_0_PENABLE    (apb3Router_1_io_outputs_0_PENABLE       ), //o\n",
      "    .io_outputs_0_PREADY     (axi_gpioACtrl_io_apb_PREADY             ), //i\n",
      "    .io_outputs_0_PWRITE     (apb3Router_1_io_outputs_0_PWRITE        ), //o\n",
      "    .io_outputs_0_PWDATA     (apb3Router_1_io_outputs_0_PWDATA[31:0]  ), //o\n",
      "    .io_outputs_0_PRDATA     (axi_gpioACtrl_io_apb_PRDATA[31:0]       ), //i\n",
      "    .io_outputs_1_PADDR      (apb3Router_1_io_outputs_1_PADDR[19:0]   ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_outputs_1_PSEL       (apb3Router_1_io_outputs_1_PSEL          ), //o\n",
      "    .io_outputs_1_PENABLE    (apb3Router_1_io_outputs_1_PENABLE       ), //o\n",
      "    .io_outputs_1_PREADY     (axi_gpioBCtrl_io_apb_PREADY             ), //i\n",
      "    .io_outputs_1_PWRITE     (apb3Router_1_io_outputs_1_PWRITE        ), //o\n",
      "    .io_outputs_1_PWDATA     (apb3Router_1_io_outputs_1_PWDATA[31:0]  ), //o\n",
      "    .io_outputs_1_PRDATA     (axi_gpioBCtrl_io_apb_PRDATA[31:0]       ), //i\n",
      "    .io_outputs_2_PADDR      (apb3Router_1_io_outputs_2_PADDR[19:0]   ), //o\n",
      "    .io_outputs_2_PSEL       (apb3Router_1_io_outputs_2_PSEL          ), //o\n",
      "    .io_outputs_2_PENABLE    (apb3Router_1_io_outputs_2_PENABLE       ), //o\n",
      "    .io_outputs_2_PREADY     (axi_uartCtrl_io_apb_PREADY              ), //i\n",
      "    .io_outputs_2_PWRITE     (apb3Router_1_io_outputs_2_PWRITE        ), //o\n",
      "    .io_outputs_2_PWDATA     (apb3Router_1_io_outputs_2_PWDATA[31:0]  ), //o\n",
      "    .io_outputs_2_PRDATA     (axi_uartCtrl_io_apb_PRDATA[31:0]        ), //i\n",
      "    .io_outputs_3_PADDR      (apb3Router_1_io_outputs_3_PADDR[19:0]   ), //o\n",
      "    .io_outputs_3_PSEL       (apb3Router_1_io_outputs_3_PSEL          ), //o\n",
      "    .io_outputs_3_PENABLE    (apb3Router_1_io_outputs_3_PENABLE       ), //o\n",
      "    .io_outputs_3_PREADY     (axi_timerCtrl_io_apb_PREADY             ), //i\n",
      "    .io_outputs_3_PWRITE     (apb3Router_1_io_outputs_3_PWRITE        ), //o\n",
      "    .io_outputs_3_PWDATA     (apb3Router_1_io_outputs_3_PWDATA[31:0]  ), //o\n",
      "    .io_outputs_3_PRDATA     (axi_timerCtrl_io_apb_PRDATA[31:0]       ), //i\n",
      "    .io_outputs_4_PADDR      (apb3Router_1_io_outputs_4_PADDR[19:0]   ), //o\n",
      "    .io_outputs_4_PSEL       (apb3Router_1_io_outputs_4_PSEL          ), //o\n",
      "    .io_outputs_4_PENABLE    (apb3Router_1_io_outputs_4_PENABLE       ), //o\n",
      "    .io_outputs_4_PREADY     (axi_vgaCtrl_io_apb_PREADY               ), //i\n",
      "    .io_outputs_4_PWRITE     (apb3Router_1_io_outputs_4_PWRITE        ), //o\n",
      "    .io_outputs_4_PWDATA     (apb3Router_1_io_outputs_4_PWDATA[31:0]  ), //o\n",
      "    .io_outputs_4_PRDATA     (axi_vgaCtrl_io_apb_PRDATA[31:0]         ), //i\n",
      "    .io_outputs_5_PADDR      (apb3Router_1_io_outputs_5_PADDR[19:0]   ), //o\n",
      "    .io_outputs_5_PSEL       (apb3Router_1_io_outputs_5_PSEL          ), //o\n",
      "    .io_outputs_5_PENABLE    (apb3Router_1_io_outputs_5_PENABLE       ), //o\n",
      "    .io_outputs_5_PREADY     (axi_core_io_debugBus_PREADY             ), //i\n",
      "    .io_outputs_5_PWRITE     (apb3Router_1_io_outputs_5_PWRITE        ), //o\n",
      "    .io_outputs_5_PWDATA     (apb3Router_1_io_outputs_5_PWDATA[31:0]  ), //o\n",
      "    .io_outputs_5_PRDATA     (axi_core_io_debugBus_PRDATA[31:0]       ), //i\n",
      "    .io_axiClk               (io_axiClk                               ), //i\n",
      "    .resetCtrl_axiReset      (resetCtrl_axiReset                      )  //i\n",
      "  );\n",
      "  initial begin\n",
      "    resetCtrl_axiResetCounter = 6'h0;\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    resetCtrl_axiResetUnbuffered = 1'b0;\n",
      "    if(when_Pinsec_l116) begin\n",
      "      resetCtrl_axiResetUnbuffered = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    resetCtrl_coreResetUnbuffered = 1'b0;\n",
      "    if(resetCtrl_axiResetUnbuffered) begin\n",
      "      resetCtrl_coreResetUnbuffered = 1'b1;\n",
      "    end\n",
      "    if(axi_core_io_debugResetOut) begin\n",
      "      resetCtrl_coreResetUnbuffered = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_when_Pinsec_l116[5 : 0] = 6'h3f;\n",
      "  assign when_Pinsec_l116 = (resetCtrl_axiResetCounter != t_when_Pinsec_l116);\n",
      "  assign when_Pinsec_l120 = io_asyncReset_buffercc_io_dataOut;\n",
      "  assign resetCtrl_vgaReset = resetCtrl_axiResetUnbuffered_buffercc_io_dataOut;\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_fire = (axi_core_io_i_decoder_io_outputs_0_ar_validPipe_valid && axi_core_io_i_decoder_io_outputs_0_ar_validPipe_ready);\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_fire_1 = (axi_core_io_i_decoder_io_outputs_0_ar_validPipe_valid && axi_core_io_i_decoder_io_outputs_0_ar_validPipe_ready);\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_valid = axi_core_io_i_decoder_io_outputs_0_ar_rValid;\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_addr = axi_core_io_i_decoder_io_outputs_0_ar_payload_addr;\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_len = axi_core_io_i_decoder_io_outputs_0_ar_payload_len;\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_burst = axi_core_io_i_decoder_io_outputs_0_ar_payload_burst;\n",
      "  assign axi_core_io_i_decoder_io_outputs_0_ar_validPipe_ready = axi_ram_io_axi_arbiter_io_readInputs_0_ar_ready;\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_fire = (axi_core_io_i_decoder_io_outputs_1_ar_validPipe_valid && axi_core_io_i_decoder_io_outputs_1_ar_validPipe_ready);\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_fire_1 = (axi_core_io_i_decoder_io_outputs_1_ar_validPipe_valid && axi_core_io_i_decoder_io_outputs_1_ar_validPipe_ready);\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_valid = axi_core_io_i_decoder_io_outputs_1_ar_rValid;\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_addr = axi_core_io_i_decoder_io_outputs_1_ar_payload_addr;\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_len = axi_core_io_i_decoder_io_outputs_1_ar_payload_len;\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_burst = axi_core_io_i_decoder_io_outputs_1_ar_payload_burst;\n",
      "  assign axi_core_io_i_decoder_io_outputs_1_ar_validPipe_ready = axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_ar_ready;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_fire = (axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_valid && axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_ready);\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_fire_1 = (axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_valid && axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_ready);\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_valid = axi_core_io_d_decoder_io_sharedOutputs_0_arw_rValid;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_addr = axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_addr;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_size = axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_size;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_write = axi_core_io_d_decoder_io_sharedOutputs_0_arw_payload_write;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_ready = axi_ram_io_axi_arbiter_io_sharedInputs_0_arw_ready;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_fire = (axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_valid && axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_ready);\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_fire_1 = (axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_valid && axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_ready);\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_valid = axi_core_io_d_decoder_io_sharedOutputs_1_arw_rValid;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_addr = axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_addr;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_size = axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_size;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_write = axi_core_io_d_decoder_io_sharedOutputs_1_arw_payload_write;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_ready = axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_arw_ready;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_fire = (axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_valid && axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_ready);\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_fire_1 = (axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_valid && axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_ready);\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_valid = axi_core_io_d_decoder_io_sharedOutputs_2_arw_rValid;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_payload_addr = axi_core_io_d_decoder_io_sharedOutputs_2_arw_payload_addr;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_payload_write = axi_core_io_d_decoder_io_sharedOutputs_2_arw_payload_write;\n",
      "  assign axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_ready = axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_arw_ready;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_fire = (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_valid && axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_ready);\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_fire_1 = (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_valid && axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_ready);\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_valid = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_rValid;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_addr = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_addr;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_size = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_size;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_write = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_payload_write;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_ready = axi_ram_io_axi_arbiter_io_sharedInputs_1_arw_ready;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_fire = (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_valid && axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_ready);\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_fire_1 = (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_valid && axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_ready);\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_valid = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_rValid;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_addr = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_addr;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_size = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_size;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_write = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_payload_write;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_ready = axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_arw_ready;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_fire = (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_valid && axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_ready);\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_fire_1 = (axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_valid && axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_ready);\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_valid = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_rValid;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_addr = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_payload_addr;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_write = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_payload_write;\n",
      "  assign axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_ready = axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_arw_ready;\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_fire = (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_valid && axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_ready);\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_fire_1 = (axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_valid && axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_ready);\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_valid = axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid;\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_addr = axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_addr;\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_len = axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_len;\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_size = axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_payload_size;\n",
      "  assign axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_ready = axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_ar_ready;\n",
      "  assign axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_addr = axi_core_io_i_decoder_io_outputs_0_ar_validPipe_payload_addr[11:0];\n",
      "  assign t_io_readInputs_0_ar_payload_id[1 : 0] = 2'b00;\n",
      "  assign axi_ram_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr = axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_payload_addr[11:0];\n",
      "  assign t_io_sharedInputs_0_arw_payload_id[1 : 0] = 2'b00;\n",
      "  assign t_io_sharedInputs_0_arw_payload_len[7 : 0] = 8'h0;\n",
      "  assign axi_ram_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_addr[11:0];\n",
      "  assign t_io_sharedInputs_1_arw_payload_id[1 : 0] = 2'b00;\n",
      "  assign t_io_sharedInputs_1_arw_payload_len[7 : 0] = 8'h0;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_readInputs_0_ar_payload_addr = axi_core_io_i_decoder_io_outputs_1_ar_validPipe_payload_addr[25:0];\n",
      "  assign t_io_readInputs_0_ar_payload_id_1[1 : 0] = 2'b00;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_readInputs_1_ar_payload_addr = axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_payload_addr[25:0];\n",
      "  assign t_io_readInputs_1_ar_payload_id[1 : 0] = 2'b00;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr = axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_payload_addr[25:0];\n",
      "  assign t_io_sharedInputs_0_arw_payload_id_1[1 : 0] = 2'b00;\n",
      "  assign t_io_sharedInputs_0_arw_payload_len_1[7 : 0] = 8'h0;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_addr[25:0];\n",
      "  assign t_io_sharedInputs_1_arw_payload_id_1[1 : 0] = 2'b00;\n",
      "  assign t_io_sharedInputs_1_arw_payload_len_1[7 : 0] = 8'h0;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_fire = (axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_valid && axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_ready);\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_ready = (! axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid);\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_valid = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_addr = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_id = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_len = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_size = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_burst = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_payload_write = axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_ready = axi_sdramCtrl_io_axi_arw_ready;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_ready = (! axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid);\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_valid = (axi_sdramCtrl_io_axi_arbiter_io_output_w_valid || axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid);\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_data = (axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid ? axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data : axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_data);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_strb = (axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid ? axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb : axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_strb);\n",
      "  always @(*) begin\n",
      "    axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready = axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_valid);\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_valid = axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_payload_data = axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_payload_strb = axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb;\n",
      "  assign axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_ready = axi_sdramCtrl_io_axi_w_ready;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_sharedInputs_0_arw_payload_addr = axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_payload_addr[19:0];\n",
      "  assign t_io_sharedInputs_0_arw_payload_id_2[2 : 0] = 3'b000;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_sharedInputs_1_arw_payload_addr = axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_addr[19:0];\n",
      "  assign t_io_sharedInputs_1_arw_payload_id_2[2 : 0] = 3'b000;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_fire = (axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_valid && axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_ready);\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_ready = (! axi_apbBridge_io_axi_arbiter_io_output_arw_rValid);\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_valid = axi_apbBridge_io_axi_arbiter_io_output_arw_rValid;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_addr = axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_id = axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_payload_write = axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_ready = axi_apbBridge_io_axi_arw_ready;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_fire = (axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_valid && axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_ready);\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_w_ready = (! axi_apbBridge_io_axi_arbiter_io_output_w_rValid);\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_valid = axi_apbBridge_io_axi_arbiter_io_output_w_rValid;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_payload_data = axi_apbBridge_io_axi_arbiter_io_output_w_rData_data;\n",
      "  assign axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_ready = axi_apbBridge_io_axi_w_ready;\n",
      "  assign axi_gpioACtrl_io_apb_PADDR = apb3Router_1_io_outputs_0_PADDR[3:0];\n",
      "  assign axi_gpioBCtrl_io_apb_PADDR = apb3Router_1_io_outputs_1_PADDR[3:0];\n",
      "  assign axi_uartCtrl_io_apb_PADDR = apb3Router_1_io_outputs_2_PADDR[4:0];\n",
      "  assign axi_timerCtrl_io_apb_PADDR = apb3Router_1_io_outputs_3_PADDR[7:0];\n",
      "  assign axi_vgaCtrl_io_apb_PADDR = apb3Router_1_io_outputs_4_PADDR[7:0];\n",
      "  assign axi_core_io_debugBus_PADDR = apb3Router_1_io_outputs_5_PADDR[11:0];\n",
      "  always @(*) begin\n",
      "    axi_core_io_interrupt = 4'b0000;\n",
      "    axi_core_io_interrupt[0] = axi_uartCtrl_io_interrupt;\n",
      "    axi_core_io_interrupt[1] = axi_timerCtrl_io_interrupt;\n",
      "  end\n",
      "\n",
      "  assign io_gpioA_write = axi_gpioACtrl_io_gpio_write;\n",
      "  assign io_gpioA_writeEnable = axi_gpioACtrl_io_gpio_writeEnable;\n",
      "  assign io_gpioB_write = axi_gpioBCtrl_io_gpio_write;\n",
      "  assign io_gpioB_writeEnable = axi_gpioBCtrl_io_gpio_writeEnable;\n",
      "  assign io_jtag_tdo = axi_jtagCtrl_io_jtag_tdo;\n",
      "  assign io_uart_txd = axi_uartCtrl_io_uart_txd;\n",
      "  assign io_sdram_ADDR = axi_sdramCtrl_io_sdram_ADDR;\n",
      "  assign io_sdram_BA = axi_sdramCtrl_io_sdram_BA;\n",
      "  assign io_sdram_DQ_write = axi_sdramCtrl_io_sdram_DQ_write;\n",
      "  assign io_sdram_DQ_writeEnable = axi_sdramCtrl_io_sdram_DQ_writeEnable;\n",
      "  assign io_sdram_DQM = axi_sdramCtrl_io_sdram_DQM;\n",
      "  assign io_sdram_CASn = axi_sdramCtrl_io_sdram_CASn;\n",
      "  assign io_sdram_CKE = axi_sdramCtrl_io_sdram_CKE;\n",
      "  assign io_sdram_CSn = axi_sdramCtrl_io_sdram_CSn;\n",
      "  assign io_sdram_RASn = axi_sdramCtrl_io_sdram_RASn;\n",
      "  assign io_sdram_WEn = axi_sdramCtrl_io_sdram_WEn;\n",
      "  assign io_vga_vSync = axi_vgaCtrl_io_vga_vSync;\n",
      "  assign io_vga_hSync = axi_vgaCtrl_io_vga_hSync;\n",
      "  assign io_vga_colorEn = axi_vgaCtrl_io_vga_colorEn;\n",
      "  assign io_vga_color_r = axi_vgaCtrl_io_vga_color_r;\n",
      "  assign io_vga_color_g = axi_vgaCtrl_io_vga_color_g;\n",
      "  assign io_vga_color_b = axi_vgaCtrl_io_vga_color_b;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(when_Pinsec_l116) begin\n",
      "      resetCtrl_axiResetCounter <= (resetCtrl_axiResetCounter + 6'h01);\n",
      "    end\n",
      "    if(when_Pinsec_l120) begin\n",
      "      resetCtrl_axiResetCounter <= 6'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    resetCtrl_axiReset <= resetCtrl_axiResetUnbuffered;\n",
      "    resetCtrl_coreReset <= resetCtrl_coreResetUnbuffered;\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      axi_core_io_i_decoder_io_outputs_0_ar_rValid <= 1'b0;\n",
      "      axi_core_io_i_decoder_io_outputs_1_ar_rValid <= 1'b0;\n",
      "      axi_core_io_d_decoder_io_sharedOutputs_0_arw_rValid <= 1'b0;\n",
      "      axi_core_io_d_decoder_io_sharedOutputs_1_arw_rValid <= 1'b0;\n",
      "      axi_core_io_d_decoder_io_sharedOutputs_2_arw_rValid <= 1'b0;\n",
      "      axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_rValid <= 1'b0;\n",
      "      axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_rValid <= 1'b0;\n",
      "      axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_rValid <= 1'b0;\n",
      "      axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid <= 1'b0;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid <= 1'b0;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid <= 1'b0;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid <= 1'b0;\n",
      "      axi_apbBridge_io_axi_arbiter_io_output_arw_rValid <= 1'b0;\n",
      "      axi_apbBridge_io_axi_arbiter_io_output_w_rValid <= 1'b0;\n",
      "    end else begin\n",
      "      if(axi_core_io_i_decoder_io_outputs_0_ar_valid) begin\n",
      "        axi_core_io_i_decoder_io_outputs_0_ar_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_core_io_i_decoder_io_outputs_0_ar_validPipe_fire) begin\n",
      "        axi_core_io_i_decoder_io_outputs_0_ar_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_core_io_i_decoder_io_outputs_1_ar_valid) begin\n",
      "        axi_core_io_i_decoder_io_outputs_1_ar_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_core_io_i_decoder_io_outputs_1_ar_validPipe_fire) begin\n",
      "        axi_core_io_i_decoder_io_outputs_1_ar_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_core_io_d_decoder_io_sharedOutputs_0_arw_valid) begin\n",
      "        axi_core_io_d_decoder_io_sharedOutputs_0_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_core_io_d_decoder_io_sharedOutputs_0_arw_validPipe_fire) begin\n",
      "        axi_core_io_d_decoder_io_sharedOutputs_0_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_core_io_d_decoder_io_sharedOutputs_1_arw_valid) begin\n",
      "        axi_core_io_d_decoder_io_sharedOutputs_1_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_core_io_d_decoder_io_sharedOutputs_1_arw_validPipe_fire) begin\n",
      "        axi_core_io_d_decoder_io_sharedOutputs_1_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_core_io_d_decoder_io_sharedOutputs_2_arw_valid) begin\n",
      "        axi_core_io_d_decoder_io_sharedOutputs_2_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_core_io_d_decoder_io_sharedOutputs_2_arw_validPipe_fire) begin\n",
      "        axi_core_io_d_decoder_io_sharedOutputs_2_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_valid) begin\n",
      "        axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_validPipe_fire) begin\n",
      "        axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_0_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_valid) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "        axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_validPipe_fire) begin\n",
      "        axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_1_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_valid) begin\n",
      "        axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_validPipe_fire) begin\n",
      "        axi_jtagCtrl_io_axi_decoder_io_sharedOutputs_2_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_valid) begin\n",
      "        axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_validPipe_fire) begin\n",
      "        axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_sdramCtrl_io_axi_arbiter_io_output_arw_valid) begin\n",
      "        axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_fire) begin\n",
      "        axi_sdramCtrl_io_axi_arbiter_io_output_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_sdramCtrl_io_axi_arbiter_io_output_w_valid) begin\n",
      "        axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready) begin\n",
      "        axi_sdramCtrl_io_axi_arbiter_io_output_w_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready) begin\n",
      "        axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid <= axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_valid;\n",
      "      end\n",
      "      if(axi_apbBridge_io_axi_arbiter_io_output_arw_valid) begin\n",
      "        axi_apbBridge_io_axi_arbiter_io_output_arw_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_fire) begin\n",
      "        axi_apbBridge_io_axi_arbiter_io_output_arw_rValid <= 1'b0;\n",
      "      end\n",
      "      if(axi_apbBridge_io_axi_arbiter_io_output_w_valid) begin\n",
      "        axi_apbBridge_io_axi_arbiter_io_output_w_rValid <= 1'b1;\n",
      "      end\n",
      "      if(axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_fire) begin\n",
      "        axi_apbBridge_io_axi_arbiter_io_output_w_rValid <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(axi_sdramCtrl_io_axi_arbiter_io_output_arw_ready) begin\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr <= axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_addr;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id <= axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_id;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len <= axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_len;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size <= axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_size;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst <= axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_burst;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_write <= axi_sdramCtrl_io_axi_arbiter_io_output_arw_payload_write;\n",
      "    end\n",
      "    if(axi_sdramCtrl_io_axi_arbiter_io_output_w_ready) begin\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data <= axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_data;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb <= axi_sdramCtrl_io_axi_arbiter_io_output_w_payload_strb;\n",
      "    end\n",
      "    if(axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready) begin\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data <= axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_data;\n",
      "      axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb <= axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_payload_strb;\n",
      "    end\n",
      "    if(axi_apbBridge_io_axi_arbiter_io_output_arw_ready) begin\n",
      "      axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr <= axi_apbBridge_io_axi_arbiter_io_output_arw_payload_addr;\n",
      "      axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id <= axi_apbBridge_io_axi_arbiter_io_output_arw_payload_id;\n",
      "      axi_apbBridge_io_axi_arbiter_io_output_arw_rData_write <= axi_apbBridge_io_axi_arbiter_io_output_arw_payload_write;\n",
      "    end\n",
      "    if(axi_apbBridge_io_axi_arbiter_io_output_w_ready) begin\n",
      "      axi_apbBridge_io_axi_arbiter_io_output_w_rData_data <= axi_apbBridge_io_axi_arbiter_io_output_w_payload_data;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Apb3Router (\n",
      "  input      [19:0]   io_input_PADDR,\n",
      "  input      [5:0]    io_input_PSEL,\n",
      "  input               io_input_PENABLE,\n",
      "  output              io_input_PREADY,\n",
      "  input               io_input_PWRITE,\n",
      "  input      [31:0]   io_input_PWDATA,\n",
      "  output     [31:0]   io_input_PRDATA,\n",
      "  output     [19:0]   io_outputs_0_PADDR,\n",
      "  output     [0:0]    io_outputs_0_PSEL,\n",
      "  output              io_outputs_0_PENABLE,\n",
      "  input               io_outputs_0_PREADY,\n",
      "  output              io_outputs_0_PWRITE,\n",
      "  output     [31:0]   io_outputs_0_PWDATA,\n",
      "  input      [31:0]   io_outputs_0_PRDATA,\n",
      "  output     [19:0]   io_outputs_1_PADDR,\n",
      "  output     [0:0]    io_outputs_1_PSEL,\n",
      "  output              io_outputs_1_PENABLE,\n",
      "  input               io_outputs_1_PREADY,\n",
      "  output              io_outputs_1_PWRITE,\n",
      "  output     [31:0]   io_outputs_1_PWDATA,\n",
      "  input      [31:0]   io_outputs_1_PRDATA,\n",
      "  output     [19:0]   io_outputs_2_PADDR,\n",
      "  output     [0:0]    io_outputs_2_PSEL,\n",
      "  output              io_outputs_2_PENABLE,\n",
      "  input               io_outputs_2_PREADY,\n",
      "  output              io_outputs_2_PWRITE,\n",
      "  output     [31:0]   io_outputs_2_PWDATA,\n",
      "  input      [31:0]   io_outputs_2_PRDATA,\n",
      "  output     [19:0]   io_outputs_3_PADDR,\n",
      "  output     [0:0]    io_outputs_3_PSEL,\n",
      "  output              io_outputs_3_PENABLE,\n",
      "  input               io_outputs_3_PREADY,\n",
      "  output              io_outputs_3_PWRITE,\n",
      "  output     [31:0]   io_outputs_3_PWDATA,\n",
      "  input      [31:0]   io_outputs_3_PRDATA,\n",
      "  output     [19:0]   io_outputs_4_PADDR,\n",
      "  output     [0:0]    io_outputs_4_PSEL,\n",
      "  output              io_outputs_4_PENABLE,\n",
      "  input               io_outputs_4_PREADY,\n",
      "  output              io_outputs_4_PWRITE,\n",
      "  output     [31:0]   io_outputs_4_PWDATA,\n",
      "  input      [31:0]   io_outputs_4_PRDATA,\n",
      "  output     [19:0]   io_outputs_5_PADDR,\n",
      "  output     [0:0]    io_outputs_5_PSEL,\n",
      "  output              io_outputs_5_PENABLE,\n",
      "  input               io_outputs_5_PREADY,\n",
      "  output              io_outputs_5_PWRITE,\n",
      "  output     [31:0]   io_outputs_5_PWDATA,\n",
      "  input      [31:0]   io_outputs_5_PRDATA,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 t_io_input_PREADY;\n",
      "  reg        [31:0]   t_io_input_PRDATA;\n",
      "  wire                t_selIndex;\n",
      "  wire                t_selIndex_1;\n",
      "  wire                t_selIndex_2;\n",
      "  wire                t_selIndex_3;\n",
      "  wire                t_selIndex_4;\n",
      "  reg        [2:0]    selIndex;\n",
      "\n",
      "  always @(*) begin\n",
      "    case(selIndex)\n",
      "      3'b000 : begin\n",
      "        t_io_input_PREADY = io_outputs_0_PREADY;\n",
      "        t_io_input_PRDATA = io_outputs_0_PRDATA;\n",
      "      end\n",
      "      3'b001 : begin\n",
      "        t_io_input_PREADY = io_outputs_1_PREADY;\n",
      "        t_io_input_PRDATA = io_outputs_1_PRDATA;\n",
      "      end\n",
      "      3'b010 : begin\n",
      "        t_io_input_PREADY = io_outputs_2_PREADY;\n",
      "        t_io_input_PRDATA = io_outputs_2_PRDATA;\n",
      "      end\n",
      "      3'b011 : begin\n",
      "        t_io_input_PREADY = io_outputs_3_PREADY;\n",
      "        t_io_input_PRDATA = io_outputs_3_PRDATA;\n",
      "      end\n",
      "      3'b100 : begin\n",
      "        t_io_input_PREADY = io_outputs_4_PREADY;\n",
      "        t_io_input_PRDATA = io_outputs_4_PRDATA;\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_input_PREADY = io_outputs_5_PREADY;\n",
      "        t_io_input_PRDATA = io_outputs_5_PRDATA;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign io_outputs_0_PADDR = io_input_PADDR;\n",
      "  assign io_outputs_0_PENABLE = io_input_PENABLE;\n",
      "  assign io_outputs_0_PSEL[0] = io_input_PSEL[0];\n",
      "  assign io_outputs_0_PWRITE = io_input_PWRITE;\n",
      "  assign io_outputs_0_PWDATA = io_input_PWDATA;\n",
      "  assign io_outputs_1_PADDR = io_input_PADDR;\n",
      "  assign io_outputs_1_PENABLE = io_input_PENABLE;\n",
      "  assign io_outputs_1_PSEL[0] = io_input_PSEL[1];\n",
      "  assign io_outputs_1_PWRITE = io_input_PWRITE;\n",
      "  assign io_outputs_1_PWDATA = io_input_PWDATA;\n",
      "  assign io_outputs_2_PADDR = io_input_PADDR;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign io_outputs_2_PENABLE = io_input_PENABLE;\n",
      "  assign io_outputs_2_PSEL[0] = io_input_PSEL[2];\n",
      "  assign io_outputs_2_PWRITE = io_input_PWRITE;\n",
      "  assign io_outputs_2_PWDATA = io_input_PWDATA;\n",
      "  assign io_outputs_3_PADDR = io_input_PADDR;\n",
      "  assign io_outputs_3_PENABLE = io_input_PENABLE;\n",
      "  assign io_outputs_3_PSEL[0] = io_input_PSEL[3];\n",
      "  assign io_outputs_3_PWRITE = io_input_PWRITE;\n",
      "  assign io_outputs_3_PWDATA = io_input_PWDATA;\n",
      "  assign io_outputs_4_PADDR = io_input_PADDR;\n",
      "  assign io_outputs_4_PENABLE = io_input_PENABLE;\n",
      "  assign io_outputs_4_PSEL[0] = io_input_PSEL[4];\n",
      "  assign io_outputs_4_PWRITE = io_input_PWRITE;\n",
      "  assign io_outputs_4_PWDATA = io_input_PWDATA;\n",
      "  assign io_outputs_5_PADDR = io_input_PADDR;\n",
      "  assign io_outputs_5_PENABLE = io_input_PENABLE;\n",
      "  assign io_outputs_5_PSEL[0] = io_input_PSEL[5];\n",
      "  assign io_outputs_5_PWRITE = io_input_PWRITE;\n",
      "  assign io_outputs_5_PWDATA = io_input_PWDATA;\n",
      "  assign t_selIndex = io_input_PSEL[3];\n",
      "  assign t_selIndex_1 = io_input_PSEL[5];\n",
      "  assign t_selIndex_2 = ((io_input_PSEL[1] || t_selIndex) || t_selIndex_1);\n",
      "  assign t_selIndex_3 = (io_input_PSEL[2] || t_selIndex);\n",
      "  assign t_selIndex_4 = (io_input_PSEL[4] || t_selIndex_1);\n",
      "  assign io_input_PREADY = t_io_input_PREADY;\n",
      "  assign io_input_PRDATA = t_io_input_PRDATA;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    selIndex <= {t_selIndex_4,{t_selIndex_3,t_selIndex_2}};\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Apb3Decoder (\n",
      "  input      [19:0]   io_input_PADDR,\n",
      "  input      [0:0]    io_input_PSEL,\n",
      "  input               io_input_PENABLE,\n",
      "  output reg          io_input_PREADY,\n",
      "  input               io_input_PWRITE,\n",
      "  input      [31:0]   io_input_PWDATA,\n",
      "  output     [31:0]   io_input_PRDATA,\n",
      "  output     [19:0]   io_output_PADDR,\n",
      "  output reg [5:0]    io_output_PSEL,\n",
      "  output              io_output_PENABLE,\n",
      "  input               io_output_PREADY,\n",
      "  output              io_output_PWRITE,\n",
      "  output     [31:0]   io_output_PWDATA,\n",
      "  input      [31:0]   io_output_PRDATA\n",
      ");\n",
      "\n",
      "  wire                when_Apb3Decoder_l88;\n",
      "\n",
      "  assign io_output_PADDR = io_input_PADDR;\n",
      "  assign io_output_PENABLE = io_input_PENABLE;\n",
      "  assign io_output_PWRITE = io_input_PWRITE;\n",
      "  assign io_output_PWDATA = io_input_PWDATA;\n",
      "  always @(*) begin\n",
      "    io_output_PSEL[0] = (((io_input_PADDR & (~ 20'h00fff)) == 20'h0) && io_input_PSEL[0]);\n",
      "    io_output_PSEL[1] = (((io_input_PADDR & (~ 20'h00fff)) == 20'h01000) && io_input_PSEL[0]);\n",
      "    io_output_PSEL[2] = (((io_input_PADDR & (~ 20'h00fff)) == 20'h10000) && io_input_PSEL[0]);\n",
      "    io_output_PSEL[3] = (((io_input_PADDR & (~ 20'h00fff)) == 20'h20000) && io_input_PSEL[0]);\n",
      "    io_output_PSEL[4] = (((io_input_PADDR & (~ 20'h00fff)) == 20'h30000) && io_input_PSEL[0]);\n",
      "    io_output_PSEL[5] = (((io_input_PADDR & (~ 20'h00fff)) == 20'hf0000) && io_input_PSEL[0]);\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    io_input_PREADY = io_output_PREADY;\n",
      "    if(when_Apb3Decoder_l88) begin\n",
      "      io_input_PREADY = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_input_PRDATA = io_output_PRDATA;\n",
      "  assign when_Apb3Decoder_l88 = (io_input_PSEL[0] && (io_output_PSEL == 6'h0));\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4SharedArbiter_2 (\n",
      "  input               io_sharedInputs_0_arw_valid,\n",
      "  output              io_sharedInputs_0_arw_ready,\n",
      "  input      [19:0]   io_sharedInputs_0_arw_payload_addr,\n",
      "  input      [2:0]    io_sharedInputs_0_arw_payload_id,\n",
      "  input               io_sharedInputs_0_arw_payload_write,\n",
      "  input               io_sharedInputs_0_w_valid,\n",
      "  output              io_sharedInputs_0_w_ready,\n",
      "  input      [31:0]   io_sharedInputs_0_w_payload_data,\n",
      "  input               io_sharedInputs_0_w_payload_last,\n",
      "  output              io_sharedInputs_0_b_valid,\n",
      "  input               io_sharedInputs_0_b_ready,\n",
      "  output              io_sharedInputs_0_r_valid,\n",
      "  input               io_sharedInputs_0_r_ready,\n",
      "  output     [31:0]   io_sharedInputs_0_r_payload_data,\n",
      "  output              io_sharedInputs_0_r_payload_last,\n",
      "  input               io_sharedInputs_1_arw_valid,\n",
      "  output              io_sharedInputs_1_arw_ready,\n",
      "  input      [19:0]   io_sharedInputs_1_arw_payload_addr,\n",
      "  input      [2:0]    io_sharedInputs_1_arw_payload_id,\n",
      "  input               io_sharedInputs_1_arw_payload_write,\n",
      "  input               io_sharedInputs_1_w_valid,\n",
      "  output              io_sharedInputs_1_w_ready,\n",
      "  input      [31:0]   io_sharedInputs_1_w_payload_data,\n",
      "  input               io_sharedInputs_1_w_payload_last,\n",
      "  output              io_sharedInputs_1_b_valid,\n",
      "  input               io_sharedInputs_1_b_ready,\n",
      "  output              io_sharedInputs_1_r_valid,\n",
      "  input               io_sharedInputs_1_r_ready,\n",
      "  output     [31:0]   io_sharedInputs_1_r_payload_data,\n",
      "  output              io_sharedInputs_1_r_payload_last,\n",
      "  output              io_output_arw_valid,\n",
      "  input               io_output_arw_ready,\n",
      "  output     [19:0]   io_output_arw_payload_addr,\n",
      "  output     [3:0]    io_output_arw_payload_id,\n",
      "  output              io_output_arw_payload_write,\n",
      "  output              io_output_w_valid,\n",
      "  input               io_output_w_ready,\n",
      "  output     [31:0]   io_output_w_payload_data,\n",
      "  output              io_output_w_payload_last,\n",
      "  input               io_output_b_valid,\n",
      "  output              io_output_b_ready,\n",
      "  input      [3:0]    io_output_b_payload_id,\n",
      "  input               io_output_r_valid,\n",
      "  output              io_output_r_ready,\n",
      "  input      [31:0]   io_output_r_payload_data,\n",
      "  input      [3:0]    io_output_r_payload_id,\n",
      "  input               io_output_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 cmdArbiter_io_output_fork_io_outputs_1_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready;\n",
      "  wire                cmdArbiter_io_inputs_0_ready;\n",
      "  wire                cmdArbiter_io_inputs_1_ready;\n",
      "  wire                cmdArbiter_io_output_valid;\n",
      "  wire       [19:0]   cmdArbiter_io_output_payload_addr;\n",
      "  wire       [2:0]    cmdArbiter_io_output_payload_id;\n",
      "  wire                cmdArbiter_io_output_payload_write;\n",
      "  wire       [1:0]    cmdArbiter_io_chosenOH;\n",
      "  wire                cmdArbiter_io_output_fork_io_input_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_0_valid;\n",
      "  wire       [19:0]   cmdArbiter_io_output_fork_io_outputs_0_payload_addr;\n",
      "  wire       [2:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_id;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_0_payload_write;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_payload_write;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid;\n",
      "  wire       [0:0]    cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload;\n",
      "  wire       [1:0]    t_t_io_output_arw_payload_id;\n",
      "  wire       [1:0]    t_t_io_output_arw_payload_id_1;\n",
      "  wire       [1:0]    t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  reg                 t_writeLogic_routeDataInput_valid;\n",
      "  reg        [31:0]   t_writeLogic_routeDataInput_payload_data;\n",
      "  reg                 t_writeLogic_routeDataInput_payload_last;\n",
      "  reg                 t_io_output_b_ready;\n",
      "  reg                 t_io_output_r_ready;\n",
      "  wire                inputsCmd_0_valid;\n",
      "  wire                inputsCmd_0_ready;\n",
      "  wire       [19:0]   inputsCmd_0_payload_addr;\n",
      "  wire       [2:0]    inputsCmd_0_payload_id;\n",
      "  wire                inputsCmd_0_payload_write;\n",
      "  wire                inputsCmd_1_valid;\n",
      "  wire                inputsCmd_1_ready;\n",
      "  wire       [19:0]   inputsCmd_1_payload_addr;\n",
      "  wire       [2:0]    inputsCmd_1_payload_id;\n",
      "  wire                inputsCmd_1_payload_write;\n",
      "  wire                t_io_output_arw_payload_id;\n",
      "  wire                t_io_output_arw_payload_id_1;\n",
      "  wire                when_Stream_l408;\n",
      "  reg                 cmdArbiter_io_output_fork_io_outputs_1_thrown_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_ready;\n",
      "  wire                t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready;\n",
      "  wire       [0:0]    cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  wire                writeLogic_routeDataInput_valid;\n",
      "  wire       [31:0]   writeLogic_routeDataInput_payload_data;\n",
      "  wire                writeLogic_routeDataInput_payload_last;\n",
      "  wire                io_output_w_fire;\n",
      "  wire       [0:0]    writeLogic_writeRspIndex;\n",
      "  wire                writeLogic_writeRspSels_0;\n",
      "  wire                writeLogic_writeRspSels_1;\n",
      "  wire       [0:0]    readRspIndex;\n",
      "  wire                readRspSels_0;\n",
      "  wire                readRspSels_1;\n",
      "\n",
      "  assign t_t_io_output_arw_payload_id = cmdArbiter_io_chosenOH[1 : 0];\n",
      "  assign t_t_io_output_arw_payload_id_1 = cmdArbiter_io_chosenOH[1 : 0];\n",
      "  assign t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = cmdArbiter_io_chosenOH[1 : 0];\n",
      "  StreamArbiter_2 cmdArbiter (\n",
      "    .io_inputs_0_valid            (inputsCmd_0_valid                         ), //i\n",
      "    .io_inputs_0_ready            (cmdArbiter_io_inputs_0_ready              ), //o\n",
      "    .io_inputs_0_payload_addr     (inputsCmd_0_payload_addr[19:0]            ), //i\n",
      "    .io_inputs_0_payload_id       (inputsCmd_0_payload_id[2:0]               ), //i\n",
      "    .io_inputs_0_payload_write    (inputsCmd_0_payload_write                 ), //i\n",
      "    .io_inputs_1_valid            (inputsCmd_1_valid                         ), //i\n",
      "    .io_inputs_1_ready            (cmdArbiter_io_inputs_1_ready              ), //o\n",
      "    .io_inputs_1_payload_addr     (inputsCmd_1_payload_addr[19:0]            ), //i\n",
      "    .io_inputs_1_payload_id       (inputsCmd_1_payload_id[2:0]               ), //i\n",
      "    .io_inputs_1_payload_write    (inputsCmd_1_payload_write                 ), //i\n",
      "    .io_output_valid              (cmdArbiter_io_output_valid                ), //o\n",
      "    .io_output_ready              (cmdArbiter_io_output_fork_io_input_ready  ), //i\n",
      "    .io_output_payload_addr       (cmdArbiter_io_output_payload_addr[19:0]   ), //o\n",
      "    .io_output_payload_id         (cmdArbiter_io_output_payload_id[2:0]      ), //o\n",
      "    .io_output_payload_write      (cmdArbiter_io_output_payload_write        ), //o\n",
      "    .io_chosenOH                  (cmdArbiter_io_chosenOH[1:0]               ), //o\n",
      "    .io_axiClk                    (io_axiClk                                 ), //i\n",
      "    .resetCtrl_axiReset           (resetCtrl_axiReset                        )  //i\n",
      "  );\n",
      "  StreamFork_4 cmdArbiter_io_output_fork (\n",
      "    .io_input_valid                (cmdArbiter_io_output_valid                                 ), //i\n",
      "    .io_input_ready                (cmdArbiter_io_output_fork_io_input_ready                   ), //o\n",
      "    .io_input_payload_addr         (cmdArbiter_io_output_payload_addr[19:0]                    ), //i\n",
      "    .io_input_payload_id           (cmdArbiter_io_output_payload_id[2:0]                       ), //i\n",
      "    .io_input_payload_write        (cmdArbiter_io_output_payload_write                         ), //i\n",
      "    .io_outputs_0_valid            (cmdArbiter_io_output_fork_io_outputs_0_valid               ), //o\n",
      "    .io_outputs_0_ready            (io_output_arw_ready                                        ), //i\n",
      "    .io_outputs_0_payload_addr     (cmdArbiter_io_output_fork_io_outputs_0_payload_addr[19:0]  ), //o\n",
      "    .io_outputs_0_payload_id       (cmdArbiter_io_output_fork_io_outputs_0_payload_id[2:0]     ), //o\n",
      "    .io_outputs_0_payload_write    (cmdArbiter_io_output_fork_io_outputs_0_payload_write       ), //o\n",
      "    .io_outputs_1_valid            (cmdArbiter_io_output_fork_io_outputs_1_valid               ), //o\n",
      "    .io_outputs_1_ready            (cmdArbiter_io_output_fork_io_outputs_1_ready               ), //i\n",
      "    .io_outputs_1_payload_write    (cmdArbiter_io_output_fork_io_outputs_1_payload_write       ), //o\n",
      "    .io_axiClk                     (io_axiClk                                                  ), //i\n",
      "    .resetCtrl_axiReset            (resetCtrl_axiReset                                         )  //i\n",
      "  );\n",
      "  StreamFifoLowLatency_1 cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo (\n",
      "    .io_push_valid         (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid                ), //i\n",
      "    .io_push_ready         (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready   ), //o\n",
      "    .io_push_payload       (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload              ), //i\n",
      "    .io_pop_valid          (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid    ), //o\n",
      "    .io_pop_ready          (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready    ), //i\n",
      "    .io_pop_payload        (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload  ), //o\n",
      "    .io_flush              (1'b0                                                                          ), //i\n",
      "    .io_axiClk             (io_axiClk                                                                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                                                            )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload)\n",
      "      1'b0 : begin\n",
      "        t_writeLogic_routeDataInput_valid = io_sharedInputs_0_w_valid;\n",
      "        t_writeLogic_routeDataInput_payload_data = io_sharedInputs_0_w_payload_data;\n",
      "        t_writeLogic_routeDataInput_payload_last = io_sharedInputs_0_w_payload_last;\n",
      "      end\n",
      "      default : begin\n",
      "        t_writeLogic_routeDataInput_valid = io_sharedInputs_1_w_valid;\n",
      "        t_writeLogic_routeDataInput_payload_data = io_sharedInputs_1_w_payload_data;\n",
      "        t_writeLogic_routeDataInput_payload_last = io_sharedInputs_1_w_payload_last;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(writeLogic_writeRspIndex)\n",
      "      1'b0 : t_io_output_b_ready = io_sharedInputs_0_b_ready;\n",
      "      default : t_io_output_b_ready = io_sharedInputs_1_b_ready;\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(readRspIndex)\n",
      "      1'b0 : t_io_output_r_ready = io_sharedInputs_0_r_ready;\n",
      "      default : t_io_output_r_ready = io_sharedInputs_1_r_ready;\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign inputsCmd_0_valid = io_sharedInputs_0_arw_valid;\n",
      "  assign io_sharedInputs_0_arw_ready = inputsCmd_0_ready;\n",
      "  assign inputsCmd_0_payload_addr = io_sharedInputs_0_arw_payload_addr;\n",
      "  assign inputsCmd_0_payload_id = io_sharedInputs_0_arw_payload_id;\n",
      "  assign inputsCmd_0_payload_write = io_sharedInputs_0_arw_payload_write;\n",
      "  assign inputsCmd_1_valid = io_sharedInputs_1_arw_valid;\n",
      "  assign io_sharedInputs_1_arw_ready = inputsCmd_1_ready;\n",
      "  assign inputsCmd_1_payload_addr = io_sharedInputs_1_arw_payload_addr;\n",
      "  assign inputsCmd_1_payload_id = io_sharedInputs_1_arw_payload_id;\n",
      "  assign inputsCmd_1_payload_write = io_sharedInputs_1_arw_payload_write;\n",
      "  assign inputsCmd_0_ready = cmdArbiter_io_inputs_0_ready;\n",
      "  assign inputsCmd_1_ready = cmdArbiter_io_inputs_1_ready;\n",
      "  assign io_output_arw_valid = cmdArbiter_io_output_fork_io_outputs_0_valid;\n",
      "  assign io_output_arw_payload_addr = cmdArbiter_io_output_fork_io_outputs_0_payload_addr;\n",
      "  assign io_output_arw_payload_write = cmdArbiter_io_output_fork_io_outputs_0_payload_write;\n",
      "  assign t_io_output_arw_payload_id = t_t_io_output_arw_payload_id[1];\n",
      "  assign t_io_output_arw_payload_id_1 = t_t_io_output_arw_payload_id_1[1];\n",
      "  assign io_output_arw_payload_id = (cmdArbiter_io_output_fork_io_outputs_0_payload_write ? {t_io_output_arw_payload_id,cmdArbiter_io_output_fork_io_outputs_0_payload_id} : {t_io_output_arw_payload_id_1,cmdArbiter_io_output_fork_io_outputs_0_payload_id});\n",
      "  assign when_Stream_l408 = (! cmdArbiter_io_output_fork_io_outputs_1_payload_write);\n",
      "  always @(*) begin\n",
      "    cmdArbiter_io_output_fork_io_outputs_1_thrown_valid = cmdArbiter_io_output_fork_io_outputs_1_valid;\n",
      "    cmdArbiter_io_output_fork_io_outputs_1_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      cmdArbiter_io_output_fork_io_outputs_1_thrown_valid = 1'b0;\n",
      "      cmdArbiter_io_output_fork_io_outputs_1_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload[1];\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid = cmdArbiter_io_output_fork_io_outputs_1_thrown_valid;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready;\n",
      "  assign writeLogic_routeDataInput_valid = t_writeLogic_routeDataInput_valid;\n",
      "  assign writeLogic_routeDataInput_payload_data = t_writeLogic_routeDataInput_payload_data;\n",
      "  assign writeLogic_routeDataInput_payload_last = t_writeLogic_routeDataInput_payload_last;\n",
      "  assign io_output_w_valid = (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && writeLogic_routeDataInput_valid);\n",
      "  assign io_output_w_payload_data = writeLogic_routeDataInput_payload_data;\n",
      "  assign io_output_w_payload_last = writeLogic_routeDataInput_payload_last;\n",
      "  assign io_sharedInputs_0_w_ready = ((cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload == 1'b0));\n",
      "  assign io_sharedInputs_1_w_ready = ((cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload == 1'b1));\n",
      "  assign io_output_w_fire = (io_output_w_valid && io_output_w_ready);\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready = (io_output_w_fire && io_output_w_payload_last);\n",
      "  assign writeLogic_writeRspIndex = io_output_b_payload_id[3 : 3];\n",
      "  assign writeLogic_writeRspSels_0 = (writeLogic_writeRspIndex == 1'b0);\n",
      "  assign writeLogic_writeRspSels_1 = (writeLogic_writeRspIndex == 1'b1);\n",
      "  assign io_sharedInputs_0_b_valid = (io_output_b_valid && writeLogic_writeRspSels_0);\n",
      "  assign io_sharedInputs_1_b_valid = (io_output_b_valid && writeLogic_writeRspSels_1);\n",
      "  assign io_output_b_ready = t_io_output_b_ready;\n",
      "  assign readRspIndex = io_output_r_payload_id[3 : 3];\n",
      "  assign readRspSels_0 = (readRspIndex == 1'b0);\n",
      "  assign readRspSels_1 = (readRspIndex == 1'b1);\n",
      "  assign io_sharedInputs_0_r_valid = (io_output_r_valid && readRspSels_0);\n",
      "  assign io_sharedInputs_0_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_sharedInputs_0_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_sharedInputs_1_r_valid = (io_output_r_valid && readRspSels_1);\n",
      "  assign io_sharedInputs_1_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_sharedInputs_1_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_output_r_ready = t_io_output_r_ready;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4SharedArbiter_1 (\n",
      "  input               io_readInputs_0_ar_valid,\n",
      "  output              io_readInputs_0_ar_ready,\n",
      "  input      [25:0]   io_readInputs_0_ar_payload_addr,\n",
      "  input      [1:0]    io_readInputs_0_ar_payload_id,\n",
      "  input      [7:0]    io_readInputs_0_ar_payload_len,\n",
      "  input      [2:0]    io_readInputs_0_ar_payload_size,\n",
      "  input      [1:0]    io_readInputs_0_ar_payload_burst,\n",
      "  output              io_readInputs_0_r_valid,\n",
      "  input               io_readInputs_0_r_ready,\n",
      "  output     [31:0]   io_readInputs_0_r_payload_data,\n",
      "  output              io_readInputs_0_r_payload_last,\n",
      "  input               io_readInputs_1_ar_valid,\n",
      "  output              io_readInputs_1_ar_ready,\n",
      "  input      [25:0]   io_readInputs_1_ar_payload_addr,\n",
      "  input      [1:0]    io_readInputs_1_ar_payload_id,\n",
      "  input      [7:0]    io_readInputs_1_ar_payload_len,\n",
      "  input      [2:0]    io_readInputs_1_ar_payload_size,\n",
      "  input      [1:0]    io_readInputs_1_ar_payload_burst,\n",
      "  output              io_readInputs_1_r_valid,\n",
      "  input               io_readInputs_1_r_ready,\n",
      "  output     [31:0]   io_readInputs_1_r_payload_data,\n",
      "  output              io_readInputs_1_r_payload_last,\n",
      "  input               io_sharedInputs_0_arw_valid,\n",
      "  output              io_sharedInputs_0_arw_ready,\n",
      "  input      [25:0]   io_sharedInputs_0_arw_payload_addr,\n",
      "  input      [1:0]    io_sharedInputs_0_arw_payload_id,\n",
      "  input      [7:0]    io_sharedInputs_0_arw_payload_len,\n",
      "  input      [2:0]    io_sharedInputs_0_arw_payload_size,\n",
      "  input      [1:0]    io_sharedInputs_0_arw_payload_burst,\n",
      "  input               io_sharedInputs_0_arw_payload_write,\n",
      "  input               io_sharedInputs_0_w_valid,\n",
      "  output              io_sharedInputs_0_w_ready,\n",
      "  input      [31:0]   io_sharedInputs_0_w_payload_data,\n",
      "  input      [3:0]    io_sharedInputs_0_w_payload_strb,\n",
      "  input               io_sharedInputs_0_w_payload_last,\n",
      "  output              io_sharedInputs_0_b_valid,\n",
      "  input               io_sharedInputs_0_b_ready,\n",
      "  output              io_sharedInputs_0_r_valid,\n",
      "  input               io_sharedInputs_0_r_ready,\n",
      "  output     [31:0]   io_sharedInputs_0_r_payload_data,\n",
      "  output              io_sharedInputs_0_r_payload_last,\n",
      "  input               io_sharedInputs_1_arw_valid,\n",
      "  output              io_sharedInputs_1_arw_ready,\n",
      "  input      [25:0]   io_sharedInputs_1_arw_payload_addr,\n",
      "  input      [1:0]    io_sharedInputs_1_arw_payload_id,\n",
      "  input      [7:0]    io_sharedInputs_1_arw_payload_len,\n",
      "  input      [2:0]    io_sharedInputs_1_arw_payload_size,\n",
      "  input      [1:0]    io_sharedInputs_1_arw_payload_burst,\n",
      "  input               io_sharedInputs_1_arw_payload_write,\n",
      "  input               io_sharedInputs_1_w_valid,\n",
      "  output              io_sharedInputs_1_w_ready,\n",
      "  input      [31:0]   io_sharedInputs_1_w_payload_data,\n",
      "  input      [3:0]    io_sharedInputs_1_w_payload_strb,\n",
      "  input               io_sharedInputs_1_w_payload_last,\n",
      "  output              io_sharedInputs_1_b_valid,\n",
      "  input               io_sharedInputs_1_b_ready,\n",
      "  output              io_sharedInputs_1_r_valid,\n",
      "  input               io_sharedInputs_1_r_ready,\n",
      "  output     [31:0]   io_sharedInputs_1_r_payload_data,\n",
      "  output              io_sharedInputs_1_r_payload_last,\n",
      "  output              io_output_arw_valid,\n",
      "  input               io_output_arw_ready,\n",
      "  output     [25:0]   io_output_arw_payload_addr,\n",
      "  output     [3:0]    io_output_arw_payload_id,\n",
      "  output     [7:0]    io_output_arw_payload_len,\n",
      "  output     [2:0]    io_output_arw_payload_size,\n",
      "  output     [1:0]    io_output_arw_payload_burst,\n",
      "  output              io_output_arw_payload_write,\n",
      "  output              io_output_w_valid,\n",
      "  input               io_output_w_ready,\n",
      "  output     [31:0]   io_output_w_payload_data,\n",
      "  output     [3:0]    io_output_w_payload_strb,\n",
      "  output              io_output_w_payload_last,\n",
      "  input               io_output_b_valid,\n",
      "  output              io_output_b_ready,\n",
      "  input      [3:0]    io_output_b_payload_id,\n",
      "  input               io_output_r_valid,\n",
      "  output              io_output_r_ready,\n",
      "  input      [31:0]   io_output_r_payload_data,\n",
      "  input      [3:0]    io_output_r_payload_id,\n",
      "  input               io_output_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 cmdArbiter_io_output_fork_io_outputs_1_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready;\n",
      "  wire                cmdArbiter_io_inputs_0_ready;\n",
      "  wire                cmdArbiter_io_inputs_1_ready;\n",
      "  wire                cmdArbiter_io_inputs_2_ready;\n",
      "  wire                cmdArbiter_io_inputs_3_ready;\n",
      "  wire                cmdArbiter_io_output_valid;\n",
      "  wire       [25:0]   cmdArbiter_io_output_payload_addr;\n",
      "  wire       [1:0]    cmdArbiter_io_output_payload_id;\n",
      "  wire       [7:0]    cmdArbiter_io_output_payload_len;\n",
      "  wire       [2:0]    cmdArbiter_io_output_payload_size;\n",
      "  wire       [1:0]    cmdArbiter_io_output_payload_burst;\n",
      "  wire                cmdArbiter_io_output_payload_write;\n",
      "  wire       [3:0]    cmdArbiter_io_chosenOH;\n",
      "  wire                cmdArbiter_io_output_fork_io_input_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_0_valid;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [25:0]   cmdArbiter_io_output_fork_io_outputs_0_payload_addr;\n",
      "  wire       [1:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_id;\n",
      "  wire       [7:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_len;\n",
      "  wire       [2:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_size;\n",
      "  wire       [1:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_burst;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_0_payload_write;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_payload_write;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid;\n",
      "  wire       [0:0]    cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload;\n",
      "  wire       [1:0]    t_t_io_output_arw_payload_id;\n",
      "  wire       [3:0]    t_io_output_arw_payload_id_5;\n",
      "  wire       [2:0]    t_io_output_arw_payload_id_6;\n",
      "  wire       [1:0]    t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  reg                 t_writeLogic_routeDataInput_valid;\n",
      "  reg        [31:0]   t_writeLogic_routeDataInput_payload_data;\n",
      "  reg        [3:0]    t_writeLogic_routeDataInput_payload_strb;\n",
      "  reg                 t_writeLogic_routeDataInput_payload_last;\n",
      "  reg                 t_io_output_b_ready;\n",
      "  reg                 t_io_output_r_ready;\n",
      "  wire                inputsCmd_0_valid;\n",
      "  wire                inputsCmd_0_ready;\n",
      "  wire       [25:0]   inputsCmd_0_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_0_payload_id;\n",
      "  wire       [7:0]    inputsCmd_0_payload_len;\n",
      "  wire       [2:0]    inputsCmd_0_payload_size;\n",
      "  wire       [1:0]    inputsCmd_0_payload_burst;\n",
      "  wire                inputsCmd_0_payload_write;\n",
      "  wire                inputsCmd_1_valid;\n",
      "  wire                inputsCmd_1_ready;\n",
      "  wire       [25:0]   inputsCmd_1_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_1_payload_id;\n",
      "  wire       [7:0]    inputsCmd_1_payload_len;\n",
      "  wire       [2:0]    inputsCmd_1_payload_size;\n",
      "  wire       [1:0]    inputsCmd_1_payload_burst;\n",
      "  wire                inputsCmd_1_payload_write;\n",
      "  wire                inputsCmd_2_valid;\n",
      "  wire                inputsCmd_2_ready;\n",
      "  wire       [25:0]   inputsCmd_2_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_2_payload_id;\n",
      "  wire       [7:0]    inputsCmd_2_payload_len;\n",
      "  wire       [2:0]    inputsCmd_2_payload_size;\n",
      "  wire       [1:0]    inputsCmd_2_payload_burst;\n",
      "  wire                inputsCmd_2_payload_write;\n",
      "  wire                inputsCmd_3_valid;\n",
      "  wire                inputsCmd_3_ready;\n",
      "  wire       [25:0]   inputsCmd_3_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_3_payload_id;\n",
      "  wire       [7:0]    inputsCmd_3_payload_len;\n",
      "  wire       [2:0]    inputsCmd_3_payload_size;\n",
      "  wire       [1:0]    inputsCmd_3_payload_burst;\n",
      "  wire                inputsCmd_3_payload_write;\n",
      "  wire                t_io_output_arw_payload_id;\n",
      "  wire       [3:0]    t_io_output_arw_payload_id_1;\n",
      "  wire                t_io_output_arw_payload_id_2;\n",
      "  wire                t_io_output_arw_payload_id_3;\n",
      "  wire                t_io_output_arw_payload_id_4;\n",
      "  wire                when_Stream_l408;\n",
      "  reg                 cmdArbiter_io_output_fork_io_outputs_1_thrown_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_ready;\n",
      "  wire                t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready;\n",
      "  wire       [0:0]    cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  wire                writeLogic_routeDataInput_valid;\n",
      "  wire       [31:0]   writeLogic_routeDataInput_payload_data;\n",
      "  wire       [3:0]    writeLogic_routeDataInput_payload_strb;\n",
      "  wire                writeLogic_routeDataInput_payload_last;\n",
      "  wire                io_output_w_fire;\n",
      "  wire       [0:0]    writeLogic_writeRspIndex;\n",
      "  wire                writeLogic_writeRspSels_0;\n",
      "  wire                writeLogic_writeRspSels_1;\n",
      "  wire       [1:0]    readRspIndex;\n",
      "  wire                readRspSels_0;\n",
      "  wire                readRspSels_1;\n",
      "  wire                readRspSels_2;\n",
      "  wire                readRspSels_3;\n",
      "\n",
      "  assign t_t_io_output_arw_payload_id = cmdArbiter_io_chosenOH[3 : 2];\n",
      "  assign t_io_output_arw_payload_id_6 = {t_io_output_arw_payload_id,cmdArbiter_io_output_fork_io_outputs_0_payload_id};\n",
      "  assign t_io_output_arw_payload_id_5 = {1'd0, t_io_output_arw_payload_id_6};\n",
      "  assign t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = cmdArbiter_io_chosenOH[3 : 2];\n",
      "  StreamArbiter_1 cmdArbiter (\n",
      "    .io_inputs_0_valid            (inputsCmd_0_valid                         ), //i\n",
      "    .io_inputs_0_ready            (cmdArbiter_io_inputs_0_ready              ), //o\n",
      "    .io_inputs_0_payload_addr     (inputsCmd_0_payload_addr[25:0]            ), //i\n",
      "    .io_inputs_0_payload_id       (inputsCmd_0_payload_id[1:0]               ), //i\n",
      "    .io_inputs_0_payload_len      (inputsCmd_0_payload_len[7:0]              ), //i\n",
      "    .io_inputs_0_payload_size     (inputsCmd_0_payload_size[2:0]             ), //i\n",
      "    .io_inputs_0_payload_burst    (inputsCmd_0_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_0_payload_write    (inputsCmd_0_payload_write                 ), //i\n",
      "    .io_inputs_1_valid            (inputsCmd_1_valid                         ), //i\n",
      "    .io_inputs_1_ready            (cmdArbiter_io_inputs_1_ready              ), //o\n",
      "    .io_inputs_1_payload_addr     (inputsCmd_1_payload_addr[25:0]            ), //i\n",
      "    .io_inputs_1_payload_id       (inputsCmd_1_payload_id[1:0]               ), //i\n",
      "    .io_inputs_1_payload_len      (inputsCmd_1_payload_len[7:0]              ), //i\n",
      "    .io_inputs_1_payload_size     (inputsCmd_1_payload_size[2:0]             ), //i\n",
      "    .io_inputs_1_payload_burst    (inputsCmd_1_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_1_payload_write    (inputsCmd_1_payload_write                 ), //i\n",
      "    .io_inputs_2_valid            (inputsCmd_2_valid                         ), //i\n",
      "    .io_inputs_2_ready            (cmdArbiter_io_inputs_2_ready              ), //o\n",
      "    .io_inputs_2_payload_addr     (inputsCmd_2_payload_addr[25:0]            ), //i\n",
      "    .io_inputs_2_payload_id       (inputsCmd_2_payload_id[1:0]               ), //i\n",
      "    .io_inputs_2_payload_len      (inputsCmd_2_payload_len[7:0]              ), //i\n",
      "    .io_inputs_2_payload_size     (inputsCmd_2_payload_size[2:0]             ), //i\n",
      "    .io_inputs_2_payload_burst    (inputsCmd_2_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_2_payload_write    (inputsCmd_2_payload_write                 ), //i\n",
      "    .io_inputs_3_valid            (inputsCmd_3_valid                         ), //i\n",
      "    .io_inputs_3_ready            (cmdArbiter_io_inputs_3_ready              ), //o\n",
      "    .io_inputs_3_payload_addr     (inputsCmd_3_payload_addr[25:0]            ), //i\n",
      "    .io_inputs_3_payload_id       (inputsCmd_3_payload_id[1:0]               ), //i\n",
      "    .io_inputs_3_payload_len      (inputsCmd_3_payload_len[7:0]              ), //i\n",
      "    .io_inputs_3_payload_size     (inputsCmd_3_payload_size[2:0]             ), //i\n",
      "    .io_inputs_3_payload_burst    (inputsCmd_3_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_3_payload_write    (inputsCmd_3_payload_write                 ), //i\n",
      "    .io_output_valid              (cmdArbiter_io_output_valid                ), //o\n",
      "    .io_output_ready              (cmdArbiter_io_output_fork_io_input_ready  ), //i\n",
      "    .io_output_payload_addr       (cmdArbiter_io_output_payload_addr[25:0]   ), //o\n",
      "    .io_output_payload_id         (cmdArbiter_io_output_payload_id[1:0]      ), //o\n",
      "    .io_output_payload_len        (cmdArbiter_io_output_payload_len[7:0]     ), //o\n",
      "    .io_output_payload_size       (cmdArbiter_io_output_payload_size[2:0]    ), //o\n",
      "    .io_output_payload_burst      (cmdArbiter_io_output_payload_burst[1:0]   ), //o\n",
      "    .io_output_payload_write      (cmdArbiter_io_output_payload_write        ), //o\n",
      "    .io_chosenOH                  (cmdArbiter_io_chosenOH[3:0]               ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_axiClk                    (io_axiClk                                 ), //i\n",
      "    .resetCtrl_axiReset           (resetCtrl_axiReset                        )  //i\n",
      "  );\n",
      "  StreamFork_3 cmdArbiter_io_output_fork (\n",
      "    .io_input_valid                (cmdArbiter_io_output_valid                                 ), //i\n",
      "    .io_input_ready                (cmdArbiter_io_output_fork_io_input_ready                   ), //o\n",
      "    .io_input_payload_addr         (cmdArbiter_io_output_payload_addr[25:0]                    ), //i\n",
      "    .io_input_payload_id           (cmdArbiter_io_output_payload_id[1:0]                       ), //i\n",
      "    .io_input_payload_len          (cmdArbiter_io_output_payload_len[7:0]                      ), //i\n",
      "    .io_input_payload_size         (cmdArbiter_io_output_payload_size[2:0]                     ), //i\n",
      "    .io_input_payload_burst        (cmdArbiter_io_output_payload_burst[1:0]                    ), //i\n",
      "    .io_input_payload_write        (cmdArbiter_io_output_payload_write                         ), //i\n",
      "    .io_outputs_0_valid            (cmdArbiter_io_output_fork_io_outputs_0_valid               ), //o\n",
      "    .io_outputs_0_ready            (io_output_arw_ready                                        ), //i\n",
      "    .io_outputs_0_payload_addr     (cmdArbiter_io_output_fork_io_outputs_0_payload_addr[25:0]  ), //o\n",
      "    .io_outputs_0_payload_id       (cmdArbiter_io_output_fork_io_outputs_0_payload_id[1:0]     ), //o\n",
      "    .io_outputs_0_payload_len      (cmdArbiter_io_output_fork_io_outputs_0_payload_len[7:0]    ), //o\n",
      "    .io_outputs_0_payload_size     (cmdArbiter_io_output_fork_io_outputs_0_payload_size[2:0]   ), //o\n",
      "    .io_outputs_0_payload_burst    (cmdArbiter_io_output_fork_io_outputs_0_payload_burst[1:0]  ), //o\n",
      "    .io_outputs_0_payload_write    (cmdArbiter_io_output_fork_io_outputs_0_payload_write       ), //o\n",
      "    .io_outputs_1_valid            (cmdArbiter_io_output_fork_io_outputs_1_valid               ), //o\n",
      "    .io_outputs_1_ready            (cmdArbiter_io_output_fork_io_outputs_1_ready               ), //i\n",
      "    .io_outputs_1_payload_write    (cmdArbiter_io_output_fork_io_outputs_1_payload_write       ), //o\n",
      "    .io_axiClk                     (io_axiClk                                                  ), //i\n",
      "    .resetCtrl_axiReset            (resetCtrl_axiReset                                         )  //i\n",
      "  );\n",
      "  StreamFifoLowLatency_1 cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo (\n",
      "    .io_push_valid         (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid                ), //i\n",
      "    .io_push_ready         (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready   ), //o\n",
      "    .io_push_payload       (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload              ), //i\n",
      "    .io_pop_valid          (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid    ), //o\n",
      "    .io_pop_ready          (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready    ), //i\n",
      "    .io_pop_payload        (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload  ), //o\n",
      "    .io_flush              (1'b0                                                                          ), //i\n",
      "    .io_axiClk             (io_axiClk                                                                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                                                            )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload)\n",
      "      1'b0 : begin\n",
      "        t_writeLogic_routeDataInput_valid = io_sharedInputs_0_w_valid;\n",
      "        t_writeLogic_routeDataInput_payload_data = io_sharedInputs_0_w_payload_data;\n",
      "        t_writeLogic_routeDataInput_payload_strb = io_sharedInputs_0_w_payload_strb;\n",
      "        t_writeLogic_routeDataInput_payload_last = io_sharedInputs_0_w_payload_last;\n",
      "      end\n",
      "      default : begin\n",
      "        t_writeLogic_routeDataInput_valid = io_sharedInputs_1_w_valid;\n",
      "        t_writeLogic_routeDataInput_payload_data = io_sharedInputs_1_w_payload_data;\n",
      "        t_writeLogic_routeDataInput_payload_strb = io_sharedInputs_1_w_payload_strb;\n",
      "        t_writeLogic_routeDataInput_payload_last = io_sharedInputs_1_w_payload_last;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(writeLogic_writeRspIndex)\n",
      "      1'b0 : t_io_output_b_ready = io_sharedInputs_0_b_ready;\n",
      "      default : t_io_output_b_ready = io_sharedInputs_1_b_ready;\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(readRspIndex)\n",
      "      2'b00 : t_io_output_r_ready = io_readInputs_0_r_ready;\n",
      "      2'b01 : t_io_output_r_ready = io_readInputs_1_r_ready;\n",
      "      2'b10 : t_io_output_r_ready = io_sharedInputs_0_r_ready;\n",
      "      default : t_io_output_r_ready = io_sharedInputs_1_r_ready;\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign inputsCmd_0_valid = io_readInputs_0_ar_valid;\n",
      "  assign io_readInputs_0_ar_ready = inputsCmd_0_ready;\n",
      "  assign inputsCmd_0_payload_addr = io_readInputs_0_ar_payload_addr;\n",
      "  assign inputsCmd_0_payload_id = io_readInputs_0_ar_payload_id;\n",
      "  assign inputsCmd_0_payload_len = io_readInputs_0_ar_payload_len;\n",
      "  assign inputsCmd_0_payload_size = io_readInputs_0_ar_payload_size;\n",
      "  assign inputsCmd_0_payload_burst = io_readInputs_0_ar_payload_burst;\n",
      "  assign inputsCmd_0_payload_write = 1'b0;\n",
      "  assign inputsCmd_1_valid = io_readInputs_1_ar_valid;\n",
      "  assign io_readInputs_1_ar_ready = inputsCmd_1_ready;\n",
      "  assign inputsCmd_1_payload_addr = io_readInputs_1_ar_payload_addr;\n",
      "  assign inputsCmd_1_payload_id = io_readInputs_1_ar_payload_id;\n",
      "  assign inputsCmd_1_payload_len = io_readInputs_1_ar_payload_len;\n",
      "  assign inputsCmd_1_payload_size = io_readInputs_1_ar_payload_size;\n",
      "  assign inputsCmd_1_payload_burst = io_readInputs_1_ar_payload_burst;\n",
      "  assign inputsCmd_1_payload_write = 1'b0;\n",
      "  assign inputsCmd_2_valid = io_sharedInputs_0_arw_valid;\n",
      "  assign io_sharedInputs_0_arw_ready = inputsCmd_2_ready;\n",
      "  assign inputsCmd_2_payload_addr = io_sharedInputs_0_arw_payload_addr;\n",
      "  assign inputsCmd_2_payload_id = io_sharedInputs_0_arw_payload_id;\n",
      "  assign inputsCmd_2_payload_len = io_sharedInputs_0_arw_payload_len;\n",
      "  assign inputsCmd_2_payload_size = io_sharedInputs_0_arw_payload_size;\n",
      "  assign inputsCmd_2_payload_burst = io_sharedInputs_0_arw_payload_burst;\n",
      "  assign inputsCmd_2_payload_write = io_sharedInputs_0_arw_payload_write;\n",
      "  assign inputsCmd_3_valid = io_sharedInputs_1_arw_valid;\n",
      "  assign io_sharedInputs_1_arw_ready = inputsCmd_3_ready;\n",
      "  assign inputsCmd_3_payload_addr = io_sharedInputs_1_arw_payload_addr;\n",
      "  assign inputsCmd_3_payload_id = io_sharedInputs_1_arw_payload_id;\n",
      "  assign inputsCmd_3_payload_len = io_sharedInputs_1_arw_payload_len;\n",
      "  assign inputsCmd_3_payload_size = io_sharedInputs_1_arw_payload_size;\n",
      "  assign inputsCmd_3_payload_burst = io_sharedInputs_1_arw_payload_burst;\n",
      "  assign inputsCmd_3_payload_write = io_sharedInputs_1_arw_payload_write;\n",
      "  assign inputsCmd_0_ready = cmdArbiter_io_inputs_0_ready;\n",
      "  assign inputsCmd_1_ready = cmdArbiter_io_inputs_1_ready;\n",
      "  assign inputsCmd_2_ready = cmdArbiter_io_inputs_2_ready;\n",
      "  assign inputsCmd_3_ready = cmdArbiter_io_inputs_3_ready;\n",
      "  assign io_output_arw_valid = cmdArbiter_io_output_fork_io_outputs_0_valid;\n",
      "  assign io_output_arw_payload_addr = cmdArbiter_io_output_fork_io_outputs_0_payload_addr;\n",
      "  assign io_output_arw_payload_len = cmdArbiter_io_output_fork_io_outputs_0_payload_len;\n",
      "  assign io_output_arw_payload_size = cmdArbiter_io_output_fork_io_outputs_0_payload_size;\n",
      "  assign io_output_arw_payload_burst = cmdArbiter_io_output_fork_io_outputs_0_payload_burst;\n",
      "  assign io_output_arw_payload_write = cmdArbiter_io_output_fork_io_outputs_0_payload_write;\n",
      "  assign t_io_output_arw_payload_id = t_t_io_output_arw_payload_id[1];\n",
      "  assign t_io_output_arw_payload_id_1 = {cmdArbiter_io_chosenOH[3 : 2],cmdArbiter_io_chosenOH[1 : 0]};\n",
      "  assign t_io_output_arw_payload_id_2 = t_io_output_arw_payload_id_1[3];\n",
      "  assign t_io_output_arw_payload_id_3 = (t_io_output_arw_payload_id_1[1] || t_io_output_arw_payload_id_2);\n",
      "  assign t_io_output_arw_payload_id_4 = (t_io_output_arw_payload_id_1[2] || t_io_output_arw_payload_id_2);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign io_output_arw_payload_id = (cmdArbiter_io_output_fork_io_outputs_0_payload_write ? t_io_output_arw_payload_id_5 : {{t_io_output_arw_payload_id_4,t_io_output_arw_payload_id_3},cmdArbiter_io_output_fork_io_outputs_0_payload_id});\n",
      "  assign when_Stream_l408 = (! cmdArbiter_io_output_fork_io_outputs_1_payload_write);\n",
      "  always @(*) begin\n",
      "    cmdArbiter_io_output_fork_io_outputs_1_thrown_valid = cmdArbiter_io_output_fork_io_outputs_1_valid;\n",
      "    cmdArbiter_io_output_fork_io_outputs_1_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      cmdArbiter_io_output_fork_io_outputs_1_thrown_valid = 1'b0;\n",
      "      cmdArbiter_io_output_fork_io_outputs_1_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload[1];\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid = cmdArbiter_io_output_fork_io_outputs_1_thrown_valid;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready;\n",
      "  assign writeLogic_routeDataInput_valid = t_writeLogic_routeDataInput_valid;\n",
      "  assign writeLogic_routeDataInput_payload_data = t_writeLogic_routeDataInput_payload_data;\n",
      "  assign writeLogic_routeDataInput_payload_strb = t_writeLogic_routeDataInput_payload_strb;\n",
      "  assign writeLogic_routeDataInput_payload_last = t_writeLogic_routeDataInput_payload_last;\n",
      "  assign io_output_w_valid = (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && writeLogic_routeDataInput_valid);\n",
      "  assign io_output_w_payload_data = writeLogic_routeDataInput_payload_data;\n",
      "  assign io_output_w_payload_strb = writeLogic_routeDataInput_payload_strb;\n",
      "  assign io_output_w_payload_last = writeLogic_routeDataInput_payload_last;\n",
      "  assign io_sharedInputs_0_w_ready = ((cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload == 1'b0));\n",
      "  assign io_sharedInputs_1_w_ready = ((cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload == 1'b1));\n",
      "  assign io_output_w_fire = (io_output_w_valid && io_output_w_ready);\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready = (io_output_w_fire && io_output_w_payload_last);\n",
      "  assign writeLogic_writeRspIndex = io_output_b_payload_id[2 : 2];\n",
      "  assign writeLogic_writeRspSels_0 = (writeLogic_writeRspIndex == 1'b0);\n",
      "  assign writeLogic_writeRspSels_1 = (writeLogic_writeRspIndex == 1'b1);\n",
      "  assign io_sharedInputs_0_b_valid = (io_output_b_valid && writeLogic_writeRspSels_0);\n",
      "  assign io_sharedInputs_1_b_valid = (io_output_b_valid && writeLogic_writeRspSels_1);\n",
      "  assign io_output_b_ready = t_io_output_b_ready;\n",
      "  assign readRspIndex = io_output_r_payload_id[3 : 2];\n",
      "  assign readRspSels_0 = (readRspIndex == 2'b00);\n",
      "  assign readRspSels_1 = (readRspIndex == 2'b01);\n",
      "  assign readRspSels_2 = (readRspIndex == 2'b10);\n",
      "  assign readRspSels_3 = (readRspIndex == 2'b11);\n",
      "  assign io_readInputs_0_r_valid = (io_output_r_valid && readRspSels_0);\n",
      "  assign io_readInputs_0_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_readInputs_0_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_readInputs_1_r_valid = (io_output_r_valid && readRspSels_1);\n",
      "  assign io_readInputs_1_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_readInputs_1_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_sharedInputs_0_r_valid = (io_output_r_valid && readRspSels_2);\n",
      "  assign io_sharedInputs_0_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_sharedInputs_0_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_sharedInputs_1_r_valid = (io_output_r_valid && readRspSels_3);\n",
      "  assign io_sharedInputs_1_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_sharedInputs_1_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_output_r_ready = t_io_output_r_ready;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4SharedArbiter (\n",
      "  input               io_readInputs_0_ar_valid,\n",
      "  output              io_readInputs_0_ar_ready,\n",
      "  input      [11:0]   io_readInputs_0_ar_payload_addr,\n",
      "  input      [1:0]    io_readInputs_0_ar_payload_id,\n",
      "  input      [7:0]    io_readInputs_0_ar_payload_len,\n",
      "  input      [2:0]    io_readInputs_0_ar_payload_size,\n",
      "  input      [1:0]    io_readInputs_0_ar_payload_burst,\n",
      "  output              io_readInputs_0_r_valid,\n",
      "  input               io_readInputs_0_r_ready,\n",
      "  output     [31:0]   io_readInputs_0_r_payload_data,\n",
      "  output              io_readInputs_0_r_payload_last,\n",
      "  input               io_sharedInputs_0_arw_valid,\n",
      "  output              io_sharedInputs_0_arw_ready,\n",
      "  input      [11:0]   io_sharedInputs_0_arw_payload_addr,\n",
      "  input      [1:0]    io_sharedInputs_0_arw_payload_id,\n",
      "  input      [7:0]    io_sharedInputs_0_arw_payload_len,\n",
      "  input      [2:0]    io_sharedInputs_0_arw_payload_size,\n",
      "  input      [1:0]    io_sharedInputs_0_arw_payload_burst,\n",
      "  input               io_sharedInputs_0_arw_payload_write,\n",
      "  input               io_sharedInputs_0_w_valid,\n",
      "  output              io_sharedInputs_0_w_ready,\n",
      "  input      [31:0]   io_sharedInputs_0_w_payload_data,\n",
      "  input      [3:0]    io_sharedInputs_0_w_payload_strb,\n",
      "  input               io_sharedInputs_0_w_payload_last,\n",
      "  output              io_sharedInputs_0_b_valid,\n",
      "  input               io_sharedInputs_0_b_ready,\n",
      "  output              io_sharedInputs_0_r_valid,\n",
      "  input               io_sharedInputs_0_r_ready,\n",
      "  output     [31:0]   io_sharedInputs_0_r_payload_data,\n",
      "  output              io_sharedInputs_0_r_payload_last,\n",
      "  input               io_sharedInputs_1_arw_valid,\n",
      "  output              io_sharedInputs_1_arw_ready,\n",
      "  input      [11:0]   io_sharedInputs_1_arw_payload_addr,\n",
      "  input      [1:0]    io_sharedInputs_1_arw_payload_id,\n",
      "  input      [7:0]    io_sharedInputs_1_arw_payload_len,\n",
      "  input      [2:0]    io_sharedInputs_1_arw_payload_size,\n",
      "  input      [1:0]    io_sharedInputs_1_arw_payload_burst,\n",
      "  input               io_sharedInputs_1_arw_payload_write,\n",
      "  input               io_sharedInputs_1_w_valid,\n",
      "  output              io_sharedInputs_1_w_ready,\n",
      "  input      [31:0]   io_sharedInputs_1_w_payload_data,\n",
      "  input      [3:0]    io_sharedInputs_1_w_payload_strb,\n",
      "  input               io_sharedInputs_1_w_payload_last,\n",
      "  output              io_sharedInputs_1_b_valid,\n",
      "  input               io_sharedInputs_1_b_ready,\n",
      "  output              io_sharedInputs_1_r_valid,\n",
      "  input               io_sharedInputs_1_r_ready,\n",
      "  output     [31:0]   io_sharedInputs_1_r_payload_data,\n",
      "  output              io_sharedInputs_1_r_payload_last,\n",
      "  output              io_output_arw_valid,\n",
      "  input               io_output_arw_ready,\n",
      "  output     [11:0]   io_output_arw_payload_addr,\n",
      "  output     [3:0]    io_output_arw_payload_id,\n",
      "  output     [7:0]    io_output_arw_payload_len,\n",
      "  output     [2:0]    io_output_arw_payload_size,\n",
      "  output     [1:0]    io_output_arw_payload_burst,\n",
      "  output              io_output_arw_payload_write,\n",
      "  output              io_output_w_valid,\n",
      "  input               io_output_w_ready,\n",
      "  output     [31:0]   io_output_w_payload_data,\n",
      "  output     [3:0]    io_output_w_payload_strb,\n",
      "  output              io_output_w_payload_last,\n",
      "  input               io_output_b_valid,\n",
      "  output              io_output_b_ready,\n",
      "  input      [3:0]    io_output_b_payload_id,\n",
      "  input               io_output_r_valid,\n",
      "  output              io_output_r_ready,\n",
      "  input      [31:0]   io_output_r_payload_data,\n",
      "  input      [3:0]    io_output_r_payload_id,\n",
      "  input               io_output_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 cmdArbiter_io_output_fork_io_outputs_1_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire                cmdArbiter_io_inputs_0_ready;\n",
      "  wire                cmdArbiter_io_inputs_1_ready;\n",
      "  wire                cmdArbiter_io_inputs_2_ready;\n",
      "  wire                cmdArbiter_io_output_valid;\n",
      "  wire       [11:0]   cmdArbiter_io_output_payload_addr;\n",
      "  wire       [1:0]    cmdArbiter_io_output_payload_id;\n",
      "  wire       [7:0]    cmdArbiter_io_output_payload_len;\n",
      "  wire       [2:0]    cmdArbiter_io_output_payload_size;\n",
      "  wire       [1:0]    cmdArbiter_io_output_payload_burst;\n",
      "  wire                cmdArbiter_io_output_payload_write;\n",
      "  wire       [2:0]    cmdArbiter_io_chosenOH;\n",
      "  wire                cmdArbiter_io_output_fork_io_input_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_0_valid;\n",
      "  wire       [11:0]   cmdArbiter_io_output_fork_io_outputs_0_payload_addr;\n",
      "  wire       [1:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_id;\n",
      "  wire       [7:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_len;\n",
      "  wire       [2:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_size;\n",
      "  wire       [1:0]    cmdArbiter_io_output_fork_io_outputs_0_payload_burst;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_0_payload_write;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_payload_write;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid;\n",
      "  wire       [0:0]    cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload;\n",
      "  wire       [1:0]    t_t_io_output_arw_payload_id;\n",
      "  wire       [3:0]    t_io_output_arw_payload_id_4;\n",
      "  wire       [2:0]    t_io_output_arw_payload_id_5;\n",
      "  wire       [1:0]    t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  reg                 t_writeLogic_routeDataInput_valid;\n",
      "  reg        [31:0]   t_writeLogic_routeDataInput_payload_data;\n",
      "  reg        [3:0]    t_writeLogic_routeDataInput_payload_strb;\n",
      "  reg                 t_writeLogic_routeDataInput_payload_last;\n",
      "  reg                 t_io_output_b_ready;\n",
      "  reg                 t_io_output_r_ready;\n",
      "  wire                inputsCmd_0_valid;\n",
      "  wire                inputsCmd_0_ready;\n",
      "  wire       [11:0]   inputsCmd_0_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_0_payload_id;\n",
      "  wire       [7:0]    inputsCmd_0_payload_len;\n",
      "  wire       [2:0]    inputsCmd_0_payload_size;\n",
      "  wire       [1:0]    inputsCmd_0_payload_burst;\n",
      "  wire                inputsCmd_0_payload_write;\n",
      "  wire                inputsCmd_1_valid;\n",
      "  wire                inputsCmd_1_ready;\n",
      "  wire       [11:0]   inputsCmd_1_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_1_payload_id;\n",
      "  wire       [7:0]    inputsCmd_1_payload_len;\n",
      "  wire       [2:0]    inputsCmd_1_payload_size;\n",
      "  wire       [1:0]    inputsCmd_1_payload_burst;\n",
      "  wire                inputsCmd_1_payload_write;\n",
      "  wire                inputsCmd_2_valid;\n",
      "  wire                inputsCmd_2_ready;\n",
      "  wire       [11:0]   inputsCmd_2_payload_addr;\n",
      "  wire       [1:0]    inputsCmd_2_payload_id;\n",
      "  wire       [7:0]    inputsCmd_2_payload_len;\n",
      "  wire       [2:0]    inputsCmd_2_payload_size;\n",
      "  wire       [1:0]    inputsCmd_2_payload_burst;\n",
      "  wire                inputsCmd_2_payload_write;\n",
      "  wire                t_io_output_arw_payload_id;\n",
      "  wire       [2:0]    t_io_output_arw_payload_id_1;\n",
      "  wire                t_io_output_arw_payload_id_2;\n",
      "  wire                t_io_output_arw_payload_id_3;\n",
      "  wire                when_Stream_l408;\n",
      "  reg                 cmdArbiter_io_output_fork_io_outputs_1_thrown_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_ready;\n",
      "  wire                t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid;\n",
      "  wire                cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready;\n",
      "  wire       [0:0]    cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  wire                writeLogic_routeDataInput_valid;\n",
      "  wire       [31:0]   writeLogic_routeDataInput_payload_data;\n",
      "  wire       [3:0]    writeLogic_routeDataInput_payload_strb;\n",
      "  wire                writeLogic_routeDataInput_payload_last;\n",
      "  wire                io_output_w_fire;\n",
      "  wire       [0:0]    writeLogic_writeRspIndex;\n",
      "  wire                writeLogic_writeRspSels_0;\n",
      "  wire                writeLogic_writeRspSels_1;\n",
      "  wire       [1:0]    readRspIndex;\n",
      "  wire                readRspSels_0;\n",
      "  wire                readRspSels_1;\n",
      "  wire                readRspSels_2;\n",
      "\n",
      "  assign t_t_io_output_arw_payload_id = cmdArbiter_io_chosenOH[2 : 1];\n",
      "  assign t_io_output_arw_payload_id_5 = {t_io_output_arw_payload_id,cmdArbiter_io_output_fork_io_outputs_0_payload_id};\n",
      "  assign t_io_output_arw_payload_id_4 = {1'd0, t_io_output_arw_payload_id_5};\n",
      "  assign t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = cmdArbiter_io_chosenOH[2 : 1];\n",
      "  StreamArbiter cmdArbiter (\n",
      "    .io_inputs_0_valid            (inputsCmd_0_valid                         ), //i\n",
      "    .io_inputs_0_ready            (cmdArbiter_io_inputs_0_ready              ), //o\n",
      "    .io_inputs_0_payload_addr     (inputsCmd_0_payload_addr[11:0]            ), //i\n",
      "    .io_inputs_0_payload_id       (inputsCmd_0_payload_id[1:0]               ), //i\n",
      "    .io_inputs_0_payload_len      (inputsCmd_0_payload_len[7:0]              ), //i\n",
      "    .io_inputs_0_payload_size     (inputsCmd_0_payload_size[2:0]             ), //i\n",
      "    .io_inputs_0_payload_burst    (inputsCmd_0_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_0_payload_write    (inputsCmd_0_payload_write                 ), //i\n",
      "    .io_inputs_1_valid            (inputsCmd_1_valid                         ), //i\n",
      "    .io_inputs_1_ready            (cmdArbiter_io_inputs_1_ready              ), //o\n",
      "    .io_inputs_1_payload_addr     (inputsCmd_1_payload_addr[11:0]            ), //i\n",
      "    .io_inputs_1_payload_id       (inputsCmd_1_payload_id[1:0]               ), //i\n",
      "    .io_inputs_1_payload_len      (inputsCmd_1_payload_len[7:0]              ), //i\n",
      "    .io_inputs_1_payload_size     (inputsCmd_1_payload_size[2:0]             ), //i\n",
      "    .io_inputs_1_payload_burst    (inputsCmd_1_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_1_payload_write    (inputsCmd_1_payload_write                 ), //i\n",
      "    .io_inputs_2_valid            (inputsCmd_2_valid                         ), //i\n",
      "    .io_inputs_2_ready            (cmdArbiter_io_inputs_2_ready              ), //o\n",
      "    .io_inputs_2_payload_addr     (inputsCmd_2_payload_addr[11:0]            ), //i\n",
      "    .io_inputs_2_payload_id       (inputsCmd_2_payload_id[1:0]               ), //i\n",
      "    .io_inputs_2_payload_len      (inputsCmd_2_payload_len[7:0]              ), //i\n",
      "    .io_inputs_2_payload_size     (inputsCmd_2_payload_size[2:0]             ), //i\n",
      "    .io_inputs_2_payload_burst    (inputsCmd_2_payload_burst[1:0]            ), //i\n",
      "    .io_inputs_2_payload_write    (inputsCmd_2_payload_write                 ), //i\n",
      "    .io_output_valid              (cmdArbiter_io_output_valid                ), //o\n",
      "    .io_output_ready              (cmdArbiter_io_output_fork_io_input_ready  ), //i\n",
      "    .io_output_payload_addr       (cmdArbiter_io_output_payload_addr[11:0]   ), //o\n",
      "    .io_output_payload_id         (cmdArbiter_io_output_payload_id[1:0]      ), //o\n",
      "    .io_output_payload_len        (cmdArbiter_io_output_payload_len[7:0]     ), //o\n",
      "    .io_output_payload_size       (cmdArbiter_io_output_payload_size[2:0]    ), //o\n",
      "    .io_output_payload_burst      (cmdArbiter_io_output_payload_burst[1:0]   ), //o\n",
      "    .io_output_payload_write      (cmdArbiter_io_output_payload_write        ), //o\n",
      "    .io_chosenOH                  (cmdArbiter_io_chosenOH[2:0]               ), //o\n",
      "    .io_axiClk                    (io_axiClk                                 ), //i\n",
      "    .resetCtrl_axiReset           (resetCtrl_axiReset                        )  //i\n",
      "  );\n",
      "  StreamFork_2 cmdArbiter_io_output_fork (\n",
      "    .io_input_valid                (cmdArbiter_io_output_valid                                 ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_input_ready                (cmdArbiter_io_output_fork_io_input_ready                   ), //o\n",
      "    .io_input_payload_addr         (cmdArbiter_io_output_payload_addr[11:0]                    ), //i\n",
      "    .io_input_payload_id           (cmdArbiter_io_output_payload_id[1:0]                       ), //i\n",
      "    .io_input_payload_len          (cmdArbiter_io_output_payload_len[7:0]                      ), //i\n",
      "    .io_input_payload_size         (cmdArbiter_io_output_payload_size[2:0]                     ), //i\n",
      "    .io_input_payload_burst        (cmdArbiter_io_output_payload_burst[1:0]                    ), //i\n",
      "    .io_input_payload_write        (cmdArbiter_io_output_payload_write                         ), //i\n",
      "    .io_outputs_0_valid            (cmdArbiter_io_output_fork_io_outputs_0_valid               ), //o\n",
      "    .io_outputs_0_ready            (io_output_arw_ready                                        ), //i\n",
      "    .io_outputs_0_payload_addr     (cmdArbiter_io_output_fork_io_outputs_0_payload_addr[11:0]  ), //o\n",
      "    .io_outputs_0_payload_id       (cmdArbiter_io_output_fork_io_outputs_0_payload_id[1:0]     ), //o\n",
      "    .io_outputs_0_payload_len      (cmdArbiter_io_output_fork_io_outputs_0_payload_len[7:0]    ), //o\n",
      "    .io_outputs_0_payload_size     (cmdArbiter_io_output_fork_io_outputs_0_payload_size[2:0]   ), //o\n",
      "    .io_outputs_0_payload_burst    (cmdArbiter_io_output_fork_io_outputs_0_payload_burst[1:0]  ), //o\n",
      "    .io_outputs_0_payload_write    (cmdArbiter_io_output_fork_io_outputs_0_payload_write       ), //o\n",
      "    .io_outputs_1_valid            (cmdArbiter_io_output_fork_io_outputs_1_valid               ), //o\n",
      "    .io_outputs_1_ready            (cmdArbiter_io_output_fork_io_outputs_1_ready               ), //i\n",
      "    .io_outputs_1_payload_write    (cmdArbiter_io_output_fork_io_outputs_1_payload_write       ), //o\n",
      "    .io_axiClk                     (io_axiClk                                                  ), //i\n",
      "    .resetCtrl_axiReset            (resetCtrl_axiReset                                         )  //i\n",
      "  );\n",
      "  StreamFifoLowLatency_1 cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo (\n",
      "    .io_push_valid         (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid                ), //i\n",
      "    .io_push_ready         (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready   ), //o\n",
      "    .io_push_payload       (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload              ), //i\n",
      "    .io_pop_valid          (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid    ), //o\n",
      "    .io_pop_ready          (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready    ), //i\n",
      "    .io_pop_payload        (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload  ), //o\n",
      "    .io_flush              (1'b0                                                                          ), //i\n",
      "    .io_axiClk             (io_axiClk                                                                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                                                            )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload)\n",
      "      1'b0 : begin\n",
      "        t_writeLogic_routeDataInput_valid = io_sharedInputs_0_w_valid;\n",
      "        t_writeLogic_routeDataInput_payload_data = io_sharedInputs_0_w_payload_data;\n",
      "        t_writeLogic_routeDataInput_payload_strb = io_sharedInputs_0_w_payload_strb;\n",
      "        t_writeLogic_routeDataInput_payload_last = io_sharedInputs_0_w_payload_last;\n",
      "      end\n",
      "      default : begin\n",
      "        t_writeLogic_routeDataInput_valid = io_sharedInputs_1_w_valid;\n",
      "        t_writeLogic_routeDataInput_payload_data = io_sharedInputs_1_w_payload_data;\n",
      "        t_writeLogic_routeDataInput_payload_strb = io_sharedInputs_1_w_payload_strb;\n",
      "        t_writeLogic_routeDataInput_payload_last = io_sharedInputs_1_w_payload_last;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(writeLogic_writeRspIndex)\n",
      "      1'b0 : t_io_output_b_ready = io_sharedInputs_0_b_ready;\n",
      "      default : t_io_output_b_ready = io_sharedInputs_1_b_ready;\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(readRspIndex)\n",
      "      2'b00 : t_io_output_r_ready = io_readInputs_0_r_ready;\n",
      "      2'b01 : t_io_output_r_ready = io_sharedInputs_0_r_ready;\n",
      "      default : t_io_output_r_ready = io_sharedInputs_1_r_ready;\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign inputsCmd_0_valid = io_readInputs_0_ar_valid;\n",
      "  assign io_readInputs_0_ar_ready = inputsCmd_0_ready;\n",
      "  assign inputsCmd_0_payload_addr = io_readInputs_0_ar_payload_addr;\n",
      "  assign inputsCmd_0_payload_id = io_readInputs_0_ar_payload_id;\n",
      "  assign inputsCmd_0_payload_len = io_readInputs_0_ar_payload_len;\n",
      "  assign inputsCmd_0_payload_size = io_readInputs_0_ar_payload_size;\n",
      "  assign inputsCmd_0_payload_burst = io_readInputs_0_ar_payload_burst;\n",
      "  assign inputsCmd_0_payload_write = 1'b0;\n",
      "  assign inputsCmd_1_valid = io_sharedInputs_0_arw_valid;\n",
      "  assign io_sharedInputs_0_arw_ready = inputsCmd_1_ready;\n",
      "  assign inputsCmd_1_payload_addr = io_sharedInputs_0_arw_payload_addr;\n",
      "  assign inputsCmd_1_payload_id = io_sharedInputs_0_arw_payload_id;\n",
      "  assign inputsCmd_1_payload_len = io_sharedInputs_0_arw_payload_len;\n",
      "  assign inputsCmd_1_payload_size = io_sharedInputs_0_arw_payload_size;\n",
      "  assign inputsCmd_1_payload_burst = io_sharedInputs_0_arw_payload_burst;\n",
      "  assign inputsCmd_1_payload_write = io_sharedInputs_0_arw_payload_write;\n",
      "  assign inputsCmd_2_valid = io_sharedInputs_1_arw_valid;\n",
      "  assign io_sharedInputs_1_arw_ready = inputsCmd_2_ready;\n",
      "  assign inputsCmd_2_payload_addr = io_sharedInputs_1_arw_payload_addr;\n",
      "  assign inputsCmd_2_payload_id = io_sharedInputs_1_arw_payload_id;\n",
      "  assign inputsCmd_2_payload_len = io_sharedInputs_1_arw_payload_len;\n",
      "  assign inputsCmd_2_payload_size = io_sharedInputs_1_arw_payload_size;\n",
      "  assign inputsCmd_2_payload_burst = io_sharedInputs_1_arw_payload_burst;\n",
      "  assign inputsCmd_2_payload_write = io_sharedInputs_1_arw_payload_write;\n",
      "  assign inputsCmd_0_ready = cmdArbiter_io_inputs_0_ready;\n",
      "  assign inputsCmd_1_ready = cmdArbiter_io_inputs_1_ready;\n",
      "  assign inputsCmd_2_ready = cmdArbiter_io_inputs_2_ready;\n",
      "  assign io_output_arw_valid = cmdArbiter_io_output_fork_io_outputs_0_valid;\n",
      "  assign io_output_arw_payload_addr = cmdArbiter_io_output_fork_io_outputs_0_payload_addr;\n",
      "  assign io_output_arw_payload_len = cmdArbiter_io_output_fork_io_outputs_0_payload_len;\n",
      "  assign io_output_arw_payload_size = cmdArbiter_io_output_fork_io_outputs_0_payload_size;\n",
      "  assign io_output_arw_payload_burst = cmdArbiter_io_output_fork_io_outputs_0_payload_burst;\n",
      "  assign io_output_arw_payload_write = cmdArbiter_io_output_fork_io_outputs_0_payload_write;\n",
      "  assign t_io_output_arw_payload_id = t_t_io_output_arw_payload_id[1];\n",
      "  assign t_io_output_arw_payload_id_1 = {cmdArbiter_io_chosenOH[2 : 1],cmdArbiter_io_chosenOH[0 : 0]};\n",
      "  assign t_io_output_arw_payload_id_2 = t_io_output_arw_payload_id_1[1];\n",
      "  assign t_io_output_arw_payload_id_3 = t_io_output_arw_payload_id_1[2];\n",
      "  assign io_output_arw_payload_id = (cmdArbiter_io_output_fork_io_outputs_0_payload_write ? t_io_output_arw_payload_id_4 : {{t_io_output_arw_payload_id_3,t_io_output_arw_payload_id_2},cmdArbiter_io_output_fork_io_outputs_0_payload_id});\n",
      "  assign when_Stream_l408 = (! cmdArbiter_io_output_fork_io_outputs_1_payload_write);\n",
      "  always @(*) begin\n",
      "    cmdArbiter_io_output_fork_io_outputs_1_thrown_valid = cmdArbiter_io_output_fork_io_outputs_1_valid;\n",
      "    cmdArbiter_io_output_fork_io_outputs_1_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      cmdArbiter_io_output_fork_io_outputs_1_thrown_valid = 1'b0;\n",
      "      cmdArbiter_io_output_fork_io_outputs_1_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = t_t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload[1];\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_valid = cmdArbiter_io_output_fork_io_outputs_1_thrown_valid;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload = t_cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_payload;\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_ready = cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_push_ready;\n",
      "  assign writeLogic_routeDataInput_valid = t_writeLogic_routeDataInput_valid;\n",
      "  assign writeLogic_routeDataInput_payload_data = t_writeLogic_routeDataInput_payload_data;\n",
      "  assign writeLogic_routeDataInput_payload_strb = t_writeLogic_routeDataInput_payload_strb;\n",
      "  assign writeLogic_routeDataInput_payload_last = t_writeLogic_routeDataInput_payload_last;\n",
      "  assign io_output_w_valid = (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && writeLogic_routeDataInput_valid);\n",
      "  assign io_output_w_payload_data = writeLogic_routeDataInput_payload_data;\n",
      "  assign io_output_w_payload_strb = writeLogic_routeDataInput_payload_strb;\n",
      "  assign io_output_w_payload_last = writeLogic_routeDataInput_payload_last;\n",
      "  assign io_sharedInputs_0_w_ready = ((cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload == 1'b0));\n",
      "  assign io_sharedInputs_1_w_ready = ((cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && (cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_payload == 1'b1));\n",
      "  assign io_output_w_fire = (io_output_w_valid && io_output_w_ready);\n",
      "  assign cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo_io_pop_ready = (io_output_w_fire && io_output_w_payload_last);\n",
      "  assign writeLogic_writeRspIndex = io_output_b_payload_id[2 : 2];\n",
      "  assign writeLogic_writeRspSels_0 = (writeLogic_writeRspIndex == 1'b0);\n",
      "  assign writeLogic_writeRspSels_1 = (writeLogic_writeRspIndex == 1'b1);\n",
      "  assign io_sharedInputs_0_b_valid = (io_output_b_valid && writeLogic_writeRspSels_0);\n",
      "  assign io_sharedInputs_1_b_valid = (io_output_b_valid && writeLogic_writeRspSels_1);\n",
      "  assign io_output_b_ready = t_io_output_b_ready;\n",
      "  assign readRspIndex = io_output_r_payload_id[3 : 2];\n",
      "  assign readRspSels_0 = (readRspIndex == 2'b00);\n",
      "  assign readRspSels_1 = (readRspIndex == 2'b01);\n",
      "  assign readRspSels_2 = (readRspIndex == 2'b10);\n",
      "  assign io_readInputs_0_r_valid = (io_output_r_valid && readRspSels_0);\n",
      "  assign io_readInputs_0_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_readInputs_0_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_sharedInputs_0_r_valid = (io_output_r_valid && readRspSels_1);\n",
      "  assign io_sharedInputs_0_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_sharedInputs_0_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_sharedInputs_1_r_valid = (io_output_r_valid && readRspSels_2);\n",
      "  assign io_sharedInputs_1_r_payload_data = io_output_r_payload_data;\n",
      "  assign io_sharedInputs_1_r_payload_last = io_output_r_payload_last;\n",
      "  assign io_output_r_ready = t_io_output_r_ready;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4ReadOnlyDecoder_1 (\n",
      "  input               io_input_ar_valid,\n",
      "  output              io_input_ar_ready,\n",
      "  input      [31:0]   io_input_ar_payload_addr,\n",
      "  input      [7:0]    io_input_ar_payload_len,\n",
      "  input      [2:0]    io_input_ar_payload_size,\n",
      "  output reg          io_input_r_valid,\n",
      "  input               io_input_r_ready,\n",
      "  output     [31:0]   io_input_r_payload_data,\n",
      "  output reg          io_input_r_payload_last,\n",
      "  output              io_outputs_0_ar_valid,\n",
      "  input               io_outputs_0_ar_ready,\n",
      "  output     [31:0]   io_outputs_0_ar_payload_addr,\n",
      "  output     [7:0]    io_outputs_0_ar_payload_len,\n",
      "  output     [2:0]    io_outputs_0_ar_payload_size,\n",
      "  input               io_outputs_0_r_valid,\n",
      "  output              io_outputs_0_r_ready,\n",
      "  input      [31:0]   io_outputs_0_r_payload_data,\n",
      "  input               io_outputs_0_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire                errorSlave_io_axi_ar_valid;\n",
      "  wire                errorSlave_io_axi_ar_ready;\n",
      "  wire                errorSlave_io_axi_r_valid;\n",
      "  wire                errorSlave_io_axi_r_payload_last;\n",
      "  wire                io_input_ar_fire;\n",
      "  wire                io_input_r_fire;\n",
      "  wire                when_Utils_l615;\n",
      "  reg                 pendingCmdCounter_incrementIt;\n",
      "  reg                 pendingCmdCounter_decrementIt;\n",
      "  wire       [2:0]    pendingCmdCounter_valueNext;\n",
      "  reg        [2:0]    pendingCmdCounter_value;\n",
      "  reg        [2:0]    pendingCmdCounter_finalIncrement;\n",
      "  wire                when_Utils_l640;\n",
      "  wire                when_Utils_l642;\n",
      "  wire       [0:0]    decodedCmdSels;\n",
      "  wire                decodedCmdError;\n",
      "  reg        [0:0]    pendingSels;\n",
      "  reg                 pendingError;\n",
      "  wire                allowCmd;\n",
      "\n",
      "  Axi4ReadOnlyErrorSlave errorSlave (\n",
      "    .io_axi_ar_valid          (errorSlave_io_axi_ar_valid        ), //i\n",
      "    .io_axi_ar_ready          (errorSlave_io_axi_ar_ready        ), //o\n",
      "    .io_axi_ar_payload_len    (io_input_ar_payload_len[7:0]      ), //i\n",
      "    .io_axi_r_valid           (errorSlave_io_axi_r_valid         ), //o\n",
      "    .io_axi_r_ready           (io_input_r_ready                  ), //i\n",
      "    .io_axi_r_payload_last    (errorSlave_io_axi_r_payload_last  ), //o\n",
      "    .io_axiClk                (io_axiClk                         ), //i\n",
      "    .resetCtrl_axiReset       (resetCtrl_axiReset                )  //i\n",
      "  );\n",
      "  assign io_input_ar_fire = (io_input_ar_valid && io_input_ar_ready);\n",
      "  assign io_input_r_fire = (io_input_r_valid && io_input_r_ready);\n",
      "  assign when_Utils_l615 = (io_input_r_fire && io_input_r_payload_last);\n",
      "  always @(*) begin\n",
      "    pendingCmdCounter_incrementIt = 1'b0;\n",
      "    if(io_input_ar_fire) begin\n",
      "      pendingCmdCounter_incrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pendingCmdCounter_decrementIt = 1'b0;\n",
      "    if(when_Utils_l615) begin\n",
      "      pendingCmdCounter_decrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l640 = (pendingCmdCounter_incrementIt && (! pendingCmdCounter_decrementIt));\n",
      "  always @(*) begin\n",
      "    if(when_Utils_l640) begin\n",
      "      pendingCmdCounter_finalIncrement = 3'b001;\n",
      "    end else begin\n",
      "      if(when_Utils_l642) begin\n",
      "        pendingCmdCounter_finalIncrement = 3'b111;\n",
      "      end else begin\n",
      "        pendingCmdCounter_finalIncrement = 3'b000;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l642 = ((! pendingCmdCounter_incrementIt) && pendingCmdCounter_decrementIt);\n",
      "  assign pendingCmdCounter_valueNext = (pendingCmdCounter_value + pendingCmdCounter_finalIncrement);\n",
      "  assign decodedCmdSels = (((io_input_ar_payload_addr & (~ 32'h03ffffff)) == 32'h40000000) && io_input_ar_valid);\n",
      "  assign decodedCmdError = (decodedCmdSels == 1'b0);\n",
      "  assign allowCmd = ((pendingCmdCounter_value == 3'b000) || ((pendingCmdCounter_value != 3'b111) && (pendingSels == decodedCmdSels)));\n",
      "  assign io_input_ar_ready = (((|(decodedCmdSels & io_outputs_0_ar_ready)) || (decodedCmdError && errorSlave_io_axi_ar_ready)) && allowCmd);\n",
      "  assign errorSlave_io_axi_ar_valid = ((io_input_ar_valid && decodedCmdError) && allowCmd);\n",
      "  assign io_outputs_0_ar_valid = ((io_input_ar_valid && decodedCmdSels[0]) && allowCmd);\n",
      "  assign io_outputs_0_ar_payload_addr = io_input_ar_payload_addr;\n",
      "  assign io_outputs_0_ar_payload_len = io_input_ar_payload_len;\n",
      "  assign io_outputs_0_ar_payload_size = io_input_ar_payload_size;\n",
      "  always @(*) begin\n",
      "    io_input_r_valid = (|io_outputs_0_r_valid);\n",
      "    if(errorSlave_io_axi_r_valid) begin\n",
      "      io_input_r_valid = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_input_r_payload_data = io_outputs_0_r_payload_data;\n",
      "  always @(*) begin\n",
      "    io_input_r_payload_last = io_outputs_0_r_payload_last;\n",
      "    if(pendingError) begin\n",
      "      io_input_r_payload_last = errorSlave_io_axi_r_payload_last;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_outputs_0_r_ready = io_input_r_ready;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pendingCmdCounter_value <= 3'b000;\n",
      "      pendingSels <= 1'b0;\n",
      "      pendingError <= 1'b0;\n",
      "    end else begin\n",
      "      pendingCmdCounter_value <= pendingCmdCounter_valueNext;\n",
      "      if(io_input_ar_ready) begin\n",
      "        pendingSels <= decodedCmdSels;\n",
      "      end\n",
      "      if(io_input_ar_ready) begin\n",
      "        pendingError <= decodedCmdError;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "endmodule\n",
      "\n",
      "//Axi4SharedDecoder replaced by Axi4SharedDecoder\n",
      "\n",
      "module Axi4SharedDecoder (\n",
      "  input               io_input_arw_valid,\n",
      "  output              io_input_arw_ready,\n",
      "  input      [31:0]   io_input_arw_payload_addr,\n",
      "  input      [2:0]    io_input_arw_payload_size,\n",
      "  input               io_input_arw_payload_write,\n",
      "  input               io_input_w_valid,\n",
      "  output              io_input_w_ready,\n",
      "  input      [31:0]   io_input_w_payload_data,\n",
      "  input      [3:0]    io_input_w_payload_strb,\n",
      "  input               io_input_w_payload_last,\n",
      "  output              io_input_b_valid,\n",
      "  input               io_input_b_ready,\n",
      "  output              io_input_r_valid,\n",
      "  input               io_input_r_ready,\n",
      "  output     [31:0]   io_input_r_payload_data,\n",
      "  output reg          io_input_r_payload_last,\n",
      "  output              io_sharedOutputs_0_arw_valid,\n",
      "  input               io_sharedOutputs_0_arw_ready,\n",
      "  output     [31:0]   io_sharedOutputs_0_arw_payload_addr,\n",
      "  output     [2:0]    io_sharedOutputs_0_arw_payload_size,\n",
      "  output              io_sharedOutputs_0_arw_payload_write,\n",
      "  output              io_sharedOutputs_0_w_valid,\n",
      "  input               io_sharedOutputs_0_w_ready,\n",
      "  output     [31:0]   io_sharedOutputs_0_w_payload_data,\n",
      "  output     [3:0]    io_sharedOutputs_0_w_payload_strb,\n",
      "  output              io_sharedOutputs_0_w_payload_last,\n",
      "  input               io_sharedOutputs_0_b_valid,\n",
      "  output              io_sharedOutputs_0_b_ready,\n",
      "  input               io_sharedOutputs_0_r_valid,\n",
      "  output              io_sharedOutputs_0_r_ready,\n",
      "  input      [31:0]   io_sharedOutputs_0_r_payload_data,\n",
      "  input               io_sharedOutputs_0_r_payload_last,\n",
      "  output              io_sharedOutputs_1_arw_valid,\n",
      "  input               io_sharedOutputs_1_arw_ready,\n",
      "  output     [31:0]   io_sharedOutputs_1_arw_payload_addr,\n",
      "  output     [2:0]    io_sharedOutputs_1_arw_payload_size,\n",
      "  output              io_sharedOutputs_1_arw_payload_write,\n",
      "  output              io_sharedOutputs_1_w_valid,\n",
      "  input               io_sharedOutputs_1_w_ready,\n",
      "  output     [31:0]   io_sharedOutputs_1_w_payload_data,\n",
      "  output     [3:0]    io_sharedOutputs_1_w_payload_strb,\n",
      "  output              io_sharedOutputs_1_w_payload_last,\n",
      "  input               io_sharedOutputs_1_b_valid,\n",
      "  output              io_sharedOutputs_1_b_ready,\n",
      "  input               io_sharedOutputs_1_r_valid,\n",
      "  output              io_sharedOutputs_1_r_ready,\n",
      "  input      [31:0]   io_sharedOutputs_1_r_payload_data,\n",
      "  input               io_sharedOutputs_1_r_payload_last,\n",
      "  output              io_sharedOutputs_2_arw_valid,\n",
      "  input               io_sharedOutputs_2_arw_ready,\n",
      "  output     [31:0]   io_sharedOutputs_2_arw_payload_addr,\n",
      "  output              io_sharedOutputs_2_arw_payload_write,\n",
      "  output              io_sharedOutputs_2_w_valid,\n",
      "  input               io_sharedOutputs_2_w_ready,\n",
      "  output     [31:0]   io_sharedOutputs_2_w_payload_data,\n",
      "  output              io_sharedOutputs_2_w_payload_last,\n",
      "  input               io_sharedOutputs_2_b_valid,\n",
      "  output              io_sharedOutputs_2_b_ready,\n",
      "  input               io_sharedOutputs_2_r_valid,\n",
      "  output              io_sharedOutputs_2_r_ready,\n",
      "  input      [31:0]   io_sharedOutputs_2_r_payload_data,\n",
      "  input               io_sharedOutputs_2_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire                errorSlave_io_axi_arw_valid;\n",
      "  wire                errorSlave_io_axi_w_valid;\n",
      "  wire                errorSlave_io_axi_arw_ready;\n",
      "  wire                errorSlave_io_axi_w_ready;\n",
      "  wire                errorSlave_io_axi_b_valid;\n",
      "  wire                errorSlave_io_axi_r_valid;\n",
      "  wire                errorSlave_io_axi_r_payload_last;\n",
      "  reg        [31:0]   t_io_input_r_payload_data;\n",
      "  reg                 t_io_input_r_payload_last;\n",
      "  reg        [2:0]    t_pendingCmdCounter;\n",
      "  reg        [2:0]    t_pendingCmdCounter_1;\n",
      "  reg        [2:0]    t_pendingCmdCounter_2;\n",
      "  wire                cmdAllowedStart;\n",
      "  wire                io_input_arw_fire;\n",
      "  wire                io_input_b_fire;\n",
      "  wire                io_input_r_fire;\n",
      "  wire                when_Utils_l666;\n",
      "  reg        [2:0]    pendingCmdCounter;\n",
      "  wire       [2:0]    t_pendingCmdCounter_3;\n",
      "  wire                when_Utils_l612;\n",
      "  wire                io_input_w_fire;\n",
      "  wire                when_Utils_l615;\n",
      "  reg                 pendingDataCounter_incrementIt;\n",
      "  reg                 pendingDataCounter_decrementIt;\n",
      "  wire       [2:0]    pendingDataCounter_valueNext;\n",
      "  reg        [2:0]    pendingDataCounter_value;\n",
      "  reg        [2:0]    pendingDataCounter_finalIncrement;\n",
      "  wire                when_Utils_l640;\n",
      "  wire                when_Utils_l642;\n",
      "  wire       [2:0]    decodedCmdSels;\n",
      "  wire                decodedCmdError;\n",
      "  reg        [2:0]    pendingSels;\n",
      "  reg                 pendingError;\n",
      "  wire                allowCmd;\n",
      "  wire                allowData;\n",
      "  reg                 t_cmdAllowedStart;\n",
      "  wire       [2:0]    t_io_sharedOutputs_0_arw_valid;\n",
      "  wire       [2:0]    t_io_sharedOutputs_0_w_valid;\n",
      "  wire       [2:0]    t_readRspIndex;\n",
      "  wire                t_readRspIndex_1;\n",
      "  wire                t_readRspIndex_2;\n",
      "  wire       [1:0]    readRspIndex;\n",
      "\n",
      "  Axi4SharedErrorSlave errorSlave (\n",
      "    .io_axi_arw_valid            (errorSlave_io_axi_arw_valid       ), //i\n",
      "    .io_axi_arw_ready            (errorSlave_io_axi_arw_ready       ), //o\n",
      "    .io_axi_arw_payload_write    (io_input_arw_payload_write        ), //i\n",
      "    .io_axi_w_valid              (errorSlave_io_axi_w_valid         ), //i\n",
      "    .io_axi_w_ready              (errorSlave_io_axi_w_ready         ), //o\n",
      "    .io_axi_w_payload_last       (io_input_w_payload_last           ), //i\n",
      "    .io_axi_b_valid              (errorSlave_io_axi_b_valid         ), //o\n",
      "    .io_axi_b_ready              (io_input_b_ready                  ), //i\n",
      "    .io_axi_r_valid              (errorSlave_io_axi_r_valid         ), //o\n",
      "    .io_axi_r_ready              (io_input_r_ready                  ), //i\n",
      "    .io_axi_r_payload_last       (errorSlave_io_axi_r_payload_last  ), //o\n",
      "    .io_axiClk                   (io_axiClk                         ), //i\n",
      "    .resetCtrl_axiReset          (resetCtrl_axiReset                )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(readRspIndex)\n",
      "      2'b00 : begin\n",
      "        t_io_input_r_payload_data = io_sharedOutputs_0_r_payload_data;\n",
      "        t_io_input_r_payload_last = io_sharedOutputs_0_r_payload_last;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_io_input_r_payload_data = io_sharedOutputs_1_r_payload_data;\n",
      "        t_io_input_r_payload_last = io_sharedOutputs_1_r_payload_last;\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_input_r_payload_data = io_sharedOutputs_2_r_payload_data;\n",
      "        t_io_input_r_payload_last = io_sharedOutputs_2_r_payload_last;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_pendingCmdCounter = t_pendingCmdCounter_1;\n",
      "    if(when_Utils_l666) begin\n",
      "      t_pendingCmdCounter = (t_pendingCmdCounter_1 - 3'b001);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_pendingCmdCounter_1 = t_pendingCmdCounter_2;\n",
      "    if(io_input_b_fire) begin\n",
      "      t_pendingCmdCounter_1 = (t_pendingCmdCounter_2 - 3'b001);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_pendingCmdCounter_2 = t_pendingCmdCounter_3;\n",
      "    if(io_input_arw_fire) begin\n",
      "      t_pendingCmdCounter_2 = (t_pendingCmdCounter_3 + 3'b001);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_input_arw_fire = (io_input_arw_valid && io_input_arw_ready);\n",
      "  assign io_input_b_fire = (io_input_b_valid && io_input_b_ready);\n",
      "  assign io_input_r_fire = (io_input_r_valid && io_input_r_ready);\n",
      "  assign when_Utils_l666 = (io_input_r_fire && io_input_r_payload_last);\n",
      "  assign t_pendingCmdCounter_3 = pendingCmdCounter;\n",
      "  assign when_Utils_l612 = (cmdAllowedStart && io_input_arw_payload_write);\n",
      "  assign io_input_w_fire = (io_input_w_valid && io_input_w_ready);\n",
      "  assign when_Utils_l615 = (io_input_w_fire && io_input_w_payload_last);\n",
      "  always @(*) begin\n",
      "    pendingDataCounter_incrementIt = 1'b0;\n",
      "    if(when_Utils_l612) begin\n",
      "      pendingDataCounter_incrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pendingDataCounter_decrementIt = 1'b0;\n",
      "    if(when_Utils_l615) begin\n",
      "      pendingDataCounter_decrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign when_Utils_l640 = (pendingDataCounter_incrementIt && (! pendingDataCounter_decrementIt));\n",
      "  always @(*) begin\n",
      "    if(when_Utils_l640) begin\n",
      "      pendingDataCounter_finalIncrement = 3'b001;\n",
      "    end else begin\n",
      "      if(when_Utils_l642) begin\n",
      "        pendingDataCounter_finalIncrement = 3'b111;\n",
      "      end else begin\n",
      "        pendingDataCounter_finalIncrement = 3'b000;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l642 = ((! pendingDataCounter_incrementIt) && pendingDataCounter_decrementIt);\n",
      "  assign pendingDataCounter_valueNext = (pendingDataCounter_value + pendingDataCounter_finalIncrement);\n",
      "  assign decodedCmdSels = {((io_input_arw_payload_addr & (~ 32'h000fffff)) == 32'hf0000000),{((io_input_arw_payload_addr & (~ 32'h03ffffff)) == 32'h40000000),((io_input_arw_payload_addr & (~ 32'h00000fff)) == 32'h0)}};\n",
      "  assign decodedCmdError = (decodedCmdSels == 3'b000);\n",
      "  assign allowCmd = ((pendingCmdCounter == 3'b000) || ((pendingCmdCounter != 3'b111) && (pendingSels == decodedCmdSels)));\n",
      "  assign allowData = (pendingDataCounter_value != 3'b000);\n",
      "  assign cmdAllowedStart = ((io_input_arw_valid && allowCmd) && t_cmdAllowedStart);\n",
      "  assign io_input_arw_ready = (((|(decodedCmdSels & {io_sharedOutputs_2_arw_ready,{io_sharedOutputs_1_arw_ready,io_sharedOutputs_0_arw_ready}})) || (decodedCmdError && errorSlave_io_axi_arw_ready)) && allowCmd);\n",
      "  assign errorSlave_io_axi_arw_valid = ((io_input_arw_valid && decodedCmdError) && allowCmd);\n",
      "  assign t_io_sharedOutputs_0_arw_valid = decodedCmdSels[2 : 0];\n",
      "  assign io_sharedOutputs_0_arw_valid = ((io_input_arw_valid && t_io_sharedOutputs_0_arw_valid[0]) && allowCmd);\n",
      "  assign io_sharedOutputs_0_arw_payload_addr = io_input_arw_payload_addr;\n",
      "  assign io_sharedOutputs_0_arw_payload_size = io_input_arw_payload_size;\n",
      "  assign io_sharedOutputs_0_arw_payload_write = io_input_arw_payload_write;\n",
      "  assign io_sharedOutputs_1_arw_valid = ((io_input_arw_valid && t_io_sharedOutputs_0_arw_valid[1]) && allowCmd);\n",
      "  assign io_sharedOutputs_1_arw_payload_addr = io_input_arw_payload_addr;\n",
      "  assign io_sharedOutputs_1_arw_payload_size = io_input_arw_payload_size;\n",
      "  assign io_sharedOutputs_1_arw_payload_write = io_input_arw_payload_write;\n",
      "  assign io_sharedOutputs_2_arw_valid = ((io_input_arw_valid && t_io_sharedOutputs_0_arw_valid[2]) && allowCmd);\n",
      "  assign io_sharedOutputs_2_arw_payload_addr = io_input_arw_payload_addr;\n",
      "  assign io_sharedOutputs_2_arw_payload_write = io_input_arw_payload_write;\n",
      "  assign io_input_w_ready = (((|(pendingSels[2 : 0] & {io_sharedOutputs_2_w_ready,{io_sharedOutputs_1_w_ready,io_sharedOutputs_0_w_ready}})) || (pendingError && errorSlave_io_axi_w_ready)) && allowData);\n",
      "  assign errorSlave_io_axi_w_valid = ((io_input_w_valid && pendingError) && allowData);\n",
      "  assign t_io_sharedOutputs_0_w_valid = pendingSels[2 : 0];\n",
      "  assign io_sharedOutputs_0_w_valid = ((io_input_w_valid && t_io_sharedOutputs_0_w_valid[0]) && allowData);\n",
      "  assign io_sharedOutputs_0_w_payload_data = io_input_w_payload_data;\n",
      "  assign io_sharedOutputs_0_w_payload_strb = io_input_w_payload_strb;\n",
      "  assign io_sharedOutputs_0_w_payload_last = io_input_w_payload_last;\n",
      "  assign io_sharedOutputs_1_w_valid = ((io_input_w_valid && t_io_sharedOutputs_0_w_valid[1]) && allowData);\n",
      "  assign io_sharedOutputs_1_w_payload_data = io_input_w_payload_data;\n",
      "  assign io_sharedOutputs_1_w_payload_strb = io_input_w_payload_strb;\n",
      "  assign io_sharedOutputs_1_w_payload_last = io_input_w_payload_last;\n",
      "  assign io_sharedOutputs_2_w_valid = ((io_input_w_valid && t_io_sharedOutputs_0_w_valid[2]) && allowData);\n",
      "  assign io_sharedOutputs_2_w_payload_data = io_input_w_payload_data;\n",
      "  assign io_sharedOutputs_2_w_payload_last = io_input_w_payload_last;\n",
      "  assign io_input_b_valid = ((|{io_sharedOutputs_2_b_valid,{io_sharedOutputs_1_b_valid,io_sharedOutputs_0_b_valid}}) || errorSlave_io_axi_b_valid);\n",
      "  assign io_sharedOutputs_0_b_ready = io_input_b_ready;\n",
      "  assign io_sharedOutputs_1_b_ready = io_input_b_ready;\n",
      "  assign io_sharedOutputs_2_b_ready = io_input_b_ready;\n",
      "  assign t_readRspIndex = pendingSels[2 : 0];\n",
      "  assign t_readRspIndex_1 = t_readRspIndex[1];\n",
      "  assign t_readRspIndex_2 = t_readRspIndex[2];\n",
      "  assign readRspIndex = {t_readRspIndex_2,t_readRspIndex_1};\n",
      "  assign io_input_r_valid = ((|{io_sharedOutputs_2_r_valid,{io_sharedOutputs_1_r_valid,io_sharedOutputs_0_r_valid}}) || errorSlave_io_axi_r_valid);\n",
      "  assign io_input_r_payload_data = t_io_input_r_payload_data;\n",
      "  always @(*) begin\n",
      "    io_input_r_payload_last = t_io_input_r_payload_last;\n",
      "    if(pendingError) begin\n",
      "      io_input_r_payload_last = errorSlave_io_axi_r_payload_last;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_sharedOutputs_0_r_ready = io_input_r_ready;\n",
      "  assign io_sharedOutputs_1_r_ready = io_input_r_ready;\n",
      "  assign io_sharedOutputs_2_r_ready = io_input_r_ready;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pendingCmdCounter <= 3'b000;\n",
      "      pendingDataCounter_value <= 3'b000;\n",
      "      pendingSels <= 3'b000;\n",
      "      pendingError <= 1'b0;\n",
      "      t_cmdAllowedStart <= 1'b1;\n",
      "    end else begin\n",
      "      pendingCmdCounter <= t_pendingCmdCounter;\n",
      "      pendingDataCounter_value <= pendingDataCounter_valueNext;\n",
      "      if(cmdAllowedStart) begin\n",
      "        pendingSels <= decodedCmdSels;\n",
      "      end\n",
      "      if(cmdAllowedStart) begin\n",
      "        pendingError <= decodedCmdError;\n",
      "      end\n",
      "      if(cmdAllowedStart) begin\n",
      "        t_cmdAllowedStart <= 1'b0;\n",
      "      end\n",
      "      if(io_input_arw_ready) begin\n",
      "        t_cmdAllowedStart <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4ReadOnlyDecoder (\n",
      "  input               io_input_ar_valid,\n",
      "  output              io_input_ar_ready,\n",
      "  input      [31:0]   io_input_ar_payload_addr,\n",
      "  input      [7:0]    io_input_ar_payload_len,\n",
      "  input      [1:0]    io_input_ar_payload_burst,\n",
      "  output reg          io_input_r_valid,\n",
      "  input               io_input_r_ready,\n",
      "  output     [31:0]   io_input_r_payload_data,\n",
      "  output reg          io_input_r_payload_last,\n",
      "  output              io_outputs_0_ar_valid,\n",
      "  input               io_outputs_0_ar_ready,\n",
      "  output     [31:0]   io_outputs_0_ar_payload_addr,\n",
      "  output     [7:0]    io_outputs_0_ar_payload_len,\n",
      "  output     [1:0]    io_outputs_0_ar_payload_burst,\n",
      "  input               io_outputs_0_r_valid,\n",
      "  output              io_outputs_0_r_ready,\n",
      "  input      [31:0]   io_outputs_0_r_payload_data,\n",
      "  input               io_outputs_0_r_payload_last,\n",
      "  output              io_outputs_1_ar_valid,\n",
      "  input               io_outputs_1_ar_ready,\n",
      "  output     [31:0]   io_outputs_1_ar_payload_addr,\n",
      "  output     [7:0]    io_outputs_1_ar_payload_len,\n",
      "  output     [1:0]    io_outputs_1_ar_payload_burst,\n",
      "  input               io_outputs_1_r_valid,\n",
      "  output              io_outputs_1_r_ready,\n",
      "  input      [31:0]   io_outputs_1_r_payload_data,\n",
      "  input               io_outputs_1_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire                errorSlave_io_axi_ar_valid;\n",
      "  wire                errorSlave_io_axi_ar_ready;\n",
      "  wire                errorSlave_io_axi_r_valid;\n",
      "  wire                errorSlave_io_axi_r_payload_last;\n",
      "  wire                io_input_ar_fire;\n",
      "  wire                io_input_r_fire;\n",
      "  wire                when_Utils_l615;\n",
      "  reg                 pendingCmdCounter_incrementIt;\n",
      "  reg                 pendingCmdCounter_decrementIt;\n",
      "  wire       [2:0]    pendingCmdCounter_valueNext;\n",
      "  reg        [2:0]    pendingCmdCounter_value;\n",
      "  reg        [2:0]    pendingCmdCounter_finalIncrement;\n",
      "  wire                when_Utils_l640;\n",
      "  wire                when_Utils_l642;\n",
      "  wire       [1:0]    decodedCmdSels;\n",
      "  wire                decodedCmdError;\n",
      "  reg        [1:0]    pendingSels;\n",
      "  reg                 pendingError;\n",
      "  wire                allowCmd;\n",
      "  wire                t_io_input_r_payload_data;\n",
      "\n",
      "  Axi4ReadOnlyErrorSlave errorSlave (\n",
      "    .io_axi_ar_valid          (errorSlave_io_axi_ar_valid        ), //i\n",
      "    .io_axi_ar_ready          (errorSlave_io_axi_ar_ready        ), //o\n",
      "    .io_axi_ar_payload_len    (io_input_ar_payload_len[7:0]      ), //i\n",
      "    .io_axi_r_valid           (errorSlave_io_axi_r_valid         ), //o\n",
      "    .io_axi_r_ready           (io_input_r_ready                  ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_axi_r_payload_last    (errorSlave_io_axi_r_payload_last  ), //o\n",
      "    .io_axiClk                (io_axiClk                         ), //i\n",
      "    .resetCtrl_axiReset       (resetCtrl_axiReset                )  //i\n",
      "  );\n",
      "  assign io_input_ar_fire = (io_input_ar_valid && io_input_ar_ready);\n",
      "  assign io_input_r_fire = (io_input_r_valid && io_input_r_ready);\n",
      "  assign when_Utils_l615 = (io_input_r_fire && io_input_r_payload_last);\n",
      "  always @(*) begin\n",
      "    pendingCmdCounter_incrementIt = 1'b0;\n",
      "    if(io_input_ar_fire) begin\n",
      "      pendingCmdCounter_incrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pendingCmdCounter_decrementIt = 1'b0;\n",
      "    if(when_Utils_l615) begin\n",
      "      pendingCmdCounter_decrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l640 = (pendingCmdCounter_incrementIt && (! pendingCmdCounter_decrementIt));\n",
      "  always @(*) begin\n",
      "    if(when_Utils_l640) begin\n",
      "      pendingCmdCounter_finalIncrement = 3'b001;\n",
      "    end else begin\n",
      "      if(when_Utils_l642) begin\n",
      "        pendingCmdCounter_finalIncrement = 3'b111;\n",
      "      end else begin\n",
      "        pendingCmdCounter_finalIncrement = 3'b000;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l642 = ((! pendingCmdCounter_incrementIt) && pendingCmdCounter_decrementIt);\n",
      "  assign pendingCmdCounter_valueNext = (pendingCmdCounter_value + pendingCmdCounter_finalIncrement);\n",
      "  assign decodedCmdSels = {(((io_input_ar_payload_addr & (~ 32'h03ffffff)) == 32'h40000000) && io_input_ar_valid),(((io_input_ar_payload_addr & (~ 32'h00000fff)) == 32'h0) && io_input_ar_valid)};\n",
      "  assign decodedCmdError = (decodedCmdSels == 2'b00);\n",
      "  assign allowCmd = ((pendingCmdCounter_value == 3'b000) || ((pendingCmdCounter_value != 3'b111) && (pendingSels == decodedCmdSels)));\n",
      "  assign io_input_ar_ready = (((|(decodedCmdSels & {io_outputs_1_ar_ready,io_outputs_0_ar_ready})) || (decodedCmdError && errorSlave_io_axi_ar_ready)) && allowCmd);\n",
      "  assign errorSlave_io_axi_ar_valid = ((io_input_ar_valid && decodedCmdError) && allowCmd);\n",
      "  assign io_outputs_0_ar_valid = ((io_input_ar_valid && decodedCmdSels[0]) && allowCmd);\n",
      "  assign io_outputs_0_ar_payload_addr = io_input_ar_payload_addr;\n",
      "  assign io_outputs_0_ar_payload_len = io_input_ar_payload_len;\n",
      "  assign io_outputs_0_ar_payload_burst = io_input_ar_payload_burst;\n",
      "  assign io_outputs_1_ar_valid = ((io_input_ar_valid && decodedCmdSels[1]) && allowCmd);\n",
      "  assign io_outputs_1_ar_payload_addr = io_input_ar_payload_addr;\n",
      "  assign io_outputs_1_ar_payload_len = io_input_ar_payload_len;\n",
      "  assign io_outputs_1_ar_payload_burst = io_input_ar_payload_burst;\n",
      "  assign t_io_input_r_payload_data = pendingSels[0];\n",
      "  always @(*) begin\n",
      "    io_input_r_valid = (|{io_outputs_1_r_valid,io_outputs_0_r_valid});\n",
      "    if(errorSlave_io_axi_r_valid) begin\n",
      "      io_input_r_valid = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_input_r_payload_data = (t_io_input_r_payload_data ? io_outputs_0_r_payload_data : io_outputs_1_r_payload_data);\n",
      "  always @(*) begin\n",
      "    io_input_r_payload_last = (t_io_input_r_payload_data ? io_outputs_0_r_payload_last : io_outputs_1_r_payload_last);\n",
      "    if(pendingError) begin\n",
      "      io_input_r_payload_last = errorSlave_io_axi_r_payload_last;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_outputs_0_r_ready = io_input_r_ready;\n",
      "  assign io_outputs_1_r_ready = io_input_r_ready;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pendingCmdCounter_value <= 3'b000;\n",
      "      pendingSels <= 2'b00;\n",
      "      pendingError <= 1'b0;\n",
      "    end else begin\n",
      "      pendingCmdCounter_value <= pendingCmdCounter_valueNext;\n",
      "      if(io_input_ar_ready) begin\n",
      "        pendingSels <= decodedCmdSels;\n",
      "      end\n",
      "      if(io_input_ar_ready) begin\n",
      "        pendingError <= decodedCmdError;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4VgaCtrl (\n",
      "  output              io_axi_ar_valid,\n",
      "  input               io_axi_ar_ready,\n",
      "  output     [31:0]   io_axi_ar_payload_addr,\n",
      "  output     [7:0]    io_axi_ar_payload_len,\n",
      "  output     [2:0]    io_axi_ar_payload_size,\n",
      "  input               io_axi_r_valid,\n",
      "  output              io_axi_r_ready,\n",
      "  input      [31:0]   io_axi_r_payload_data,\n",
      "  input               io_axi_r_payload_last,\n",
      "  input      [7:0]    io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output reg [31:0]   io_apb_PRDATA,\n",
      "  output              io_vga_vSync,\n",
      "  output              io_vga_hSync,\n",
      "  output              io_vga_colorEn,\n",
      "  output     [4:0]    io_vga_color_r,\n",
      "  output     [5:0]    io_vga_color_g,\n",
      "  output     [4:0]    io_vga_color_b,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset,\n",
      "  input               io_vgaClk,\n",
      "  input               resetCtrl_vgaReset\n",
      ");\n",
      "\n",
      "  wire                dma_io_start;\n",
      "  reg                 dma_io_frame_ready;\n",
      "  wire                vga_ctrl_io_softReset;\n",
      "  wire                vga_ctrl_io_pixels_valid;\n",
      "  wire                dma_io_busy;\n",
      "  wire                dma_io_mem_cmd_valid;\n",
      "  wire       [26:0]   dma_io_mem_cmd_payload;\n",
      "  wire                dma_io_frame_valid;\n",
      "  wire                dma_io_frame_payload_last;\n",
      "  wire       [4:0]    dma_io_frame_payload_fragment_r;\n",
      "  wire       [5:0]    dma_io_frame_payload_fragment_g;\n",
      "  wire       [4:0]    dma_io_frame_payload_fragment_b;\n",
      "  wire                run_buffercc_io_dataOut;\n",
      "  wire                vga_ctrl_io_frameStart;\n",
      "  wire                vga_ctrl_io_pixels_ready;\n",
      "  wire                vga_ctrl_io_vga_vSync;\n",
      "  wire                vga_ctrl_io_vga_hSync;\n",
      "  wire                vga_ctrl_io_vga_colorEn;\n",
      "  wire       [4:0]    vga_ctrl_io_vga_color_r;\n",
      "  wire       [5:0]    vga_ctrl_io_vga_color_g;\n",
      "  wire       [4:0]    vga_ctrl_io_vga_color_b;\n",
      "  wire                vga_ctrl_io_error;\n",
      "  wire                pulseCCByToggle_1_io_pulseOut;\n",
      "  wire                apbCtrl_doWrite;\n",
      "  reg                 run;\n",
      "  reg        [17:0]   t_io_size;\n",
      "  reg        [26:0]   t_io_base;\n",
      "  wire                vga_run;\n",
      "  reg                 vga_run_regNext;\n",
      "  reg                 when_Stream_l408;\n",
      "  reg                 t_dma_io_frame_translated_thrown_ready;\n",
      "  reg                 t_when_VgaCtrl_l230;\n",
      "  wire                dma_io_frame_fire;\n",
      "  wire                dma_io_frame_fire_1;\n",
      "  reg                 dma_io_frame_payload_first;\n",
      "  wire                when_VgaCtrl_l218;\n",
      "  wire                dma_io_frame_translated_valid;\n",
      "  reg                 dma_io_frame_translated_ready;\n",
      "  wire       [4:0]    dma_io_frame_translated_payload_r;\n",
      "  wire       [5:0]    dma_io_frame_translated_payload_g;\n",
      "  wire       [4:0]    dma_io_frame_translated_payload_b;\n",
      "  reg                 dma_io_frame_translated_thrown_valid;\n",
      "  wire                dma_io_frame_translated_thrown_ready;\n",
      "  wire       [4:0]    dma_io_frame_translated_thrown_payload_r;\n",
      "  wire       [5:0]    dma_io_frame_translated_thrown_payload_g;\n",
      "  wire       [4:0]    dma_io_frame_translated_thrown_payload_b;\n",
      "  wire                t_dma_io_frame_translated_thrown_ready_1;\n",
      "  wire                dma_io_frame_fire_2;\n",
      "  wire                when_VgaCtrl_l225;\n",
      "  wire                when_VgaCtrl_l229;\n",
      "  wire                when_VgaCtrl_l230;\n",
      "  wire                when_Axi4VgaCtrl_l69;\n",
      "  reg        [11:0]   t_io_timings_h_syncStart;\n",
      "  reg        [11:0]   t_io_timings_h_syncEnd;\n",
      "  reg        [11:0]   t_io_timings_h_colorStart;\n",
      "  reg        [11:0]   t_io_timings_h_colorEnd;\n",
      "  reg        [11:0]   t_io_timings_v_syncStart;\n",
      "  reg        [11:0]   t_io_timings_v_syncEnd;\n",
      "  reg        [11:0]   t_io_timings_v_colorStart;\n",
      "  reg        [11:0]   t_io_timings_v_colorEnd;\n",
      "  reg                 t_io_timings_h_polarity;\n",
      "  reg                 t_io_timings_v_polarity;\n",
      "\n",
      "  VideoDma dma (\n",
      "    .io_start                       (dma_io_start                          ), //i\n",
      "    .io_busy                        (dma_io_busy                           ), //o\n",
      "    .io_base                        (t_io_base[26:0]                       ), //i\n",
      "    .io_size                        (t_io_size[17:0]                       ), //i\n",
      "    .io_mem_cmd_valid               (dma_io_mem_cmd_valid                  ), //o\n",
      "    .io_mem_cmd_ready               (io_axi_ar_ready                       ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_mem_cmd_payload             (dma_io_mem_cmd_payload[26:0]          ), //o\n",
      "    .io_mem_rsp_valid               (io_axi_r_valid                        ), //i\n",
      "    .io_mem_rsp_payload_last        (io_axi_r_payload_last                 ), //i\n",
      "    .io_mem_rsp_payload_fragment    (io_axi_r_payload_data[31:0]           ), //i\n",
      "    .io_frame_valid                 (dma_io_frame_valid                    ), //o\n",
      "    .io_frame_ready                 (dma_io_frame_ready                    ), //i\n",
      "    .io_frame_payload_last          (dma_io_frame_payload_last             ), //o\n",
      "    .io_frame_payload_fragment_r    (dma_io_frame_payload_fragment_r[4:0]  ), //o\n",
      "    .io_frame_payload_fragment_g    (dma_io_frame_payload_fragment_g[5:0]  ), //o\n",
      "    .io_frame_payload_fragment_b    (dma_io_frame_payload_fragment_b[4:0]  ), //o\n",
      "    .io_axiClk                      (io_axiClk                             ), //i\n",
      "    .resetCtrl_axiReset             (resetCtrl_axiReset                    ), //i\n",
      "    .io_vgaClk                      (io_vgaClk                             ), //i\n",
      "    .resetCtrl_vgaReset             (resetCtrl_vgaReset                    )  //i\n",
      "  );\n",
      "  BufferCC_11 run_buffercc (\n",
      "    .io_dataIn             (run                      ), //i\n",
      "    .io_dataOut            (run_buffercc_io_dataOut  ), //o\n",
      "    .io_vgaClk             (io_vgaClk                ), //i\n",
      "    .resetCtrl_vgaReset    (resetCtrl_vgaReset       )  //i\n",
      "  );\n",
      "  VgaCtrl vga_ctrl (\n",
      "    .io_softReset               (vga_ctrl_io_softReset                          ), //i\n",
      "    .io_timings_h_syncStart     (t_io_timings_h_syncStart[11:0]                 ), //i\n",
      "    .io_timings_h_syncEnd       (t_io_timings_h_syncEnd[11:0]                   ), //i\n",
      "    .io_timings_h_colorStart    (t_io_timings_h_colorStart[11:0]                ), //i\n",
      "    .io_timings_h_colorEnd      (t_io_timings_h_colorEnd[11:0]                  ), //i\n",
      "    .io_timings_h_polarity      (t_io_timings_h_polarity                        ), //i\n",
      "    .io_timings_v_syncStart     (t_io_timings_v_syncStart[11:0]                 ), //i\n",
      "    .io_timings_v_syncEnd       (t_io_timings_v_syncEnd[11:0]                   ), //i\n",
      "    .io_timings_v_colorStart    (t_io_timings_v_colorStart[11:0]                ), //i\n",
      "    .io_timings_v_colorEnd      (t_io_timings_v_colorEnd[11:0]                  ), //i\n",
      "    .io_timings_v_polarity      (t_io_timings_v_polarity                        ), //i\n",
      "    .io_frameStart              (vga_ctrl_io_frameStart                         ), //o\n",
      "    .io_pixels_valid            (vga_ctrl_io_pixels_valid                       ), //i\n",
      "    .io_pixels_ready            (vga_ctrl_io_pixels_ready                       ), //o\n",
      "    .io_pixels_payload_r        (dma_io_frame_translated_thrown_payload_r[4:0]  ), //i\n",
      "    .io_pixels_payload_g        (dma_io_frame_translated_thrown_payload_g[5:0]  ), //i\n",
      "    .io_pixels_payload_b        (dma_io_frame_translated_thrown_payload_b[4:0]  ), //i\n",
      "    .io_vga_vSync               (vga_ctrl_io_vga_vSync                          ), //o\n",
      "    .io_vga_hSync               (vga_ctrl_io_vga_hSync                          ), //o\n",
      "    .io_vga_colorEn             (vga_ctrl_io_vga_colorEn                        ), //o\n",
      "    .io_vga_color_r             (vga_ctrl_io_vga_color_r[4:0]                   ), //o\n",
      "    .io_vga_color_g             (vga_ctrl_io_vga_color_g[5:0]                   ), //o\n",
      "    .io_vga_color_b             (vga_ctrl_io_vga_color_b[4:0]                   ), //o\n",
      "    .io_error                   (vga_ctrl_io_error                              ), //o\n",
      "    .io_vgaClk                  (io_vgaClk                                      ), //i\n",
      "    .resetCtrl_vgaReset         (resetCtrl_vgaReset                             )  //i\n",
      "  );\n",
      "  PulseCCByToggle pulseCCByToggle_1 (\n",
      "    .io_pulseIn            (vga_ctrl_io_frameStart         ), //i\n",
      "    .io_pulseOut           (pulseCCByToggle_1_io_pulseOut  ), //o\n",
      "    .io_vgaClk             (io_vgaClk                      ), //i\n",
      "    .resetCtrl_vgaReset    (resetCtrl_vgaReset             ), //i\n",
      "    .io_axiClk             (io_axiClk                      )  //i\n",
      "  );\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  always @(*) begin\n",
      "    io_apb_PRDATA = 32'h0;\n",
      "    case(io_apb_PADDR)\n",
      "      8'h0 : begin\n",
      "        io_apb_PRDATA[0 : 0] = run;\n",
      "        io_apb_PRDATA[1 : 1] = dma_io_busy;\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign apbCtrl_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign io_axi_ar_valid = dma_io_mem_cmd_valid;\n",
      "  assign io_axi_ar_payload_addr = ({5'd0,dma_io_mem_cmd_payload} <<< 5);\n",
      "  assign io_axi_ar_payload_len = 8'h07;\n",
      "  assign io_axi_ar_payload_size = 3'b010;\n",
      "  assign io_axi_r_ready = 1'b1;\n",
      "  assign vga_run = run_buffercc_io_dataOut;\n",
      "  assign dma_io_frame_fire = (dma_io_frame_valid && dma_io_frame_ready);\n",
      "  assign dma_io_frame_fire_1 = (dma_io_frame_valid && dma_io_frame_ready);\n",
      "  assign when_VgaCtrl_l218 = (dma_io_frame_fire && dma_io_frame_payload_first);\n",
      "  assign dma_io_frame_translated_valid = dma_io_frame_valid;\n",
      "  always @(*) begin\n",
      "    dma_io_frame_ready = dma_io_frame_translated_ready;\n",
      "    if(when_Axi4VgaCtrl_l69) begin\n",
      "      dma_io_frame_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign dma_io_frame_translated_payload_r = dma_io_frame_payload_fragment_r;\n",
      "  assign dma_io_frame_translated_payload_g = dma_io_frame_payload_fragment_g;\n",
      "  assign dma_io_frame_translated_payload_b = dma_io_frame_payload_fragment_b;\n",
      "  always @(*) begin\n",
      "    dma_io_frame_translated_thrown_valid = dma_io_frame_translated_valid;\n",
      "    dma_io_frame_translated_ready = dma_io_frame_translated_thrown_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      dma_io_frame_translated_thrown_valid = 1'b0;\n",
      "      dma_io_frame_translated_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign dma_io_frame_translated_thrown_payload_r = dma_io_frame_translated_payload_r;\n",
      "  assign dma_io_frame_translated_thrown_payload_g = dma_io_frame_translated_payload_g;\n",
      "  assign dma_io_frame_translated_thrown_payload_b = dma_io_frame_translated_payload_b;\n",
      "  assign t_dma_io_frame_translated_thrown_ready_1 = (! t_dma_io_frame_translated_thrown_ready);\n",
      "  assign dma_io_frame_translated_thrown_ready = (vga_ctrl_io_pixels_ready && t_dma_io_frame_translated_thrown_ready_1);\n",
      "  assign vga_ctrl_io_pixels_valid = (dma_io_frame_translated_thrown_valid && t_dma_io_frame_translated_thrown_ready_1);\n",
      "  assign dma_io_frame_fire_2 = (dma_io_frame_valid && dma_io_frame_ready);\n",
      "  assign when_VgaCtrl_l225 = (dma_io_frame_fire_2 && dma_io_frame_payload_last);\n",
      "  assign when_VgaCtrl_l229 = ((! t_dma_io_frame_translated_thrown_ready) && (! when_Stream_l408));\n",
      "  assign when_VgaCtrl_l230 = ((vga_ctrl_io_error || (vga_run && (! vga_run_regNext))) || ((t_when_VgaCtrl_l230 && dma_io_frame_valid) && (! dma_io_frame_payload_first)));\n",
      "  assign when_Axi4VgaCtrl_l69 = (! vga_run);\n",
      "  assign vga_ctrl_io_softReset = (! vga_run);\n",
      "  assign io_vga_vSync = vga_ctrl_io_vga_vSync;\n",
      "  assign io_vga_hSync = vga_ctrl_io_vga_hSync;\n",
      "  assign io_vga_colorEn = vga_ctrl_io_vga_colorEn;\n",
      "  assign io_vga_color_r = vga_ctrl_io_vga_color_r;\n",
      "  assign io_vga_color_g = vga_ctrl_io_vga_color_g;\n",
      "  assign io_vga_color_b = vga_ctrl_io_vga_color_b;\n",
      "  assign dma_io_start = (pulseCCByToggle_1_io_pulseOut && run);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      run <= 1'b0;\n",
      "      t_io_timings_h_polarity <= 1'b0;\n",
      "      t_io_timings_v_polarity <= 1'b0;\n",
      "    end else begin\n",
      "      case(io_apb_PADDR)\n",
      "        8'h0 : begin\n",
      "          if(apbCtrl_doWrite) begin\n",
      "            run <= io_apb_PWDATA[0];\n",
      "          end\n",
      "        end\n",
      "        8'h60 : begin\n",
      "          if(apbCtrl_doWrite) begin\n",
      "            t_io_timings_h_polarity <= io_apb_PWDATA[0];\n",
      "            t_io_timings_v_polarity <= io_apb_PWDATA[1];\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_vgaClk) begin\n",
      "    vga_run_regNext <= vga_run;\n",
      "    if(vga_ctrl_io_frameStart) begin\n",
      "      t_when_VgaCtrl_l230 <= 1'b1;\n",
      "    end\n",
      "    if(when_VgaCtrl_l218) begin\n",
      "      t_when_VgaCtrl_l230 <= 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_vgaClk or negedge resetCtrl_vgaReset) begin\n",
      "    if(!resetCtrl_vgaReset) begin\n",
      "      when_Stream_l408 <= 1'b0;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      t_dma_io_frame_translated_thrown_ready <= 1'b0;\n",
      "      dma_io_frame_payload_first <= 1'b1;\n",
      "    end else begin\n",
      "      if(dma_io_frame_fire_1) begin\n",
      "        dma_io_frame_payload_first <= dma_io_frame_payload_last;\n",
      "      end\n",
      "      if(vga_ctrl_io_frameStart) begin\n",
      "        t_dma_io_frame_translated_thrown_ready <= 1'b0;\n",
      "      end\n",
      "      if(when_VgaCtrl_l225) begin\n",
      "        when_Stream_l408 <= 1'b0;\n",
      "        t_dma_io_frame_translated_thrown_ready <= when_Stream_l408;\n",
      "      end\n",
      "      if(when_VgaCtrl_l229) begin\n",
      "        if(when_VgaCtrl_l230) begin\n",
      "          when_Stream_l408 <= 1'b1;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    case(io_apb_PADDR)\n",
      "      8'h04 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_size <= io_apb_PWDATA[22 : 5];\n",
      "        end\n",
      "      end\n",
      "      8'h08 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_base <= io_apb_PWDATA[31 : 5];\n",
      "        end\n",
      "      end\n",
      "      8'h40 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_h_syncStart <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h44 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_h_syncEnd <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h48 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_h_colorStart <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h4c : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_h_colorEnd <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h50 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_v_syncStart <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h54 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_v_syncEnd <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h58 : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_v_colorStart <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h5c : begin\n",
      "        if(apbCtrl_doWrite) begin\n",
      "          t_io_timings_v_colorEnd <= io_apb_PWDATA[11 : 0];\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Apb3UartCtrl (\n",
      "  input      [4:0]    io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output reg [31:0]   io_apb_PRDATA,\n",
      "  output              io_uart_txd,\n",
      "  input               io_uart_rxd,\n",
      "  output              io_interrupt,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam UartStopType_ONE = 1'd0;\n",
      "  localparam UartStopType_TWO = 1'd1;\n",
      "  localparam UartParityType_NONE = 2'd0;\n",
      "  localparam UartParityType_EVEN = 2'd1;\n",
      "  localparam UartParityType_ODD = 2'd2;\n",
      "\n",
      "  reg                 uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready;\n",
      "  wire                uartCtrl_1_io_write_ready;\n",
      "  wire                uartCtrl_1_io_read_valid;\n",
      "  wire       [7:0]    uartCtrl_1_io_read_payload;\n",
      "  wire                uartCtrl_1_io_uart_txd;\n",
      "  wire                uartCtrl_1_io_readError;\n",
      "  wire                uartCtrl_1_io_readBreak;\n",
      "  wire                bridge_write_streamUnbuffered_queueWithOccupancy_io_push_ready;\n",
      "  wire                bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid;\n",
      "  wire       [7:0]    bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_payload;\n",
      "  wire       [4:0]    bridge_write_streamUnbuffered_queueWithOccupancy_io_occupancy;\n",
      "  wire                uartCtrl_1_io_read_queueWithOccupancy_io_push_ready;\n",
      "  wire                uartCtrl_1_io_read_queueWithOccupancy_io_pop_valid;\n",
      "  wire       [7:0]    uartCtrl_1_io_read_queueWithOccupancy_io_pop_payload;\n",
      "  wire       [4:0]    uartCtrl_1_io_read_queueWithOccupancy_io_occupancy;\n",
      "  wire       [0:0]    t_bridge_misc_readError;\n",
      "  wire       [0:0]    t_bridge_misc_readOverflowError;\n",
      "  wire       [0:0]    t_bridge_misc_breakDetected;\n",
      "  wire       [0:0]    t_bridge_misc_doBreak;\n",
      "  wire       [0:0]    t_bridge_misc_doBreak_1;\n",
      "  wire       [4:0]    t_io_apb_PRDATA;\n",
      "  wire       [19:0]   t_bridge_uartConfigReg_clockDivider;\n",
      "  wire       [19:0]   t_bridge_uartConfigReg_clockDivider_1;\n",
      "  wire                busCtrl_doWrite;\n",
      "  wire                busCtrl_doRead;\n",
      "  reg        [2:0]    bridge_uartConfigReg_frame_dataLength;\n",
      "  reg        [0:0]    bridge_uartConfigReg_frame_stop;\n",
      "  reg        [1:0]    bridge_uartConfigReg_frame_parity;\n",
      "  reg        [19:0]   bridge_uartConfigReg_clockDivider;\n",
      "  reg                 t_bridge_write_streamUnbuffered_valid;\n",
      "  wire                bridge_write_streamUnbuffered_valid;\n",
      "  wire       [7:0]    bridge_write_streamUnbuffered_payload;\n",
      "  reg                 bridge_read_streamBreaked_valid;\n",
      "  reg                 bridge_read_streamBreaked_ready;\n",
      "  wire       [7:0]    bridge_read_streamBreaked_payload;\n",
      "  reg                 bridge_interruptCtrl_writeIntEnable;\n",
      "  reg                 bridge_interruptCtrl_readIntEnable;\n",
      "  wire                bridge_interruptCtrl_readInt;\n",
      "  wire                bridge_interruptCtrl_writeInt;\n",
      "  wire                bridge_interruptCtrl_interrupt;\n",
      "  reg                 bridge_misc_readError;\n",
      "  reg                 when_BusSlaveFactory_l335;\n",
      "  wire                when_BusSlaveFactory_l337;\n",
      "  reg                 bridge_misc_readOverflowError;\n",
      "  reg                 when_BusSlaveFactory_l335_1;\n",
      "  wire                when_BusSlaveFactory_l337_1;\n",
      "  wire                uartCtrl_1_io_read_isStall;\n",
      "  reg                 bridge_misc_breakDetected;\n",
      "  reg                 uartCtrl_1_io_readBreak_regNext;\n",
      "  wire                when_UartCtrl_l155;\n",
      "  reg                 when_BusSlaveFactory_l335_2;\n",
      "  wire                when_BusSlaveFactory_l337_2;\n",
      "  reg                 bridge_misc_doBreak;\n",
      "  reg                 when_BusSlaveFactory_l366;\n",
      "  wire                when_BusSlaveFactory_l368;\n",
      "  reg                 when_BusSlaveFactory_l335_3;\n",
      "  wire                when_BusSlaveFactory_l337_3;\n",
      "  wire       [1:0]    t_bridge_uartConfigReg_frame_parity;\n",
      "  wire       [0:0]    t_bridge_uartConfigReg_frame_stop;\n",
      "  wire                when_Apb3SlaveFactory_l82;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [23:0] bridge_uartConfigReg_frame_stop_string;\n",
      "  reg [31:0] bridge_uartConfigReg_frame_parity_string;\n",
      "  reg [31:0] t_bridge_uartConfigReg_frame_parity_string;\n",
      "  reg [23:0] t_bridge_uartConfigReg_frame_stop_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  assign t_bridge_misc_readError = 1'b0;\n",
      "  assign t_bridge_misc_readOverflowError = 1'b0;\n",
      "  assign t_bridge_misc_breakDetected = 1'b0;\n",
      "  assign t_bridge_misc_doBreak = 1'b1;\n",
      "  assign t_bridge_misc_doBreak_1 = 1'b0;\n",
      "  assign t_io_apb_PRDATA = (5'h10 - bridge_write_streamUnbuffered_queueWithOccupancy_io_occupancy);\n",
      "  assign t_bridge_uartConfigReg_clockDivider_1 = io_apb_PWDATA[19 : 0];\n",
      "  assign t_bridge_uartConfigReg_clockDivider = t_bridge_uartConfigReg_clockDivider_1;\n",
      "  UartCtrl uartCtrl_1 (\n",
      "    .io_config_frame_dataLength    (bridge_uartConfigReg_frame_dataLength[2:0]                            ), //i\n",
      "    .io_config_frame_stop          (bridge_uartConfigReg_frame_stop                                       ), //i\n",
      "    .io_config_frame_parity        (bridge_uartConfigReg_frame_parity[1:0]                                ), //i\n",
      "    .io_config_clockDivider        (bridge_uartConfigReg_clockDivider[19:0]                               ), //i\n",
      "    .io_write_valid                (bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid         ), //i\n",
      "    .io_write_ready                (uartCtrl_1_io_write_ready                                             ), //o\n",
      "    .io_write_payload              (bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_payload[7:0]  ), //i\n",
      "    .io_read_valid                 (uartCtrl_1_io_read_valid                                              ), //o\n",
      "    .io_read_ready                 (uartCtrl_1_io_read_queueWithOccupancy_io_push_ready                   ), //i\n",
      "    .io_read_payload               (uartCtrl_1_io_read_payload[7:0]                                       ), //o\n",
      "    .io_uart_txd                   (uartCtrl_1_io_uart_txd                                                ), //o\n",
      "    .io_uart_rxd                   (io_uart_rxd                                                           ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_readError                  (uartCtrl_1_io_readError                                               ), //o\n",
      "    .io_writeBreak                 (bridge_misc_doBreak                                                   ), //i\n",
      "    .io_readBreak                  (uartCtrl_1_io_readBreak                                               ), //o\n",
      "    .io_axiClk                     (io_axiClk                                                             ), //i\n",
      "    .resetCtrl_axiReset            (resetCtrl_axiReset                                                    )  //i\n",
      "  );\n",
      "  StreamFifo bridge_write_streamUnbuffered_queueWithOccupancy (\n",
      "    .io_push_valid         (bridge_write_streamUnbuffered_valid                                   ), //i\n",
      "    .io_push_ready         (bridge_write_streamUnbuffered_queueWithOccupancy_io_push_ready        ), //o\n",
      "    .io_push_payload       (bridge_write_streamUnbuffered_payload[7:0]                            ), //i\n",
      "    .io_pop_valid          (bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid         ), //o\n",
      "    .io_pop_ready          (uartCtrl_1_io_write_ready                                             ), //i\n",
      "    .io_pop_payload        (bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_payload[7:0]  ), //o\n",
      "    .io_flush              (1'b0                                                                  ), //i\n",
      "    .io_occupancy          (bridge_write_streamUnbuffered_queueWithOccupancy_io_occupancy[4:0]    ), //o\n",
      "    .io_axiClk             (io_axiClk                                                             ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                                                    )  //i\n",
      "  );\n",
      "  StreamFifo uartCtrl_1_io_read_queueWithOccupancy (\n",
      "    .io_push_valid         (uartCtrl_1_io_read_valid                                   ), //i\n",
      "    .io_push_ready         (uartCtrl_1_io_read_queueWithOccupancy_io_push_ready        ), //o\n",
      "    .io_push_payload       (uartCtrl_1_io_read_payload[7:0]                            ), //i\n",
      "    .io_pop_valid          (uartCtrl_1_io_read_queueWithOccupancy_io_pop_valid         ), //o\n",
      "    .io_pop_ready          (uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready         ), //i\n",
      "    .io_pop_payload        (uartCtrl_1_io_read_queueWithOccupancy_io_pop_payload[7:0]  ), //o\n",
      "    .io_flush              (1'b0                                                       ), //i\n",
      "    .io_occupancy          (uartCtrl_1_io_read_queueWithOccupancy_io_occupancy[4:0]    ), //o\n",
      "    .io_axiClk             (io_axiClk                                                  ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                                         )  //i\n",
      "  );\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(bridge_uartConfigReg_frame_stop)\n",
      "      UartStopType_ONE : bridge_uartConfigReg_frame_stop_string = \"ONE\";\n",
      "      UartStopType_TWO : bridge_uartConfigReg_frame_stop_string = \"TWO\";\n",
      "      default : bridge_uartConfigReg_frame_stop_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(bridge_uartConfigReg_frame_parity)\n",
      "      UartParityType_NONE : bridge_uartConfigReg_frame_parity_string = \"NONE\";\n",
      "      UartParityType_EVEN : bridge_uartConfigReg_frame_parity_string = \"EVEN\";\n",
      "      UartParityType_ODD : bridge_uartConfigReg_frame_parity_string = \"ODD \";\n",
      "      default : bridge_uartConfigReg_frame_parity_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_bridge_uartConfigReg_frame_parity)\n",
      "      UartParityType_NONE : t_bridge_uartConfigReg_frame_parity_string = \"NONE\";\n",
      "      UartParityType_EVEN : t_bridge_uartConfigReg_frame_parity_string = \"EVEN\";\n",
      "      UartParityType_ODD : t_bridge_uartConfigReg_frame_parity_string = \"ODD \";\n",
      "      default : t_bridge_uartConfigReg_frame_parity_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_bridge_uartConfigReg_frame_stop)\n",
      "      UartStopType_ONE : t_bridge_uartConfigReg_frame_stop_string = \"ONE\";\n",
      "      UartStopType_TWO : t_bridge_uartConfigReg_frame_stop_string = \"TWO\";\n",
      "      default : t_bridge_uartConfigReg_frame_stop_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  assign io_uart_txd = uartCtrl_1_io_uart_txd;\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  always @(*) begin\n",
      "    io_apb_PRDATA = 32'h0;\n",
      "    t_bridge_write_streamUnbuffered_valid = 1'b0;\n",
      "    bridge_read_streamBreaked_ready = 1'b0;\n",
      "    when_BusSlaveFactory_l335 = 1'b0;\n",
      "    when_BusSlaveFactory_l335_1 = 1'b0;\n",
      "    when_BusSlaveFactory_l335_2 = 1'b0;\n",
      "    when_BusSlaveFactory_l366 = 1'b0;\n",
      "    when_BusSlaveFactory_l335_3 = 1'b0;\n",
      "    case(io_apb_PADDR)\n",
      "      5'h0 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          t_bridge_write_streamUnbuffered_valid = 1'b1;\n",
      "        end\n",
      "        if(busCtrl_doRead) begin\n",
      "          bridge_read_streamBreaked_ready = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[16 : 16] = (bridge_read_streamBreaked_valid ^ 1'b0);\n",
      "        io_apb_PRDATA[7 : 0] = bridge_read_streamBreaked_payload;\n",
      "      end\n",
      "      5'h04 : begin\n",
      "        io_apb_PRDATA[20 : 16] = t_io_apb_PRDATA;\n",
      "        io_apb_PRDATA[15 : 15] = bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid;\n",
      "        io_apb_PRDATA[28 : 24] = uartCtrl_1_io_read_queueWithOccupancy_io_occupancy;\n",
      "        io_apb_PRDATA[0 : 0] = bridge_interruptCtrl_writeIntEnable;\n",
      "        io_apb_PRDATA[1 : 1] = bridge_interruptCtrl_readIntEnable;\n",
      "        io_apb_PRDATA[8 : 8] = bridge_interruptCtrl_writeInt;\n",
      "        io_apb_PRDATA[9 : 9] = bridge_interruptCtrl_readInt;\n",
      "      end\n",
      "      5'h10 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_BusSlaveFactory_l335 = 1'b1;\n",
      "          when_BusSlaveFactory_l335_1 = 1'b1;\n",
      "          when_BusSlaveFactory_l335_2 = 1'b1;\n",
      "          when_BusSlaveFactory_l366 = 1'b1;\n",
      "          when_BusSlaveFactory_l335_3 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[0 : 0] = bridge_misc_readError;\n",
      "        io_apb_PRDATA[1 : 1] = bridge_misc_readOverflowError;\n",
      "        io_apb_PRDATA[8 : 8] = uartCtrl_1_io_readBreak;\n",
      "        io_apb_PRDATA[9 : 9] = bridge_misc_breakDetected;\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign busCtrl_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign busCtrl_doRead = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && (! io_apb_PWRITE));\n",
      "  assign bridge_write_streamUnbuffered_valid = t_bridge_write_streamUnbuffered_valid;\n",
      "  assign bridge_write_streamUnbuffered_payload = io_apb_PWDATA[7 : 0];\n",
      "  always @(*) begin\n",
      "    bridge_read_streamBreaked_valid = uartCtrl_1_io_read_queueWithOccupancy_io_pop_valid;\n",
      "    uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready = bridge_read_streamBreaked_ready;\n",
      "    if(uartCtrl_1_io_readBreak) begin\n",
      "      bridge_read_streamBreaked_valid = 1'b0;\n",
      "      uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign bridge_read_streamBreaked_payload = uartCtrl_1_io_read_queueWithOccupancy_io_pop_payload;\n",
      "  assign bridge_interruptCtrl_readInt = (bridge_interruptCtrl_readIntEnable && bridge_read_streamBreaked_valid);\n",
      "  assign bridge_interruptCtrl_writeInt = (bridge_interruptCtrl_writeIntEnable && (! bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid));\n",
      "  assign bridge_interruptCtrl_interrupt = (bridge_interruptCtrl_readInt || bridge_interruptCtrl_writeInt);\n",
      "  assign when_BusSlaveFactory_l337 = io_apb_PWDATA[0];\n",
      "  assign when_BusSlaveFactory_l337_1 = io_apb_PWDATA[1];\n",
      "  assign uartCtrl_1_io_read_isStall = (uartCtrl_1_io_read_valid && (! uartCtrl_1_io_read_queueWithOccupancy_io_push_ready));\n",
      "  assign when_UartCtrl_l155 = (uartCtrl_1_io_readBreak && (! uartCtrl_1_io_readBreak_regNext));\n",
      "  assign when_BusSlaveFactory_l337_2 = io_apb_PWDATA[9];\n",
      "  assign when_BusSlaveFactory_l368 = io_apb_PWDATA[10];\n",
      "  assign when_BusSlaveFactory_l337_3 = io_apb_PWDATA[11];\n",
      "  assign io_interrupt = bridge_interruptCtrl_interrupt;\n",
      "  assign t_bridge_uartConfigReg_frame_parity = io_apb_PWDATA[9 : 8];\n",
      "  assign t_bridge_uartConfigReg_frame_stop = io_apb_PWDATA[16 : 16];\n",
      "  assign when_Apb3SlaveFactory_l82 = ((io_apb_PADDR & (~ 5'h03)) == 5'h08);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      bridge_uartConfigReg_clockDivider <= 20'h0;\n",
      "      bridge_interruptCtrl_writeIntEnable <= 1'b0;\n",
      "      bridge_interruptCtrl_readIntEnable <= 1'b0;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      bridge_misc_readError <= 1'b0;\n",
      "      bridge_misc_readOverflowError <= 1'b0;\n",
      "      bridge_misc_breakDetected <= 1'b0;\n",
      "      bridge_misc_doBreak <= 1'b0;\n",
      "    end else begin\n",
      "      if(when_BusSlaveFactory_l335) begin\n",
      "        if(when_BusSlaveFactory_l337) begin\n",
      "          bridge_misc_readError <= t_bridge_misc_readError[0];\n",
      "        end\n",
      "      end\n",
      "      if(uartCtrl_1_io_readError) begin\n",
      "        bridge_misc_readError <= 1'b1;\n",
      "      end\n",
      "      if(when_BusSlaveFactory_l335_1) begin\n",
      "        if(when_BusSlaveFactory_l337_1) begin\n",
      "          bridge_misc_readOverflowError <= t_bridge_misc_readOverflowError[0];\n",
      "        end\n",
      "      end\n",
      "      if(uartCtrl_1_io_read_isStall) begin\n",
      "        bridge_misc_readOverflowError <= 1'b1;\n",
      "      end\n",
      "      if(when_UartCtrl_l155) begin\n",
      "        bridge_misc_breakDetected <= 1'b1;\n",
      "      end\n",
      "      if(when_BusSlaveFactory_l335_2) begin\n",
      "        if(when_BusSlaveFactory_l337_2) begin\n",
      "          bridge_misc_breakDetected <= t_bridge_misc_breakDetected[0];\n",
      "        end\n",
      "      end\n",
      "      if(when_BusSlaveFactory_l366) begin\n",
      "        if(when_BusSlaveFactory_l368) begin\n",
      "          bridge_misc_doBreak <= t_bridge_misc_doBreak[0];\n",
      "        end\n",
      "      end\n",
      "      if(when_BusSlaveFactory_l335_3) begin\n",
      "        if(when_BusSlaveFactory_l337_3) begin\n",
      "          bridge_misc_doBreak <= t_bridge_misc_doBreak_1[0];\n",
      "        end\n",
      "      end\n",
      "      case(io_apb_PADDR)\n",
      "        5'h04 : begin\n",
      "          if(busCtrl_doWrite) begin\n",
      "            bridge_interruptCtrl_writeIntEnable <= io_apb_PWDATA[0];\n",
      "            bridge_interruptCtrl_readIntEnable <= io_apb_PWDATA[1];\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "        end\n",
      "      endcase\n",
      "      if(when_Apb3SlaveFactory_l82) begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          bridge_uartConfigReg_clockDivider[19 : 0] <= t_bridge_uartConfigReg_clockDivider;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    uartCtrl_1_io_readBreak_regNext <= uartCtrl_1_io_readBreak;\n",
      "    case(io_apb_PADDR)\n",
      "      5'h0c : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          bridge_uartConfigReg_frame_dataLength <= io_apb_PWDATA[2 : 0];\n",
      "          bridge_uartConfigReg_frame_parity <= t_bridge_uartConfigReg_frame_parity;\n",
      "          bridge_uartConfigReg_frame_stop <= t_bridge_uartConfigReg_frame_stop;\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module PinsecTimerCtrl (\n",
      "  input      [7:0]    io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output reg [31:0]   io_apb_PRDATA,\n",
      "  input               io_external_clear,\n",
      "  input               io_external_tick,\n",
      "  output              io_interrupt,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire                timerA_io_tick;\n",
      "  wire                timerA_io_clear;\n",
      "  wire                timerB_io_tick;\n",
      "  wire                timerB_io_clear;\n",
      "  wire                timerC_io_tick;\n",
      "  wire                timerC_io_clear;\n",
      "  wire                timerD_io_tick;\n",
      "  wire                timerD_io_clear;\n",
      "  reg        [3:0]    interruptCtrl_1_io_inputs;\n",
      "  reg        [3:0]    interruptCtrl_1_io_clears;\n",
      "  wire                io_external_buffercc_io_dataOut_clear;\n",
      "  wire                io_external_buffercc_io_dataOut_tick;\n",
      "  wire                prescaler_1_io_overflow;\n",
      "  wire                timerA_io_full;\n",
      "  wire       [31:0]   timerA_io_value;\n",
      "  wire                timerB_io_full;\n",
      "  wire       [15:0]   timerB_io_value;\n",
      "  wire                timerC_io_full;\n",
      "  wire       [15:0]   timerC_io_value;\n",
      "  wire                timerD_io_full;\n",
      "  wire       [15:0]   timerD_io_value;\n",
      "  wire       [3:0]    interruptCtrl_1_io_pendings;\n",
      "  wire                external_clear;\n",
      "  wire                external_tick;\n",
      "  wire                busCtrl_doWrite;\n",
      "  reg        [15:0]   t_io_limit;\n",
      "  reg                 t_io_clear;\n",
      "  reg        [1:0]    timerABridge_ticksEnable;\n",
      "  reg        [0:0]    timerABridge_clearsEnable;\n",
      "  reg                 timerABridge_busClearing;\n",
      "  reg        [31:0]   timerA_io_limit_driver;\n",
      "  reg                 when_Timer_l40;\n",
      "  reg                 when_Timer_l44;\n",
      "  reg        [2:0]    timerBBridge_ticksEnable;\n",
      "  reg        [1:0]    timerBBridge_clearsEnable;\n",
      "  reg                 timerBBridge_busClearing;\n",
      "  reg        [15:0]   timerB_io_limit_driver;\n",
      "  reg                 when_Timer_l40_1;\n",
      "  reg                 when_Timer_l44_1;\n",
      "  reg        [2:0]    timerCBridge_ticksEnable;\n",
      "  reg        [1:0]    timerCBridge_clearsEnable;\n",
      "  reg                 timerCBridge_busClearing;\n",
      "  reg        [15:0]   timerC_io_limit_driver;\n",
      "  reg                 when_Timer_l40_2;\n",
      "  reg                 when_Timer_l44_2;\n",
      "  reg        [2:0]    timerDBridge_ticksEnable;\n",
      "  reg        [1:0]    timerDBridge_clearsEnable;\n",
      "  reg                 timerDBridge_busClearing;\n",
      "  reg        [15:0]   timerD_io_limit_driver;\n",
      "  reg                 when_Timer_l40_3;\n",
      "  reg                 when_Timer_l44_3;\n",
      "  reg        [3:0]    interruptCtrl_1_io_masks_driver;\n",
      "\n",
      "  BufferCC_10 io_external_buffercc (\n",
      "    .io_dataIn_clear       (io_external_clear                      ), //i\n",
      "    .io_dataIn_tick        (io_external_tick                       ), //i\n",
      "    .io_dataOut_clear      (io_external_buffercc_io_dataOut_clear  ), //o\n",
      "    .io_dataOut_tick       (io_external_buffercc_io_dataOut_tick   ), //o\n",
      "    .io_axiClk             (io_axiClk                              ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                     )  //i\n",
      "  );\n",
      "  Prescaler prescaler_1 (\n",
      "    .io_clear              (t_io_clear               ), //i\n",
      "    .io_limit              (t_io_limit[15:0]         ), //i\n",
      "    .io_overflow           (prescaler_1_io_overflow  ), //o\n",
      "    .io_axiClk             (io_axiClk                ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset       )  //i\n",
      "  );\n",
      "  Timer timerA (\n",
      "    .io_tick               (timerA_io_tick                ), //i\n",
      "    .io_clear              (timerA_io_clear               ), //i\n",
      "    .io_limit              (timerA_io_limit_driver[31:0]  ), //i\n",
      "    .io_full               (timerA_io_full                ), //o\n",
      "    .io_value              (timerA_io_value[31:0]         ), //o\n",
      "    .io_axiClk             (io_axiClk                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset            )  //i\n",
      "  );\n",
      "  Timer_1 timerB (\n",
      "    .io_tick               (timerB_io_tick                ), //i\n",
      "    .io_clear              (timerB_io_clear               ), //i\n",
      "    .io_limit              (timerB_io_limit_driver[15:0]  ), //i\n",
      "    .io_full               (timerB_io_full                ), //o\n",
      "    .io_value              (timerB_io_value[15:0]         ), //o\n",
      "    .io_axiClk             (io_axiClk                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset            )  //i\n",
      "  );\n",
      "  Timer_1 timerC (\n",
      "    .io_tick               (timerC_io_tick                ), //i\n",
      "    .io_clear              (timerC_io_clear               ), //i\n",
      "    .io_limit              (timerC_io_limit_driver[15:0]  ), //i\n",
      "    .io_full               (timerC_io_full                ), //o\n",
      "    .io_value              (timerC_io_value[15:0]         ), //o\n",
      "    .io_axiClk             (io_axiClk                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset            )  //i\n",
      "  );\n",
      "  Timer_1 timerD (\n",
      "    .io_tick               (timerD_io_tick                ), //i\n",
      "    .io_clear              (timerD_io_clear               ), //i\n",
      "    .io_limit              (timerD_io_limit_driver[15:0]  ), //i\n",
      "    .io_full               (timerD_io_full                ), //o\n",
      "    .io_value              (timerD_io_value[15:0]         ), //o\n",
      "    .io_axiClk             (io_axiClk                     ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset            )  //i\n",
      "  );\n",
      "  InterruptCtrl interruptCtrl_1 (\n",
      "    .io_inputs             (interruptCtrl_1_io_inputs[3:0]        ), //i\n",
      "    .io_clears             (interruptCtrl_1_io_clears[3:0]        ), //i\n",
      "    .io_masks              (interruptCtrl_1_io_masks_driver[3:0]  ), //i\n",
      "    .io_pendings           (interruptCtrl_1_io_pendings[3:0]      ), //o\n",
      "    .io_axiClk             (io_axiClk                             ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                    )  //i\n",
      "  );\n",
      "  assign external_clear = io_external_buffercc_io_dataOut_clear;\n",
      "  assign external_tick = io_external_buffercc_io_dataOut_tick;\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  always @(*) begin\n",
      "    io_apb_PRDATA = 32'h0;\n",
      "    t_io_clear = 1'b0;\n",
      "    when_Timer_l40 = 1'b0;\n",
      "    when_Timer_l44 = 1'b0;\n",
      "    when_Timer_l40_1 = 1'b0;\n",
      "    when_Timer_l44_1 = 1'b0;\n",
      "    when_Timer_l40_2 = 1'b0;\n",
      "    when_Timer_l44_2 = 1'b0;\n",
      "    when_Timer_l40_3 = 1'b0;\n",
      "    when_Timer_l44_3 = 1'b0;\n",
      "    interruptCtrl_1_io_clears = 4'b0000;\n",
      "    case(io_apb_PADDR)\n",
      "      8'h0 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          t_io_clear = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = t_io_limit;\n",
      "      end\n",
      "      8'h40 : begin\n",
      "        io_apb_PRDATA[1 : 0] = timerABridge_ticksEnable;\n",
      "        io_apb_PRDATA[16 : 16] = timerABridge_clearsEnable;\n",
      "      end\n",
      "      8'h44 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l40 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[31 : 0] = timerA_io_limit_driver;\n",
      "      end\n",
      "      8'h48 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l44 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[31 : 0] = timerA_io_value;\n",
      "      end\n",
      "      8'h50 : begin\n",
      "        io_apb_PRDATA[2 : 0] = timerBBridge_ticksEnable;\n",
      "        io_apb_PRDATA[17 : 16] = timerBBridge_clearsEnable;\n",
      "      end\n",
      "      8'h54 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l40_1 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = timerB_io_limit_driver;\n",
      "      end\n",
      "      8'h58 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l44_1 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = timerB_io_value;\n",
      "      end\n",
      "      8'h60 : begin\n",
      "        io_apb_PRDATA[2 : 0] = timerCBridge_ticksEnable;\n",
      "        io_apb_PRDATA[17 : 16] = timerCBridge_clearsEnable;\n",
      "      end\n",
      "      8'h64 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l40_2 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = timerC_io_limit_driver;\n",
      "      end\n",
      "      8'h68 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l44_2 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = timerC_io_value;\n",
      "      end\n",
      "      8'h70 : begin\n",
      "        io_apb_PRDATA[2 : 0] = timerDBridge_ticksEnable;\n",
      "        io_apb_PRDATA[17 : 16] = timerDBridge_clearsEnable;\n",
      "      end\n",
      "      8'h74 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l40_3 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = timerD_io_limit_driver;\n",
      "      end\n",
      "      8'h78 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          when_Timer_l44_3 = 1'b1;\n",
      "        end\n",
      "        io_apb_PRDATA[15 : 0] = timerD_io_value;\n",
      "      end\n",
      "      8'h10 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          interruptCtrl_1_io_clears = io_apb_PWDATA[3 : 0];\n",
      "        end\n",
      "        io_apb_PRDATA[3 : 0] = interruptCtrl_1_io_pendings;\n",
      "      end\n",
      "      8'h14 : begin\n",
      "        io_apb_PRDATA[3 : 0] = interruptCtrl_1_io_masks_driver;\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign busCtrl_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  always @(*) begin\n",
      "    timerABridge_busClearing = 1'b0;\n",
      "    if(when_Timer_l40) begin\n",
      "      timerABridge_busClearing = 1'b1;\n",
      "    end\n",
      "    if(when_Timer_l44) begin\n",
      "      timerABridge_busClearing = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign timerA_io_clear = ((|(timerABridge_clearsEnable & timerA_io_full)) || timerABridge_busClearing);\n",
      "  assign timerA_io_tick = (|(timerABridge_ticksEnable & {prescaler_1_io_overflow,1'b1}));\n",
      "  always @(*) begin\n",
      "    timerBBridge_busClearing = 1'b0;\n",
      "    if(when_Timer_l40_1) begin\n",
      "      timerBBridge_busClearing = 1'b1;\n",
      "    end\n",
      "    if(when_Timer_l44_1) begin\n",
      "      timerBBridge_busClearing = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign timerB_io_clear = ((|(timerBBridge_clearsEnable & {external_clear,timerB_io_full})) || timerBBridge_busClearing);\n",
      "  assign timerB_io_tick = (|(timerBBridge_ticksEnable & {external_tick,{prescaler_1_io_overflow,1'b1}}));\n",
      "  always @(*) begin\n",
      "    timerCBridge_busClearing = 1'b0;\n",
      "    if(when_Timer_l40_2) begin\n",
      "      timerCBridge_busClearing = 1'b1;\n",
      "    end\n",
      "    if(when_Timer_l44_2) begin\n",
      "      timerCBridge_busClearing = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign timerC_io_clear = ((|(timerCBridge_clearsEnable & {external_clear,timerC_io_full})) || timerCBridge_busClearing);\n",
      "  assign timerC_io_tick = (|(timerCBridge_ticksEnable & {external_tick,{prescaler_1_io_overflow,1'b1}}));\n",
      "  always @(*) begin\n",
      "    timerDBridge_busClearing = 1'b0;\n",
      "    if(when_Timer_l40_3) begin\n",
      "      timerDBridge_busClearing = 1'b1;\n",
      "    end\n",
      "    if(when_Timer_l44_3) begin\n",
      "      timerDBridge_busClearing = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign timerD_io_clear = ((|(timerDBridge_clearsEnable & {external_clear,timerD_io_full})) || timerDBridge_busClearing);\n",
      "  assign timerD_io_tick = (|(timerDBridge_ticksEnable & {external_tick,{prescaler_1_io_overflow,1'b1}}));\n",
      "  always @(*) begin\n",
      "    interruptCtrl_1_io_inputs[0] = timerA_io_full;\n",
      "    interruptCtrl_1_io_inputs[1] = timerB_io_full;\n",
      "    interruptCtrl_1_io_inputs[2] = timerC_io_full;\n",
      "    interruptCtrl_1_io_inputs[3] = timerD_io_full;\n",
      "  end\n",
      "\n",
      "  assign io_interrupt = (|interruptCtrl_1_io_pendings);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      timerABridge_ticksEnable <= 2'b00;\n",
      "      timerABridge_clearsEnable <= 1'b0;\n",
      "      timerBBridge_ticksEnable <= 3'b000;\n",
      "      timerBBridge_clearsEnable <= 2'b00;\n",
      "      timerCBridge_ticksEnable <= 3'b000;\n",
      "      timerCBridge_clearsEnable <= 2'b00;\n",
      "      timerDBridge_ticksEnable <= 3'b000;\n",
      "      timerDBridge_clearsEnable <= 2'b00;\n",
      "      interruptCtrl_1_io_masks_driver <= 4'b0000;\n",
      "    end else begin\n",
      "      case(io_apb_PADDR)\n",
      "        8'h40 : begin\n",
      "          if(busCtrl_doWrite) begin\n",
      "            timerABridge_ticksEnable <= io_apb_PWDATA[1 : 0];\n",
      "            timerABridge_clearsEnable <= io_apb_PWDATA[16 : 16];\n",
      "          end\n",
      "        end\n",
      "        8'h50 : begin\n",
      "          if(busCtrl_doWrite) begin\n",
      "            timerBBridge_ticksEnable <= io_apb_PWDATA[2 : 0];\n",
      "            timerBBridge_clearsEnable <= io_apb_PWDATA[17 : 16];\n",
      "          end\n",
      "        end\n",
      "        8'h60 : begin\n",
      "          if(busCtrl_doWrite) begin\n",
      "            timerCBridge_ticksEnable <= io_apb_PWDATA[2 : 0];\n",
      "            timerCBridge_clearsEnable <= io_apb_PWDATA[17 : 16];\n",
      "          end\n",
      "        end\n",
      "        8'h70 : begin\n",
      "          if(busCtrl_doWrite) begin\n",
      "            timerDBridge_ticksEnable <= io_apb_PWDATA[2 : 0];\n",
      "            timerDBridge_clearsEnable <= io_apb_PWDATA[17 : 16];\n",
      "          end\n",
      "        end\n",
      "        8'h14 : begin\n",
      "          if(busCtrl_doWrite) begin\n",
      "            interruptCtrl_1_io_masks_driver <= io_apb_PWDATA[3 : 0];\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    case(io_apb_PADDR)\n",
      "      8'h0 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          t_io_limit <= io_apb_PWDATA[15 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h44 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          timerA_io_limit_driver <= io_apb_PWDATA[31 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h54 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          timerB_io_limit_driver <= io_apb_PWDATA[15 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h64 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          timerC_io_limit_driver <= io_apb_PWDATA[15 : 0];\n",
      "        end\n",
      "      end\n",
      "      8'h74 : begin\n",
      "        if(busCtrl_doWrite) begin\n",
      "          timerD_io_limit_driver <= io_apb_PWDATA[15 : 0];\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//Apb3Gpio replaced by Apb3Gpio\n",
      "\n",
      "module Apb3Gpio (\n",
      "  input      [3:0]    io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output reg [31:0]   io_apb_PRDATA,\n",
      "  input      [31:0]   io_gpio_read,\n",
      "  output     [31:0]   io_gpio_write,\n",
      "  output     [31:0]   io_gpio_writeEnable,\n",
      "  output     [31:0]   io_value,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [31:0]   io_gpio_read_buffercc_io_dataOut;\n",
      "  wire                ctrl_doWrite;\n",
      "  reg        [31:0]   io_gpio_write_driver;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  reg        [31:0]   io_gpio_writeEnable_driver;\n",
      "\n",
      "  BufferCC_8 io_gpio_read_buffercc (\n",
      "    .io_dataIn             (io_gpio_read[31:0]                      ), //i\n",
      "    .io_dataOut            (io_gpio_read_buffercc_io_dataOut[31:0]  ), //o\n",
      "    .io_axiClk             (io_axiClk                               ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                      )  //i\n",
      "  );\n",
      "  assign io_value = io_gpio_read_buffercc_io_dataOut;\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  always @(*) begin\n",
      "    io_apb_PRDATA = 32'h0;\n",
      "    case(io_apb_PADDR)\n",
      "      4'b0000 : begin\n",
      "        io_apb_PRDATA[31 : 0] = io_value;\n",
      "      end\n",
      "      4'b0100 : begin\n",
      "        io_apb_PRDATA[31 : 0] = io_gpio_write_driver;\n",
      "      end\n",
      "      4'b1000 : begin\n",
      "        io_apb_PRDATA[31 : 0] = io_gpio_writeEnable_driver;\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign ctrl_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign io_gpio_write = io_gpio_write_driver;\n",
      "  assign io_gpio_writeEnable = io_gpio_writeEnable_driver;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      io_gpio_writeEnable_driver <= 32'h0;\n",
      "    end else begin\n",
      "      case(io_apb_PADDR)\n",
      "        4'b1000 : begin\n",
      "          if(ctrl_doWrite) begin\n",
      "            io_gpio_writeEnable_driver <= io_apb_PWDATA[31 : 0];\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    case(io_apb_PADDR)\n",
      "      4'b0100 : begin\n",
      "        if(ctrl_doWrite) begin\n",
      "          io_gpio_write_driver <= io_apb_PWDATA[31 : 0];\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4SharedToApb3Bridge (\n",
      "  input               io_axi_arw_valid,\n",
      "  output reg          io_axi_arw_ready,\n",
      "  input      [19:0]   io_axi_arw_payload_addr,\n",
      "  input      [3:0]    io_axi_arw_payload_id,\n",
      "  input               io_axi_arw_payload_write,\n",
      "  input               io_axi_w_valid,\n",
      "  output reg          io_axi_w_ready,\n",
      "  input      [31:0]   io_axi_w_payload_data,\n",
      "  output reg          io_axi_b_valid,\n",
      "  input               io_axi_b_ready,\n",
      "  output     [3:0]    io_axi_b_payload_id,\n",
      "  output reg          io_axi_r_valid,\n",
      "  input               io_axi_r_ready,\n",
      "  output     [31:0]   io_axi_r_payload_data,\n",
      "  output     [3:0]    io_axi_r_payload_id,\n",
      "  output              io_axi_r_payload_last,\n",
      "  output     [19:0]   io_apb_PADDR,\n",
      "  output reg [0:0]    io_apb_PSEL,\n",
      "  output reg          io_apb_PENABLE,\n",
      "  input               io_apb_PREADY,\n",
      "  output              io_apb_PWRITE,\n",
      "  output     [31:0]   io_apb_PWDATA,\n",
      "  input      [31:0]   io_apb_PRDATA,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam Axi4ToApb3BridgePhase_SETUP = 2'd0;\n",
      "  localparam Axi4ToApb3BridgePhase_ACCESS_1 = 2'd1;\n",
      "  localparam Axi4ToApb3BridgePhase_RESPONSE = 2'd2;\n",
      "\n",
      "  reg        [1:0]    phase;\n",
      "  reg                 write;\n",
      "  reg        [31:0]   readedData;\n",
      "  reg        [3:0]    id;\n",
      "  wire                when_Axi4SharedToApb3Bridge_l91;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [63:0] phase_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(phase)\n",
      "      Axi4ToApb3BridgePhase_SETUP : phase_string = \"SETUP   \";\n",
      "      Axi4ToApb3BridgePhase_ACCESS_1 : phase_string = \"ACCESS_1\";\n",
      "      Axi4ToApb3BridgePhase_RESPONSE : phase_string = \"RESPONSE\";\n",
      "      default : phase_string = \"????????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  always @(*) begin\n",
      "    io_axi_arw_ready = 1'b0;\n",
      "    io_axi_w_ready = 1'b0;\n",
      "    io_axi_b_valid = 1'b0;\n",
      "    io_axi_r_valid = 1'b0;\n",
      "    io_apb_PSEL[0] = 1'b0;\n",
      "    io_apb_PENABLE = 1'b0;\n",
      "    case(phase)\n",
      "      Axi4ToApb3BridgePhase_SETUP : begin\n",
      "        if(when_Axi4SharedToApb3Bridge_l91) begin\n",
      "          io_apb_PSEL[0] = 1'b1;\n",
      "        end\n",
      "      end\n",
      "      Axi4ToApb3BridgePhase_ACCESS_1 : begin\n",
      "        io_apb_PSEL[0] = 1'b1;\n",
      "        io_apb_PENABLE = 1'b1;\n",
      "        if(io_apb_PREADY) begin\n",
      "          io_axi_arw_ready = 1'b1;\n",
      "          io_axi_w_ready = write;\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "        if(write) begin\n",
      "          io_axi_b_valid = 1'b1;\n",
      "        end else begin\n",
      "          io_axi_r_valid = 1'b1;\n",
      "        end\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign when_Axi4SharedToApb3Bridge_l91 = (io_axi_arw_valid && ((! io_axi_arw_payload_write) || io_axi_w_valid));\n",
      "  assign io_apb_PADDR = io_axi_arw_payload_addr;\n",
      "  assign io_apb_PWDATA = io_axi_w_payload_data;\n",
      "  assign io_apb_PWRITE = io_axi_arw_payload_write;\n",
      "  assign io_axi_r_payload_id = id;\n",
      "  assign io_axi_b_payload_id = id;\n",
      "  assign io_axi_r_payload_data = readedData;\n",
      "  assign io_axi_r_payload_last = 1'b1;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      phase <= Axi4ToApb3BridgePhase_SETUP;\n",
      "    end else begin\n",
      "      case(phase)\n",
      "        Axi4ToApb3BridgePhase_SETUP : begin\n",
      "          if(when_Axi4SharedToApb3Bridge_l91) begin\n",
      "            phase <= Axi4ToApb3BridgePhase_ACCESS_1;\n",
      "          end\n",
      "        end\n",
      "        Axi4ToApb3BridgePhase_ACCESS_1 : begin\n",
      "          if(io_apb_PREADY) begin\n",
      "            phase <= Axi4ToApb3BridgePhase_RESPONSE;\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "          if(write) begin\n",
      "            if(io_axi_b_ready) begin\n",
      "              phase <= Axi4ToApb3BridgePhase_SETUP;\n",
      "            end\n",
      "          end else begin\n",
      "            if(io_axi_r_ready) begin\n",
      "              phase <= Axi4ToApb3BridgePhase_SETUP;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    case(phase)\n",
      "      Axi4ToApb3BridgePhase_SETUP : begin\n",
      "        write <= io_axi_arw_payload_write;\n",
      "        id <= io_axi_arw_payload_id;\n",
      "      end\n",
      "      Axi4ToApb3BridgePhase_ACCESS_1 : begin\n",
      "        if(io_apb_PREADY) begin\n",
      "          readedData <= io_apb_PRDATA;\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module JtagAxi4SharedDebugger (\n",
      "  input               io_jtag_tms,\n",
      "  input               io_jtag_tdi,\n",
      "  output              io_jtag_tdo,\n",
      "  input               io_jtag_tck,\n",
      "  output              io_axi_arw_valid,\n",
      "  input               io_axi_arw_ready,\n",
      "  output     [31:0]   io_axi_arw_payload_addr,\n",
      "  output     [2:0]    io_axi_arw_payload_size,\n",
      "  output              io_axi_arw_payload_write,\n",
      "  output              io_axi_w_valid,\n",
      "  input               io_axi_w_ready,\n",
      "  output     [31:0]   io_axi_w_payload_data,\n",
      "  output     [3:0]    io_axi_w_payload_strb,\n",
      "  output              io_axi_w_payload_last,\n",
      "  output              io_axi_b_ready,\n",
      "  input               io_axi_r_valid,\n",
      "  output              io_axi_r_ready,\n",
      "  input      [31:0]   io_axi_r_payload_data,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [31:0]   debugger_io_mem_rsp_payload;\n",
      "  reg                 debugger_io_mem_cmd_fork_io_outputs_1_ready;\n",
      "  wire                jtagBridge_1_io_jtag_tdo;\n",
      "  wire                jtagBridge_1_io_remote_cmd_valid;\n",
      "  wire                jtagBridge_1_io_remote_cmd_payload_last;\n",
      "  wire       [0:0]    jtagBridge_1_io_remote_cmd_payload_fragment;\n",
      "  wire                jtagBridge_1_io_remote_rsp_ready;\n",
      "  wire                debugger_io_remote_rsp_valid;\n",
      "  wire                debugger_io_remote_rsp_payload_error;\n",
      "  wire       [31:0]   debugger_io_remote_rsp_payload_data;\n",
      "  wire                debugger_io_mem_cmd_valid;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_payload_address;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_payload_data;\n",
      "  wire                debugger_io_mem_cmd_payload_wr;\n",
      "  wire       [1:0]    debugger_io_mem_cmd_payload_size;\n",
      "  wire                debugger_io_mem_cmd_fork_io_input_ready;\n",
      "  wire                debugger_io_mem_cmd_fork_io_outputs_0_valid;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_fork_io_outputs_0_payload_address;\n",
      "  wire                debugger_io_mem_cmd_fork_io_outputs_0_payload_wr;\n",
      "  wire       [1:0]    debugger_io_mem_cmd_fork_io_outputs_0_payload_size;\n",
      "  wire                debugger_io_mem_cmd_fork_io_outputs_1_valid;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_fork_io_outputs_1_payload_address;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_fork_io_outputs_1_payload_data;\n",
      "  wire                debugger_io_mem_cmd_fork_io_outputs_1_payload_wr;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [1:0]    debugger_io_mem_cmd_fork_io_outputs_1_payload_size;\n",
      "  wire       [5:0]    t_io_mem_rsp_payload_1;\n",
      "  wire       [6:0]    t_io_axi_w_payload_strb_1;\n",
      "  wire                when_Stream_l408;\n",
      "  reg                 debugger_io_mem_cmd_fork_io_outputs_1_thrown_valid;\n",
      "  wire                debugger_io_mem_cmd_fork_io_outputs_1_thrown_ready;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_address;\n",
      "  wire       [31:0]   debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_data;\n",
      "  wire       [1:0]    debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_size;\n",
      "  reg        [3:0]    t_io_axi_w_payload_strb;\n",
      "  reg                 t_1;\n",
      "  wire                debugger_io_mem_cmd_fork_io_outputs_0_fire;\n",
      "  reg                 t_when_Stream_l342;\n",
      "  reg        [1:0]    t_io_mem_rsp_payload;\n",
      "  wire                when_Stream_l342;\n",
      "\n",
      "  assign t_io_mem_rsp_payload_1 = (t_io_mem_rsp_payload * 4'b1000);\n",
      "  assign t_io_axi_w_payload_strb_1 = ({3'd0,t_io_axi_w_payload_strb} <<< debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_address[1 : 0]);\n",
      "  JtagBridge jtagBridge_1 (\n",
      "    .io_jtag_tms                       (io_jtag_tms                                  ), //i\n",
      "    .io_jtag_tdi                       (io_jtag_tdi                                  ), //i\n",
      "    .io_jtag_tdo                       (jtagBridge_1_io_jtag_tdo                     ), //o\n",
      "    .io_jtag_tck                       (io_jtag_tck                                  ), //i\n",
      "    .io_remote_cmd_valid               (jtagBridge_1_io_remote_cmd_valid             ), //o\n",
      "    .io_remote_cmd_payload_last        (jtagBridge_1_io_remote_cmd_payload_last      ), //o\n",
      "    .io_remote_cmd_payload_fragment    (jtagBridge_1_io_remote_cmd_payload_fragment  ), //o\n",
      "    .io_remote_rsp_valid               (debugger_io_remote_rsp_valid                 ), //i\n",
      "    .io_remote_rsp_ready               (jtagBridge_1_io_remote_rsp_ready             ), //o\n",
      "    .io_remote_rsp_payload_error       (debugger_io_remote_rsp_payload_error         ), //i\n",
      "    .io_remote_rsp_payload_data        (debugger_io_remote_rsp_payload_data[31:0]    ), //i\n",
      "    .io_axiClk                         (io_axiClk                                    ), //i\n",
      "    .resetCtrl_axiReset                (resetCtrl_axiReset                           )  //i\n",
      "  );\n",
      "  SystemDebugger debugger (\n",
      "    .io_remote_cmd_valid               (jtagBridge_1_io_remote_cmd_valid             ), //i\n",
      "    .io_remote_cmd_payload_last        (jtagBridge_1_io_remote_cmd_payload_last      ), //i\n",
      "    .io_remote_cmd_payload_fragment    (jtagBridge_1_io_remote_cmd_payload_fragment  ), //i\n",
      "    .io_remote_rsp_valid               (debugger_io_remote_rsp_valid                 ), //o\n",
      "    .io_remote_rsp_payload_error       (debugger_io_remote_rsp_payload_error         ), //o\n",
      "    .io_remote_rsp_payload_data        (debugger_io_remote_rsp_payload_data[31:0]    ), //o\n",
      "    .io_mem_cmd_valid                  (debugger_io_mem_cmd_valid                    ), //o\n",
      "    .io_mem_cmd_ready                  (debugger_io_mem_cmd_fork_io_input_ready      ), //i\n",
      "    .io_mem_cmd_payload_address        (debugger_io_mem_cmd_payload_address[31:0]    ), //o\n",
      "    .io_mem_cmd_payload_data           (debugger_io_mem_cmd_payload_data[31:0]       ), //o\n",
      "    .io_mem_cmd_payload_wr             (debugger_io_mem_cmd_payload_wr               ), //o\n",
      "    .io_mem_cmd_payload_size           (debugger_io_mem_cmd_payload_size[1:0]        ), //o\n",
      "    .io_mem_rsp_valid                  (io_axi_r_valid                               ), //i\n",
      "    .io_mem_rsp_payload                (debugger_io_mem_rsp_payload[31:0]            ), //i\n",
      "    .io_axiClk                         (io_axiClk                                    ), //i\n",
      "    .resetCtrl_axiReset                (resetCtrl_axiReset                           )  //i\n",
      "  );\n",
      "  StreamFork_1 debugger_io_mem_cmd_fork (\n",
      "    .io_input_valid                  (debugger_io_mem_cmd_valid                                    ), //i\n",
      "    .io_input_ready                  (debugger_io_mem_cmd_fork_io_input_ready                      ), //o\n",
      "    .io_input_payload_address        (debugger_io_mem_cmd_payload_address[31:0]                    ), //i\n",
      "    .io_input_payload_data           (debugger_io_mem_cmd_payload_data[31:0]                       ), //i\n",
      "    .io_input_payload_wr             (debugger_io_mem_cmd_payload_wr                               ), //i\n",
      "    .io_input_payload_size           (debugger_io_mem_cmd_payload_size[1:0]                        ), //i\n",
      "    .io_outputs_0_valid              (debugger_io_mem_cmd_fork_io_outputs_0_valid                  ), //o\n",
      "    .io_outputs_0_ready              (io_axi_arw_ready                                             ), //i\n",
      "    .io_outputs_0_payload_address    (debugger_io_mem_cmd_fork_io_outputs_0_payload_address[31:0]  ), //o\n",
      "    .io_outputs_0_payload_wr         (debugger_io_mem_cmd_fork_io_outputs_0_payload_wr             ), //o\n",
      "    .io_outputs_0_payload_size       (debugger_io_mem_cmd_fork_io_outputs_0_payload_size[1:0]      ), //o\n",
      "    .io_outputs_1_valid              (debugger_io_mem_cmd_fork_io_outputs_1_valid                  ), //o\n",
      "    .io_outputs_1_ready              (debugger_io_mem_cmd_fork_io_outputs_1_ready                  ), //i\n",
      "    .io_outputs_1_payload_address    (debugger_io_mem_cmd_fork_io_outputs_1_payload_address[31:0]  ), //o\n",
      "    .io_outputs_1_payload_data       (debugger_io_mem_cmd_fork_io_outputs_1_payload_data[31:0]     ), //o\n",
      "    .io_outputs_1_payload_wr         (debugger_io_mem_cmd_fork_io_outputs_1_payload_wr             ), //o\n",
      "    .io_outputs_1_payload_size       (debugger_io_mem_cmd_fork_io_outputs_1_payload_size[1:0]      ), //o\n",
      "    .io_axiClk                       (io_axiClk                                                    ), //i\n",
      "    .resetCtrl_axiReset              (resetCtrl_axiReset                                           )  //i\n",
      "  );\n",
      "  assign io_jtag_tdo = jtagBridge_1_io_jtag_tdo;\n",
      "  assign when_Stream_l408 = (! debugger_io_mem_cmd_fork_io_outputs_1_payload_wr);\n",
      "  always @(*) begin\n",
      "    debugger_io_mem_cmd_fork_io_outputs_1_thrown_valid = debugger_io_mem_cmd_fork_io_outputs_1_valid;\n",
      "    debugger_io_mem_cmd_fork_io_outputs_1_ready = debugger_io_mem_cmd_fork_io_outputs_1_thrown_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      debugger_io_mem_cmd_fork_io_outputs_1_thrown_valid = 1'b0;\n",
      "      debugger_io_mem_cmd_fork_io_outputs_1_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_address = debugger_io_mem_cmd_fork_io_outputs_1_payload_address;\n",
      "  assign debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_data = debugger_io_mem_cmd_fork_io_outputs_1_payload_data;\n",
      "  assign debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_size = debugger_io_mem_cmd_fork_io_outputs_1_payload_size;\n",
      "  always @(*) begin\n",
      "    case(debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_size)\n",
      "      2'b00 : begin\n",
      "        t_io_axi_w_payload_strb = 4'b0001;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_io_axi_w_payload_strb = 4'b0011;\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_axi_w_payload_strb = 4'b1111;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign debugger_io_mem_cmd_fork_io_outputs_0_fire = (debugger_io_mem_cmd_fork_io_outputs_0_valid && io_axi_arw_ready);\n",
      "  always @(*) begin\n",
      "    t_1 = io_axi_r_valid;\n",
      "    if(when_Stream_l342) begin\n",
      "      t_1 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! t_when_Stream_l342);\n",
      "  assign debugger_io_mem_cmd_fork_io_outputs_1_thrown_ready = io_axi_w_ready;\n",
      "  assign debugger_io_mem_rsp_payload = (io_axi_r_payload_data >>> t_io_mem_rsp_payload_1);\n",
      "  assign io_axi_arw_valid = debugger_io_mem_cmd_fork_io_outputs_0_valid;\n",
      "  assign io_axi_arw_payload_addr = debugger_io_mem_cmd_fork_io_outputs_0_payload_address;\n",
      "  assign io_axi_arw_payload_size = {1'd0, debugger_io_mem_cmd_fork_io_outputs_0_payload_size};\n",
      "  assign io_axi_arw_payload_write = debugger_io_mem_cmd_fork_io_outputs_0_payload_wr;\n",
      "  assign io_axi_w_valid = debugger_io_mem_cmd_fork_io_outputs_1_thrown_valid;\n",
      "  assign io_axi_w_payload_data = debugger_io_mem_cmd_fork_io_outputs_1_thrown_payload_data;\n",
      "  assign io_axi_w_payload_strb = t_io_axi_w_payload_strb_1[3:0];\n",
      "  assign io_axi_w_payload_last = 1'b1;\n",
      "  assign io_axi_b_ready = 1'b1;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign io_axi_r_ready = 1'b1;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      t_when_Stream_l342 <= 1'b0;\n",
      "    end else begin\n",
      "      if(t_1) begin\n",
      "        t_when_Stream_l342 <= (debugger_io_mem_cmd_fork_io_outputs_0_fire && (! debugger_io_mem_cmd_fork_io_outputs_0_payload_wr));\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n",
      "      t_io_mem_rsp_payload <= debugger_io_mem_cmd_fork_io_outputs_0_payload_address[1 : 0];\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4SharedSdramCtrl (\n",
      "  input               io_axi_arw_valid,\n",
      "  output reg          io_axi_arw_ready,\n",
      "  input      [25:0]   io_axi_arw_payload_addr,\n",
      "  input      [3:0]    io_axi_arw_payload_id,\n",
      "  input      [7:0]    io_axi_arw_payload_len,\n",
      "  input      [2:0]    io_axi_arw_payload_size,\n",
      "  input      [1:0]    io_axi_arw_payload_burst,\n",
      "  input               io_axi_arw_payload_write,\n",
      "  input               io_axi_w_valid,\n",
      "  output              io_axi_w_ready,\n",
      "  input      [31:0]   io_axi_w_payload_data,\n",
      "  input      [3:0]    io_axi_w_payload_strb,\n",
      "  output              io_axi_b_valid,\n",
      "  input               io_axi_b_ready,\n",
      "  output     [3:0]    io_axi_b_payload_id,\n",
      "  output              io_axi_r_valid,\n",
      "  input               io_axi_r_ready,\n",
      "  output     [31:0]   io_axi_r_payload_data,\n",
      "  output     [3:0]    io_axi_r_payload_id,\n",
      "  output              io_axi_r_payload_last,\n",
      "  output     [12:0]   io_sdram_ADDR,\n",
      "  output     [1:0]    io_sdram_BA,\n",
      "  input      [15:0]   io_sdram_DQ_read,\n",
      "  output     [15:0]   io_sdram_DQ_write,\n",
      "  output     [15:0]   io_sdram_DQ_writeEnable,\n",
      "  output     [1:0]    io_sdram_DQM,\n",
      "  output              io_sdram_CASn,\n",
      "  output              io_sdram_CKE,\n",
      "  output              io_sdram_CSn,\n",
      "  output              io_sdram_RASn,\n",
      "  output              io_sdram_WEn,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [24:0]   ctrl_io_bus_cmd_payload_address;\n",
      "  wire       [15:0]   ctrl_io_bus_cmd_payload_data;\n",
      "  wire       [1:0]    ctrl_io_bus_cmd_payload_mask;\n",
      "  wire                ctrl_io_bus_rsp_ready;\n",
      "  wire                ctrl_io_bus_cmd_ready;\n",
      "  wire                ctrl_io_bus_rsp_valid;\n",
      "  wire       [15:0]   ctrl_io_bus_rsp_payload_data;\n",
      "  wire       [3:0]    ctrl_io_bus_rsp_payload_context_id;\n",
      "  wire                ctrl_io_bus_rsp_payload_context_last;\n",
      "  wire       [12:0]   ctrl_io_sdram_ADDR;\n",
      "  wire       [1:0]    ctrl_io_sdram_BA;\n",
      "  wire                ctrl_io_sdram_CASn;\n",
      "  wire                ctrl_io_sdram_CKE;\n",
      "  wire                ctrl_io_sdram_CSn;\n",
      "  wire       [1:0]    ctrl_io_sdram_DQM;\n",
      "  wire                ctrl_io_sdram_RASn;\n",
      "  wire                ctrl_io_sdram_WEn;\n",
      "  wire       [15:0]   ctrl_io_sdram_DQ_write;\n",
      "  wire       [15:0]   ctrl_io_sdram_DQ_writeEnable;\n",
      "  reg        [15:0]   t_io_bus_cmd_payload_data;\n",
      "  reg        [1:0]    t_io_bus_cmd_payload_mask;\n",
      "  wire       [1:0]    t_Axi4Incr_alignMask;\n",
      "  wire       [11:0]   t_Axi4Incr_base;\n",
      "  wire       [11:0]   t_Axi4Incr_base_1;\n",
      "  wire       [11:0]   t_Axi4Incr_baseIncr;\n",
      "  wire       [2:0]    t_Axi4Incr_wrapCase_1;\n",
      "  wire       [2:0]    t_Axi4Incr_wrapCase_2;\n",
      "  reg        [11:0]   t_Axi4Incr_result;\n",
      "  wire       [10:0]   t_Axi4Incr_result_1;\n",
      "  wire       [0:0]    t_Axi4Incr_result_2;\n",
      "  wire       [9:0]    t_Axi4Incr_result_3;\n",
      "  wire       [1:0]    t_Axi4Incr_result_4;\n",
      "  wire       [8:0]    t_Axi4Incr_result_5;\n",
      "  wire       [2:0]    t_Axi4Incr_result_6;\n",
      "  wire       [7:0]    t_Axi4Incr_result_7;\n",
      "  wire       [3:0]    t_Axi4Incr_result_8;\n",
      "  wire       [6:0]    t_Axi4Incr_result_9;\n",
      "  wire       [4:0]    t_Axi4Incr_result_10;\n",
      "  wire       [5:0]    t_Axi4Incr_result_11;\n",
      "  wire       [5:0]    t_Axi4Incr_result_12;\n",
      "  wire                ctrlBusAdapted_cmd_valid;\n",
      "  wire                ctrlBusAdapted_cmd_ready;\n",
      "  wire       [23:0]   ctrlBusAdapted_cmd_payload_address;\n",
      "  wire                ctrlBusAdapted_cmd_payload_write;\n",
      "  wire       [31:0]   ctrlBusAdapted_cmd_payload_data;\n",
      "  wire       [3:0]    ctrlBusAdapted_cmd_payload_mask;\n",
      "  wire       [3:0]    ctrlBusAdapted_cmd_payload_context_id;\n",
      "  wire                ctrlBusAdapted_cmd_payload_context_last;\n",
      "  wire                ctrlBusAdapted_rsp_valid;\n",
      "  wire                ctrlBusAdapted_rsp_ready;\n",
      "  wire       [31:0]   ctrlBusAdapted_rsp_payload_data;\n",
      "  wire       [3:0]    ctrlBusAdapted_rsp_payload_context_id;\n",
      "  wire                ctrlBusAdapted_rsp_payload_context_last;\n",
      "  wire                ctrl_io_bus_cmd_fire;\n",
      "  reg                 t_ctrlBusAdapted_cmd_ready;\n",
      "  reg        [0:0]    t_ctrlBusAdapted_cmd_ready_1;\n",
      "  reg        [0:0]    t_ctrlBusAdapted_cmd_ready_2;\n",
      "  wire                t_ctrlBusAdapted_cmd_ready_3;\n",
      "  wire                ctrl_io_bus_rsp_fire;\n",
      "  reg                 t_ctrlBusAdapted_rsp_valid;\n",
      "  reg        [0:0]    t_ctrlBusAdapted_rsp_valid_1;\n",
      "  reg        [0:0]    t_ctrlBusAdapted_rsp_valid_2;\n",
      "  wire                t_ctrlBusAdapted_rsp_valid_3;\n",
      "  wire                ctrl_io_bus_rsp_fire_1;\n",
      "  reg        [15:0]   ctrl_io_bus_rsp_payload_data_regNextWhen;\n",
      "  reg                 unburstify_result_valid;\n",
      "  wire                unburstify_result_ready;\n",
      "  reg                 unburstify_result_payload_last;\n",
      "  reg        [25:0]   unburstify_result_payload_fragment_addr;\n",
      "  reg        [3:0]    unburstify_result_payload_fragment_id;\n",
      "  reg                 unburstify_result_payload_fragment_write;\n",
      "  reg                 unburstify_buffer_valid;\n",
      "  reg        [7:0]    unburstify_buffer_len;\n",
      "  reg        [7:0]    unburstify_buffer_beat;\n",
      "  reg        [25:0]   unburstify_buffer_transaction_addr;\n",
      "  reg        [3:0]    unburstify_buffer_transaction_id;\n",
      "  reg        [2:0]    unburstify_buffer_transaction_size;\n",
      "  reg        [1:0]    unburstify_buffer_transaction_burst;\n",
      "  reg                 unburstify_buffer_transaction_write;\n",
      "  wire                unburstify_buffer_last;\n",
      "  wire       [1:0]    Axi4Incr_validSize;\n",
      "  reg        [25:0]   Axi4Incr_result;\n",
      "  wire       [13:0]   Axi4Incr_highCat;\n",
      "  wire       [2:0]    Axi4Incr_sizeValue;\n",
      "  wire       [11:0]   Axi4Incr_alignMask;\n",
      "  wire       [11:0]   Axi4Incr_base;\n",
      "  wire       [11:0]   Axi4Incr_baseIncr;\n",
      "  reg        [1:0]    t_Axi4Incr_wrapCase;\n",
      "  wire       [2:0]    Axi4Incr_wrapCase;\n",
      "  wire                when_Axi4Channel_l183;\n",
      "  wire                t_unburstify_result_ready;\n",
      "  wire                bridge_axiCmd_valid;\n",
      "  wire                bridge_axiCmd_ready;\n",
      "  wire                bridge_axiCmd_payload_last;\n",
      "  wire       [25:0]   bridge_axiCmd_payload_fragment_addr;\n",
      "  wire       [3:0]    bridge_axiCmd_payload_fragment_id;\n",
      "  wire                bridge_axiCmd_payload_fragment_write;\n",
      "  wire                bridge_writeRsp_valid;\n",
      "  reg                 bridge_writeRsp_ready;\n",
      "  wire       [3:0]    bridge_writeRsp_payload_id;\n",
      "  wire                bridge_axiCmd_fire;\n",
      "  wire                bridge_writeRsp_m2sPipe_valid;\n",
      "  wire                bridge_writeRsp_m2sPipe_ready;\n",
      "  wire       [3:0]    bridge_writeRsp_m2sPipe_payload_id;\n",
      "  reg                 bridge_writeRsp_rValid;\n",
      "  reg        [3:0]    bridge_writeRsp_rData_id;\n",
      "  wire                when_Stream_l342;\n",
      "\n",
      "  assign t_Axi4Incr_alignMask = {(2'b01 < Axi4Incr_validSize),(2'b00 < Axi4Incr_validSize)};\n",
      "  assign t_Axi4Incr_base_1 = unburstify_buffer_transaction_addr[11 : 0];\n",
      "  assign t_Axi4Incr_base = t_Axi4Incr_base_1;\n",
      "  assign t_Axi4Incr_baseIncr = {9'd0, Axi4Incr_sizeValue};\n",
      "  assign t_Axi4Incr_wrapCase_1 = {1'd0, Axi4Incr_validSize};\n",
      "  assign t_Axi4Incr_wrapCase_2 = {1'd0, t_Axi4Incr_wrapCase};\n",
      "  assign t_Axi4Incr_result_1 = Axi4Incr_base[11 : 1];\n",
      "  assign t_Axi4Incr_result_2 = Axi4Incr_baseIncr[0 : 0];\n",
      "  assign t_Axi4Incr_result_3 = Axi4Incr_base[11 : 2];\n",
      "  assign t_Axi4Incr_result_4 = Axi4Incr_baseIncr[1 : 0];\n",
      "  assign t_Axi4Incr_result_5 = Axi4Incr_base[11 : 3];\n",
      "  assign t_Axi4Incr_result_6 = Axi4Incr_baseIncr[2 : 0];\n",
      "  assign t_Axi4Incr_result_7 = Axi4Incr_base[11 : 4];\n",
      "  assign t_Axi4Incr_result_8 = Axi4Incr_baseIncr[3 : 0];\n",
      "  assign t_Axi4Incr_result_9 = Axi4Incr_base[11 : 5];\n",
      "  assign t_Axi4Incr_result_10 = Axi4Incr_baseIncr[4 : 0];\n",
      "  assign t_Axi4Incr_result_11 = Axi4Incr_base[11 : 6];\n",
      "  assign t_Axi4Incr_result_12 = Axi4Incr_baseIncr[5 : 0];\n",
      "  SdramCtrl ctrl (\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_bus_cmd_valid                   (ctrlBusAdapted_cmd_valid                    ), //i\n",
      "    .io_bus_cmd_ready                   (ctrl_io_bus_cmd_ready                       ), //o\n",
      "    .io_bus_cmd_payload_address         (ctrl_io_bus_cmd_payload_address[24:0]       ), //i\n",
      "    .io_bus_cmd_payload_write           (ctrlBusAdapted_cmd_payload_write            ), //i\n",
      "    .io_bus_cmd_payload_data            (ctrl_io_bus_cmd_payload_data[15:0]          ), //i\n",
      "    .io_bus_cmd_payload_mask            (ctrl_io_bus_cmd_payload_mask[1:0]           ), //i\n",
      "    .io_bus_cmd_payload_context_id      (ctrlBusAdapted_cmd_payload_context_id[3:0]  ), //i\n",
      "    .io_bus_cmd_payload_context_last    (ctrlBusAdapted_cmd_payload_context_last     ), //i\n",
      "    .io_bus_rsp_valid                   (ctrl_io_bus_rsp_valid                       ), //o\n",
      "    .io_bus_rsp_ready                   (ctrl_io_bus_rsp_ready                       ), //i\n",
      "    .io_bus_rsp_payload_data            (ctrl_io_bus_rsp_payload_data[15:0]          ), //o\n",
      "    .io_bus_rsp_payload_context_id      (ctrl_io_bus_rsp_payload_context_id[3:0]     ), //o\n",
      "    .io_bus_rsp_payload_context_last    (ctrl_io_bus_rsp_payload_context_last        ), //o\n",
      "    .io_sdram_ADDR                      (ctrl_io_sdram_ADDR[12:0]                    ), //o\n",
      "    .io_sdram_BA                        (ctrl_io_sdram_BA[1:0]                       ), //o\n",
      "    .io_sdram_DQ_read                   (io_sdram_DQ_read[15:0]                      ), //i\n",
      "    .io_sdram_DQ_write                  (ctrl_io_sdram_DQ_write[15:0]                ), //o\n",
      "    .io_sdram_DQ_writeEnable            (ctrl_io_sdram_DQ_writeEnable[15:0]          ), //o\n",
      "    .io_sdram_DQM                       (ctrl_io_sdram_DQM[1:0]                      ), //o\n",
      "    .io_sdram_CASn                      (ctrl_io_sdram_CASn                          ), //o\n",
      "    .io_sdram_CKE                       (ctrl_io_sdram_CKE                           ), //o\n",
      "    .io_sdram_CSn                       (ctrl_io_sdram_CSn                           ), //o\n",
      "    .io_sdram_RASn                      (ctrl_io_sdram_RASn                          ), //o\n",
      "    .io_sdram_WEn                       (ctrl_io_sdram_WEn                           ), //o\n",
      "    .io_axiClk                          (io_axiClk                                   ), //i\n",
      "    .resetCtrl_axiReset                 (resetCtrl_axiReset                          )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(t_ctrlBusAdapted_cmd_ready_2)\n",
      "      1'b0 : begin\n",
      "        t_io_bus_cmd_payload_data = ctrlBusAdapted_cmd_payload_data[15 : 0];\n",
      "        t_io_bus_cmd_payload_mask = ctrlBusAdapted_cmd_payload_mask[1 : 0];\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_bus_cmd_payload_data = ctrlBusAdapted_cmd_payload_data[31 : 16];\n",
      "        t_io_bus_cmd_payload_mask = ctrlBusAdapted_cmd_payload_mask[3 : 2];\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(Axi4Incr_wrapCase)\n",
      "      3'b000 : t_Axi4Incr_result = {t_Axi4Incr_result_1,t_Axi4Incr_result_2};\n",
      "      3'b001 : t_Axi4Incr_result = {t_Axi4Incr_result_3,t_Axi4Incr_result_4};\n",
      "      3'b010 : t_Axi4Incr_result = {t_Axi4Incr_result_5,t_Axi4Incr_result_6};\n",
      "      3'b011 : t_Axi4Incr_result = {t_Axi4Incr_result_7,t_Axi4Incr_result_8};\n",
      "      3'b100 : t_Axi4Incr_result = {t_Axi4Incr_result_9,t_Axi4Incr_result_10};\n",
      "      default : t_Axi4Incr_result = {t_Axi4Incr_result_11,t_Axi4Incr_result_12};\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign ctrl_io_bus_cmd_fire = (ctrlBusAdapted_cmd_valid && ctrl_io_bus_cmd_ready);\n",
      "  always @(*) begin\n",
      "    t_ctrlBusAdapted_cmd_ready = 1'b0;\n",
      "    if(ctrl_io_bus_cmd_fire) begin\n",
      "      t_ctrlBusAdapted_cmd_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_ctrlBusAdapted_cmd_ready_3 = (t_ctrlBusAdapted_cmd_ready_2 == 1'b1);\n",
      "  always @(*) begin\n",
      "    t_ctrlBusAdapted_cmd_ready_1 = (t_ctrlBusAdapted_cmd_ready_2 + t_ctrlBusAdapted_cmd_ready);\n",
      "    if(1'b0) begin\n",
      "      t_ctrlBusAdapted_cmd_ready_1 = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign ctrl_io_bus_cmd_payload_address = {ctrlBusAdapted_cmd_payload_address,t_ctrlBusAdapted_cmd_ready_2};\n",
      "  assign ctrl_io_bus_cmd_payload_data = t_io_bus_cmd_payload_data;\n",
      "  assign ctrl_io_bus_cmd_payload_mask = t_io_bus_cmd_payload_mask;\n",
      "  assign ctrlBusAdapted_cmd_ready = (ctrl_io_bus_cmd_ready && t_ctrlBusAdapted_cmd_ready_3);\n",
      "  assign ctrl_io_bus_rsp_fire = (ctrl_io_bus_rsp_valid && ctrl_io_bus_rsp_ready);\n",
      "  always @(*) begin\n",
      "    t_ctrlBusAdapted_rsp_valid = 1'b0;\n",
      "    if(ctrl_io_bus_rsp_fire) begin\n",
      "      t_ctrlBusAdapted_rsp_valid = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_ctrlBusAdapted_rsp_valid_3 = (t_ctrlBusAdapted_rsp_valid_2 == 1'b1);\n",
      "  always @(*) begin\n",
      "    t_ctrlBusAdapted_rsp_valid_1 = (t_ctrlBusAdapted_rsp_valid_2 + t_ctrlBusAdapted_rsp_valid);\n",
      "    if(1'b0) begin\n",
      "      t_ctrlBusAdapted_rsp_valid_1 = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign ctrlBusAdapted_rsp_valid = (ctrl_io_bus_rsp_valid && t_ctrlBusAdapted_rsp_valid_3);\n",
      "  assign ctrl_io_bus_rsp_fire_1 = (ctrl_io_bus_rsp_valid && ctrl_io_bus_rsp_ready);\n",
      "  assign ctrlBusAdapted_rsp_payload_data = {ctrl_io_bus_rsp_payload_data,ctrl_io_bus_rsp_payload_data_regNextWhen};\n",
      "  assign ctrlBusAdapted_rsp_payload_context_id = ctrl_io_bus_rsp_payload_context_id;\n",
      "  assign ctrlBusAdapted_rsp_payload_context_last = ctrl_io_bus_rsp_payload_context_last;\n",
      "  assign ctrl_io_bus_rsp_ready = (ctrlBusAdapted_rsp_ready || (! t_ctrlBusAdapted_rsp_valid_3));\n",
      "  assign unburstify_buffer_last = (unburstify_buffer_beat == 8'h01);\n",
      "  assign Axi4Incr_validSize = unburstify_buffer_transaction_size[1 : 0];\n",
      "  assign Axi4Incr_highCat = unburstify_buffer_transaction_addr[25 : 12];\n",
      "  assign Axi4Incr_sizeValue = {(2'b10 == Axi4Incr_validSize),{(2'b01 == Axi4Incr_validSize),(2'b00 == Axi4Incr_validSize)}};\n",
      "  assign Axi4Incr_alignMask = {10'd0, t_Axi4Incr_alignMask};\n",
      "  assign Axi4Incr_base = (t_Axi4Incr_base & (~ Axi4Incr_alignMask));\n",
      "  assign Axi4Incr_baseIncr = (Axi4Incr_base + t_Axi4Incr_baseIncr);\n",
      "  always @(*) begin\n",
      "    casez(unburstify_buffer_len)\n",
      "      8'b????1??? : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b11;\n",
      "      end\n",
      "      8'b????01?? : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b10;\n",
      "      end\n",
      "      8'b????001? : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b01;\n",
      "      end\n",
      "      default : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b00;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign Axi4Incr_wrapCase = (t_Axi4Incr_wrapCase_1 + t_Axi4Incr_wrapCase_2);\n",
      "  always @(*) begin\n",
      "    case(unburstify_buffer_transaction_burst)\n",
      "      2'b00 : begin\n",
      "        Axi4Incr_result = unburstify_buffer_transaction_addr;\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        Axi4Incr_result = {Axi4Incr_highCat,t_Axi4Incr_result};\n",
      "      end\n",
      "      default : begin\n",
      "        Axi4Incr_result = {Axi4Incr_highCat,Axi4Incr_baseIncr};\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    io_axi_arw_ready = 1'b0;\n",
      "    if(unburstify_buffer_valid) begin\n",
      "      unburstify_result_valid = 1'b1;\n",
      "      unburstify_result_payload_last = unburstify_buffer_last;\n",
      "      unburstify_result_payload_fragment_id = unburstify_buffer_transaction_id;\n",
      "      unburstify_result_payload_fragment_write = unburstify_buffer_transaction_write;\n",
      "      unburstify_result_payload_fragment_addr = Axi4Incr_result;\n",
      "    end else begin\n",
      "      io_axi_arw_ready = unburstify_result_ready;\n",
      "      unburstify_result_valid = io_axi_arw_valid;\n",
      "      unburstify_result_payload_fragment_addr = io_axi_arw_payload_addr;\n",
      "      unburstify_result_payload_fragment_id = io_axi_arw_payload_id;\n",
      "      unburstify_result_payload_fragment_write = io_axi_arw_payload_write;\n",
      "      unburstify_result_payload_last = 1'b1;\n",
      "      if(when_Axi4Channel_l183) begin\n",
      "        unburstify_result_payload_last = 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Axi4Channel_l183 = (io_axi_arw_payload_len != 8'h0);\n",
      "  assign t_unburstify_result_ready = (! (unburstify_result_payload_fragment_write && (! io_axi_w_valid)));\n",
      "  assign bridge_axiCmd_valid = (unburstify_result_valid && t_unburstify_result_ready);\n",
      "  assign unburstify_result_ready = (bridge_axiCmd_ready && t_unburstify_result_ready);\n",
      "  assign bridge_axiCmd_payload_last = unburstify_result_payload_last;\n",
      "  assign bridge_axiCmd_payload_fragment_addr = unburstify_result_payload_fragment_addr;\n",
      "  assign bridge_axiCmd_payload_fragment_id = unburstify_result_payload_fragment_id;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign bridge_axiCmd_payload_fragment_write = unburstify_result_payload_fragment_write;\n",
      "  assign ctrlBusAdapted_cmd_valid = bridge_axiCmd_valid;\n",
      "  assign ctrlBusAdapted_cmd_payload_address = bridge_axiCmd_payload_fragment_addr[25 : 2];\n",
      "  assign ctrlBusAdapted_cmd_payload_write = bridge_axiCmd_payload_fragment_write;\n",
      "  assign ctrlBusAdapted_cmd_payload_data = io_axi_w_payload_data;\n",
      "  assign ctrlBusAdapted_cmd_payload_mask = io_axi_w_payload_strb;\n",
      "  assign ctrlBusAdapted_cmd_payload_context_id = bridge_axiCmd_payload_fragment_id;\n",
      "  assign ctrlBusAdapted_cmd_payload_context_last = bridge_axiCmd_payload_last;\n",
      "  assign bridge_axiCmd_fire = (bridge_axiCmd_valid && bridge_axiCmd_ready);\n",
      "  assign bridge_writeRsp_valid = ((bridge_axiCmd_fire && bridge_axiCmd_payload_fragment_write) && bridge_axiCmd_payload_last);\n",
      "  assign bridge_writeRsp_payload_id = bridge_axiCmd_payload_fragment_id;\n",
      "  always @(*) begin\n",
      "    bridge_writeRsp_ready = bridge_writeRsp_m2sPipe_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      bridge_writeRsp_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! bridge_writeRsp_m2sPipe_valid);\n",
      "  assign bridge_writeRsp_m2sPipe_valid = bridge_writeRsp_rValid;\n",
      "  assign bridge_writeRsp_m2sPipe_payload_id = bridge_writeRsp_rData_id;\n",
      "  assign io_axi_b_valid = bridge_writeRsp_m2sPipe_valid;\n",
      "  assign bridge_writeRsp_m2sPipe_ready = io_axi_b_ready;\n",
      "  assign io_axi_b_payload_id = bridge_writeRsp_m2sPipe_payload_id;\n",
      "  assign io_axi_r_valid = ctrlBusAdapted_rsp_valid;\n",
      "  assign io_axi_r_payload_id = ctrlBusAdapted_rsp_payload_context_id;\n",
      "  assign io_axi_r_payload_data = ctrlBusAdapted_rsp_payload_data;\n",
      "  assign io_axi_r_payload_last = ctrlBusAdapted_rsp_payload_context_last;\n",
      "  assign io_axi_w_ready = ((unburstify_result_valid && unburstify_result_payload_fragment_write) && bridge_axiCmd_ready);\n",
      "  assign ctrlBusAdapted_rsp_ready = io_axi_r_ready;\n",
      "  assign bridge_axiCmd_ready = (ctrlBusAdapted_cmd_ready && (! (bridge_axiCmd_payload_fragment_write && (! bridge_writeRsp_ready))));\n",
      "  assign io_sdram_ADDR = ctrl_io_sdram_ADDR;\n",
      "  assign io_sdram_BA = ctrl_io_sdram_BA;\n",
      "  assign io_sdram_DQ_write = ctrl_io_sdram_DQ_write;\n",
      "  assign io_sdram_DQ_writeEnable = ctrl_io_sdram_DQ_writeEnable;\n",
      "  assign io_sdram_DQM = ctrl_io_sdram_DQM;\n",
      "  assign io_sdram_CASn = ctrl_io_sdram_CASn;\n",
      "  assign io_sdram_CKE = ctrl_io_sdram_CKE;\n",
      "  assign io_sdram_CSn = ctrl_io_sdram_CSn;\n",
      "  assign io_sdram_RASn = ctrl_io_sdram_RASn;\n",
      "  assign io_sdram_WEn = ctrl_io_sdram_WEn;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      t_ctrlBusAdapted_cmd_ready_2 <= 1'b0;\n",
      "      t_ctrlBusAdapted_rsp_valid_2 <= 1'b0;\n",
      "      unburstify_buffer_valid <= 1'b0;\n",
      "      bridge_writeRsp_rValid <= 1'b0;\n",
      "    end else begin\n",
      "      t_ctrlBusAdapted_cmd_ready_2 <= t_ctrlBusAdapted_cmd_ready_1;\n",
      "      t_ctrlBusAdapted_rsp_valid_2 <= t_ctrlBusAdapted_rsp_valid_1;\n",
      "      if(unburstify_result_ready) begin\n",
      "        if(unburstify_buffer_last) begin\n",
      "          unburstify_buffer_valid <= 1'b0;\n",
      "        end\n",
      "      end\n",
      "      if(!unburstify_buffer_valid) begin\n",
      "        if(when_Axi4Channel_l183) begin\n",
      "          if(unburstify_result_ready) begin\n",
      "            unburstify_buffer_valid <= io_axi_arw_valid;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      if(bridge_writeRsp_ready) begin\n",
      "        bridge_writeRsp_rValid <= bridge_writeRsp_valid;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(ctrl_io_bus_rsp_fire_1) begin\n",
      "      ctrl_io_bus_rsp_payload_data_regNextWhen <= ctrl_io_bus_rsp_payload_data;\n",
      "    end\n",
      "    if(unburstify_result_ready) begin\n",
      "      unburstify_buffer_beat <= (unburstify_buffer_beat - 8'h01);\n",
      "      unburstify_buffer_transaction_addr[11 : 0] <= Axi4Incr_result[11 : 0];\n",
      "    end\n",
      "    if(!unburstify_buffer_valid) begin\n",
      "      if(when_Axi4Channel_l183) begin\n",
      "        if(unburstify_result_ready) begin\n",
      "          unburstify_buffer_transaction_addr <= io_axi_arw_payload_addr;\n",
      "          unburstify_buffer_transaction_id <= io_axi_arw_payload_id;\n",
      "          unburstify_buffer_transaction_size <= io_axi_arw_payload_size;\n",
      "          unburstify_buffer_transaction_burst <= io_axi_arw_payload_burst;\n",
      "          unburstify_buffer_transaction_write <= io_axi_arw_payload_write;\n",
      "          unburstify_buffer_beat <= io_axi_arw_payload_len;\n",
      "          unburstify_buffer_len <= io_axi_arw_payload_len;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    if(bridge_writeRsp_ready) begin\n",
      "      bridge_writeRsp_rData_id <= bridge_writeRsp_payload_id;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4SharedOnChipRam (\n",
      "  input               io_axi_arw_valid,\n",
      "  output reg          io_axi_arw_ready,\n",
      "  input      [11:0]   io_axi_arw_payload_addr,\n",
      "  input      [3:0]    io_axi_arw_payload_id,\n",
      "  input      [7:0]    io_axi_arw_payload_len,\n",
      "  input      [2:0]    io_axi_arw_payload_size,\n",
      "  input      [1:0]    io_axi_arw_payload_burst,\n",
      "  input               io_axi_arw_payload_write,\n",
      "  input               io_axi_w_valid,\n",
      "  output              io_axi_w_ready,\n",
      "  input      [31:0]   io_axi_w_payload_data,\n",
      "  input      [3:0]    io_axi_w_payload_strb,\n",
      "  output              io_axi_b_valid,\n",
      "  input               io_axi_b_ready,\n",
      "  output     [3:0]    io_axi_b_payload_id,\n",
      "  output              io_axi_r_valid,\n",
      "  input               io_axi_r_ready,\n",
      "  output     [31:0]   io_axi_r_payload_data,\n",
      "  output     [3:0]    io_axi_r_payload_id,\n",
      "  output              io_axi_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg        [31:0]   t_ram_port0;\n",
      "  wire       [1:0]    t_Axi4Incr_alignMask;\n",
      "  wire       [11:0]   t_Axi4Incr_base;\n",
      "  wire       [11:0]   t_Axi4Incr_base_1;\n",
      "  wire       [11:0]   t_Axi4Incr_baseIncr;\n",
      "  wire       [2:0]    t_Axi4Incr_wrapCase_1;\n",
      "  wire       [2:0]    t_Axi4Incr_wrapCase_2;\n",
      "  reg        [11:0]   t_Axi4Incr_result;\n",
      "  wire       [10:0]   t_Axi4Incr_result_1;\n",
      "  wire       [0:0]    t_Axi4Incr_result_2;\n",
      "  wire       [9:0]    t_Axi4Incr_result_3;\n",
      "  wire       [1:0]    t_Axi4Incr_result_4;\n",
      "  wire       [8:0]    t_Axi4Incr_result_5;\n",
      "  wire       [2:0]    t_Axi4Incr_result_6;\n",
      "  wire       [7:0]    t_Axi4Incr_result_7;\n",
      "  wire       [3:0]    t_Axi4Incr_result_8;\n",
      "  wire       [6:0]    t_Axi4Incr_result_9;\n",
      "  wire       [4:0]    t_Axi4Incr_result_10;\n",
      "  wire       [5:0]    t_Axi4Incr_result_11;\n",
      "  wire       [5:0]    t_Axi4Incr_result_12;\n",
      "  reg                 unburstify_result_valid;\n",
      "  wire                unburstify_result_ready;\n",
      "  reg                 unburstify_result_payload_last;\n",
      "  reg        [11:0]   unburstify_result_payload_fragment_addr;\n",
      "  reg        [3:0]    unburstify_result_payload_fragment_id;\n",
      "  reg                 unburstify_result_payload_fragment_write;\n",
      "  reg                 unburstify_buffer_valid;\n",
      "  reg        [7:0]    unburstify_buffer_len;\n",
      "  reg        [7:0]    unburstify_buffer_beat;\n",
      "  reg        [11:0]   unburstify_buffer_transaction_addr;\n",
      "  reg        [3:0]    unburstify_buffer_transaction_id;\n",
      "  reg        [2:0]    unburstify_buffer_transaction_size;\n",
      "  reg        [1:0]    unburstify_buffer_transaction_burst;\n",
      "  reg                 unburstify_buffer_transaction_write;\n",
      "  wire                unburstify_buffer_last;\n",
      "  wire       [1:0]    Axi4Incr_validSize;\n",
      "  reg        [11:0]   Axi4Incr_result;\n",
      "  wire       [2:0]    Axi4Incr_sizeValue;\n",
      "  wire       [11:0]   Axi4Incr_alignMask;\n",
      "  wire       [11:0]   Axi4Incr_base;\n",
      "  wire       [11:0]   Axi4Incr_baseIncr;\n",
      "  reg        [1:0]    t_Axi4Incr_wrapCase;\n",
      "  wire       [2:0]    Axi4Incr_wrapCase;\n",
      "  wire                when_Axi4Channel_l183;\n",
      "  wire                t_unburstify_result_ready;\n",
      "  wire                stage0_valid;\n",
      "  reg                 stage0_ready;\n",
      "  wire                stage0_payload_last;\n",
      "  wire       [11:0]   stage0_payload_fragment_addr;\n",
      "  wire       [3:0]    stage0_payload_fragment_id;\n",
      "  wire                stage0_payload_fragment_write;\n",
      "  wire       [9:0]    t_io_axi_r_payload_data;\n",
      "  wire                stage0_fire;\n",
      "  wire       [31:0]   t_io_axi_r_payload_data_1;\n",
      "  wire                stage1_valid;\n",
      "  wire                stage1_ready;\n",
      "  wire                stage1_payload_last;\n",
      "  wire       [3:0]    stage1_payload_fragment_id;\n",
      "  wire                stage1_payload_fragment_write;\n",
      "  reg                 stage0_rValid;\n",
      "  reg                 stage0_rData_last;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  reg        [3:0]    stage0_rData_fragment_id;\n",
      "  reg                 stage0_rData_fragment_write;\n",
      "  wire                when_Stream_l342;\n",
      "  reg [7:0] ram_symbol0 [0:1023];\n",
      "  reg [7:0] ram_symbol1 [0:1023];\n",
      "  reg [7:0] ram_symbol2 [0:1023];\n",
      "  reg [7:0] ram_symbol3 [0:1023];\n",
      "  reg [7:0] t_ramsymbol_read;\n",
      "  reg [7:0] t_ramsymbol_read_1;\n",
      "  reg [7:0] t_ramsymbol_read_2;\n",
      "  reg [7:0] t_ramsymbol_read_3;\n",
      "\n",
      "  assign t_Axi4Incr_alignMask = {(2'b01 < Axi4Incr_validSize),(2'b00 < Axi4Incr_validSize)};\n",
      "  assign t_Axi4Incr_base_1 = unburstify_buffer_transaction_addr[11 : 0];\n",
      "  assign t_Axi4Incr_base = t_Axi4Incr_base_1;\n",
      "  assign t_Axi4Incr_baseIncr = {9'd0, Axi4Incr_sizeValue};\n",
      "  assign t_Axi4Incr_wrapCase_1 = {1'd0, Axi4Incr_validSize};\n",
      "  assign t_Axi4Incr_wrapCase_2 = {1'd0, t_Axi4Incr_wrapCase};\n",
      "  assign t_Axi4Incr_result_1 = Axi4Incr_base[11 : 1];\n",
      "  assign t_Axi4Incr_result_2 = Axi4Incr_baseIncr[0 : 0];\n",
      "  assign t_Axi4Incr_result_3 = Axi4Incr_base[11 : 2];\n",
      "  assign t_Axi4Incr_result_4 = Axi4Incr_baseIncr[1 : 0];\n",
      "  assign t_Axi4Incr_result_5 = Axi4Incr_base[11 : 3];\n",
      "  assign t_Axi4Incr_result_6 = Axi4Incr_baseIncr[2 : 0];\n",
      "  assign t_Axi4Incr_result_7 = Axi4Incr_base[11 : 4];\n",
      "  assign t_Axi4Incr_result_8 = Axi4Incr_baseIncr[3 : 0];\n",
      "  assign t_Axi4Incr_result_9 = Axi4Incr_base[11 : 5];\n",
      "  assign t_Axi4Incr_result_10 = Axi4Incr_baseIncr[4 : 0];\n",
      "  assign t_Axi4Incr_result_11 = Axi4Incr_base[11 : 6];\n",
      "  assign t_Axi4Incr_result_12 = Axi4Incr_baseIncr[5 : 0];\n",
      "  always @(*) begin\n",
      "    t_ram_port0 = {t_ramsymbol_read_3, t_ramsymbol_read_2, t_ramsymbol_read_1, t_ramsymbol_read};\n",
      "  end\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(stage0_fire) begin\n",
      "      t_ramsymbol_read <= ram_symbol0[t_io_axi_r_payload_data];\n",
      "      t_ramsymbol_read_1 <= ram_symbol1[t_io_axi_r_payload_data];\n",
      "      t_ramsymbol_read_2 <= ram_symbol2[t_io_axi_r_payload_data];\n",
      "      t_ramsymbol_read_3 <= ram_symbol3[t_io_axi_r_payload_data];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_axi_w_payload_strb[0] && stage0_fire && stage0_payload_fragment_write ) begin\n",
      "      ram_symbol0[t_io_axi_r_payload_data] <= t_io_axi_r_payload_data_1[7 : 0];\n",
      "    end\n",
      "    if(io_axi_w_payload_strb[1] && stage0_fire && stage0_payload_fragment_write ) begin\n",
      "      ram_symbol1[t_io_axi_r_payload_data] <= t_io_axi_r_payload_data_1[15 : 8];\n",
      "    end\n",
      "    if(io_axi_w_payload_strb[2] && stage0_fire && stage0_payload_fragment_write ) begin\n",
      "      ram_symbol2[t_io_axi_r_payload_data] <= t_io_axi_r_payload_data_1[23 : 16];\n",
      "    end\n",
      "    if(io_axi_w_payload_strb[3] && stage0_fire && stage0_payload_fragment_write ) begin\n",
      "      ram_symbol3[t_io_axi_r_payload_data] <= t_io_axi_r_payload_data_1[31 : 24];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(Axi4Incr_wrapCase)\n",
      "      3'b000 : t_Axi4Incr_result = {t_Axi4Incr_result_1,t_Axi4Incr_result_2};\n",
      "      3'b001 : t_Axi4Incr_result = {t_Axi4Incr_result_3,t_Axi4Incr_result_4};\n",
      "      3'b010 : t_Axi4Incr_result = {t_Axi4Incr_result_5,t_Axi4Incr_result_6};\n",
      "      3'b011 : t_Axi4Incr_result = {t_Axi4Incr_result_7,t_Axi4Incr_result_8};\n",
      "      3'b100 : t_Axi4Incr_result = {t_Axi4Incr_result_9,t_Axi4Incr_result_10};\n",
      "      default : t_Axi4Incr_result = {t_Axi4Incr_result_11,t_Axi4Incr_result_12};\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign unburstify_buffer_last = (unburstify_buffer_beat == 8'h01);\n",
      "  assign Axi4Incr_validSize = unburstify_buffer_transaction_size[1 : 0];\n",
      "  assign Axi4Incr_sizeValue = {(2'b10 == Axi4Incr_validSize),{(2'b01 == Axi4Incr_validSize),(2'b00 == Axi4Incr_validSize)}};\n",
      "  assign Axi4Incr_alignMask = {10'd0, t_Axi4Incr_alignMask};\n",
      "  assign Axi4Incr_base = (t_Axi4Incr_base & (~ Axi4Incr_alignMask));\n",
      "  assign Axi4Incr_baseIncr = (Axi4Incr_base + t_Axi4Incr_baseIncr);\n",
      "  always @(*) begin\n",
      "    casez(unburstify_buffer_len)\n",
      "      8'b????1??? : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b11;\n",
      "      end\n",
      "      8'b????01?? : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b10;\n",
      "      end\n",
      "      8'b????001? : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b01;\n",
      "      end\n",
      "      default : begin\n",
      "        t_Axi4Incr_wrapCase = 2'b00;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign Axi4Incr_wrapCase = (t_Axi4Incr_wrapCase_1 + t_Axi4Incr_wrapCase_2);\n",
      "  always @(*) begin\n",
      "    case(unburstify_buffer_transaction_burst)\n",
      "      2'b00 : begin\n",
      "        Axi4Incr_result = unburstify_buffer_transaction_addr;\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        Axi4Incr_result = t_Axi4Incr_result;\n",
      "      end\n",
      "      default : begin\n",
      "        Axi4Incr_result = Axi4Incr_baseIncr;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    io_axi_arw_ready = 1'b0;\n",
      "    if(!unburstify_buffer_valid) begin\n",
      "      io_axi_arw_ready = unburstify_result_ready;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    if(unburstify_buffer_valid) begin\n",
      "      unburstify_result_valid = 1'b1;\n",
      "      unburstify_result_payload_last = unburstify_buffer_last;\n",
      "      unburstify_result_payload_fragment_id = unburstify_buffer_transaction_id;\n",
      "      unburstify_result_payload_fragment_write = unburstify_buffer_transaction_write;\n",
      "      unburstify_result_payload_fragment_addr = Axi4Incr_result;\n",
      "    end else begin\n",
      "      unburstify_result_valid = io_axi_arw_valid;\n",
      "      unburstify_result_payload_fragment_addr = io_axi_arw_payload_addr;\n",
      "      unburstify_result_payload_fragment_id = io_axi_arw_payload_id;\n",
      "      unburstify_result_payload_fragment_write = io_axi_arw_payload_write;\n",
      "      unburstify_result_payload_last = 1'b1;\n",
      "      if(when_Axi4Channel_l183) begin\n",
      "        unburstify_result_payload_last = 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Axi4Channel_l183 = (io_axi_arw_payload_len != 8'h0);\n",
      "  assign t_unburstify_result_ready = (! (unburstify_result_payload_fragment_write && (! io_axi_w_valid)));\n",
      "  assign stage0_valid = (unburstify_result_valid && t_unburstify_result_ready);\n",
      "  assign unburstify_result_ready = (stage0_ready && t_unburstify_result_ready);\n",
      "  assign stage0_payload_last = unburstify_result_payload_last;\n",
      "  assign stage0_payload_fragment_addr = unburstify_result_payload_fragment_addr;\n",
      "  assign stage0_payload_fragment_id = unburstify_result_payload_fragment_id;\n",
      "  assign stage0_payload_fragment_write = unburstify_result_payload_fragment_write;\n",
      "  assign t_io_axi_r_payload_data = stage0_payload_fragment_addr[11 : 2];\n",
      "  assign stage0_fire = (stage0_valid && stage0_ready);\n",
      "  assign t_io_axi_r_payload_data_1 = io_axi_w_payload_data;\n",
      "  assign io_axi_r_payload_data = t_ram_port0;\n",
      "  assign io_axi_w_ready = ((unburstify_result_valid && unburstify_result_payload_fragment_write) && stage0_ready);\n",
      "  always @(*) begin\n",
      "    stage0_ready = stage1_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      stage0_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! stage1_valid);\n",
      "  assign stage1_valid = stage0_rValid;\n",
      "  assign stage1_payload_last = stage0_rData_last;\n",
      "  assign stage1_payload_fragment_id = stage0_rData_fragment_id;\n",
      "  assign stage1_payload_fragment_write = stage0_rData_fragment_write;\n",
      "  assign stage1_ready = ((io_axi_r_ready && (! stage1_payload_fragment_write)) || ((io_axi_b_ready || (! stage1_payload_last)) && stage1_payload_fragment_write));\n",
      "  assign io_axi_r_valid = (stage1_valid && (! stage1_payload_fragment_write));\n",
      "  assign io_axi_r_payload_id = stage1_payload_fragment_id;\n",
      "  assign io_axi_r_payload_last = stage1_payload_last;\n",
      "  assign io_axi_b_valid = ((stage1_valid && stage1_payload_fragment_write) && stage1_payload_last);\n",
      "  assign io_axi_b_payload_id = stage1_payload_fragment_id;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      unburstify_buffer_valid <= 1'b0;\n",
      "      stage0_rValid <= 1'b0;\n",
      "    end else begin\n",
      "      if(unburstify_result_ready) begin\n",
      "        if(unburstify_buffer_last) begin\n",
      "          unburstify_buffer_valid <= 1'b0;\n",
      "        end\n",
      "      end\n",
      "      if(!unburstify_buffer_valid) begin\n",
      "        if(when_Axi4Channel_l183) begin\n",
      "          if(unburstify_result_ready) begin\n",
      "            unburstify_buffer_valid <= io_axi_arw_valid;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      if(stage0_ready) begin\n",
      "        stage0_rValid <= stage0_valid;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(unburstify_result_ready) begin\n",
      "      unburstify_buffer_beat <= (unburstify_buffer_beat - 8'h01);\n",
      "      unburstify_buffer_transaction_addr[11 : 0] <= Axi4Incr_result[11 : 0];\n",
      "    end\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    if(!unburstify_buffer_valid) begin\n",
      "      if(when_Axi4Channel_l183) begin\n",
      "        if(unburstify_result_ready) begin\n",
      "          unburstify_buffer_transaction_addr <= io_axi_arw_payload_addr;\n",
      "          unburstify_buffer_transaction_id <= io_axi_arw_payload_id;\n",
      "          unburstify_buffer_transaction_size <= io_axi_arw_payload_size;\n",
      "          unburstify_buffer_transaction_burst <= io_axi_arw_payload_burst;\n",
      "          unburstify_buffer_transaction_write <= io_axi_arw_payload_write;\n",
      "          unburstify_buffer_beat <= io_axi_arw_payload_len;\n",
      "          unburstify_buffer_len <= io_axi_arw_payload_len;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    if(stage0_ready) begin\n",
      "      stage0_rData_last <= stage0_payload_last;\n",
      "      stage0_rData_fragment_id <= stage0_payload_fragment_id;\n",
      "      stage0_rData_fragment_write <= stage0_payload_fragment_write;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module RiscvAxi4 (\n",
      "  output              io_i_ar_valid,\n",
      "  input               io_i_ar_ready,\n",
      "  output     [31:0]   io_i_ar_payload_addr,\n",
      "  output     [7:0]    io_i_ar_payload_len,\n",
      "  output     [1:0]    io_i_ar_payload_burst,\n",
      "  input               io_i_r_valid,\n",
      "  output              io_i_r_ready,\n",
      "  input      [31:0]   io_i_r_payload_data,\n",
      "  output              io_d_arw_valid,\n",
      "  input               io_d_arw_ready,\n",
      "  output     [31:0]   io_d_arw_payload_addr,\n",
      "  output     [2:0]    io_d_arw_payload_size,\n",
      "  output              io_d_arw_payload_write,\n",
      "  output              io_d_w_valid,\n",
      "  input               io_d_w_ready,\n",
      "  output     [31:0]   io_d_w_payload_data,\n",
      "  output     [3:0]    io_d_w_payload_strb,\n",
      "  output              io_d_w_payload_last,\n",
      "  input               io_d_b_valid,\n",
      "  output              io_d_b_ready,\n",
      "  input               io_d_r_valid,\n",
      "  output              io_d_r_ready,\n",
      "  input      [31:0]   io_d_r_payload_data,\n",
      "  input               io_d_r_payload_last,\n",
      "  input      [3:0]    io_interrupt,\n",
      "  input               io_debugResetIn,\n",
      "  output              io_debugResetOut,\n",
      "  input      [11:0]   io_debugBus_PADDR,\n",
      "  input      [0:0]    io_debugBus_PSEL,\n",
      "  input               io_debugBus_PENABLE,\n",
      "  output              io_debugBus_PREADY,\n",
      "  input               io_debugBus_PWRITE,\n",
      "  input      [31:0]   io_debugBus_PWDATA,\n",
      "  output     [31:0]   io_debugBus_PRDATA,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_coreReset\n",
      ");\n",
      "\n",
      "  wire                core_io_interrupt_1;\n",
      "  wire                core_io_interrupt_0;\n",
      "  wire                core_io_interrupt_3;\n",
      "  wire                core_io_interrupt_2;\n",
      "  wire                core_io_i_cmd_ready;\n",
      "  wire                core_io_d_cmd_ready;\n",
      "  wire                core_t_4;\n",
      "  wire       [7:0]    core_t_decode_regFileReadAddress0;\n",
      "  wire                streamFork_5_io_input_valid;\n",
      "  reg                 streamFork_5_io_outputs_1_ready;\n",
      "  wire                core_io_i_cmd_valid;\n",
      "  wire       [31:0]   core_io_i_cmd_payload_address;\n",
      "  wire                core_io_d_cmd_valid;\n",
      "  wire                core_io_d_cmd_payload_wr;\n",
      "  wire       [31:0]   core_io_d_cmd_payload_address;\n",
      "  wire       [31:0]   core_io_d_cmd_payload_data;\n",
      "  wire       [1:0]    core_io_d_cmd_payload_size;\n",
      "  wire                core_io_d_rsp_ready;\n",
      "  wire       [31:0]   core_t_io_debugBus_PRDATA;\n",
      "  wire                core_t_io_debugResetOut;\n",
      "  wire                streamFork_5_io_input_ready;\n",
      "  wire                streamFork_5_io_outputs_0_valid;\n",
      "  wire                streamFork_5_io_outputs_0_payload_wr;\n",
      "  wire       [31:0]   streamFork_5_io_outputs_0_payload_address;\n",
      "  wire       [1:0]    streamFork_5_io_outputs_0_payload_size;\n",
      "  wire                streamFork_5_io_outputs_1_valid;\n",
      "  wire                streamFork_5_io_outputs_1_payload_wr;\n",
      "  wire       [31:0]   streamFork_5_io_outputs_1_payload_address;\n",
      "  wire       [31:0]   streamFork_5_io_outputs_1_payload_data;\n",
      "  wire       [1:0]    streamFork_5_io_outputs_1_payload_size;\n",
      "  wire       [9:0]    t_t_decode_regFileReadAddress0;\n",
      "  wire       [6:0]    t_dBridge_mm_w_payload_strb_1;\n",
      "  wire                core_io_i_cmd_halfPipe_valid;\n",
      "  wire                core_io_i_cmd_halfPipe_ready;\n",
      "  wire       [31:0]   core_io_i_cmd_halfPipe_payload_address;\n",
      "  reg                 core_io_i_cmd_rValid;\n",
      "  wire                core_io_i_cmd_halfPipe_fire;\n",
      "  reg        [31:0]   core_io_i_cmd_rData_address;\n",
      "  reg                 t_core_io_d_cmd_s2mPipe_ready;\n",
      "  wire                t_dBridge_contextOut_ready;\n",
      "  reg        [31:0]   t_io_d_rsp_payload;\n",
      "  wire                core_io_d_cmd_s2mPipe_valid;\n",
      "  wire                core_io_d_cmd_s2mPipe_ready;\n",
      "  wire                core_io_d_cmd_s2mPipe_payload_wr;\n",
      "  wire       [31:0]   core_io_d_cmd_s2mPipe_payload_address;\n",
      "  wire       [31:0]   core_io_d_cmd_s2mPipe_payload_data;\n",
      "  wire       [1:0]    core_io_d_cmd_s2mPipe_payload_size;\n",
      "  reg                 core_io_d_cmd_rValid;\n",
      "  reg                 core_io_d_cmd_rData_wr;\n",
      "  reg        [31:0]   core_io_d_cmd_rData_address;\n",
      "  reg        [31:0]   core_io_d_cmd_rData_data;\n",
      "  reg        [1:0]    core_io_d_cmd_rData_size;\n",
      "  wire                dBridge_mm_arw_valid;\n",
      "  wire                dBridge_mm_arw_ready;\n",
      "  wire       [31:0]   dBridge_mm_arw_payload_addr;\n",
      "  wire       [2:0]    dBridge_mm_arw_payload_size;\n",
      "  wire                dBridge_mm_arw_payload_write;\n",
      "  wire                dBridge_mm_w_valid;\n",
      "  wire                dBridge_mm_w_ready;\n",
      "  wire       [31:0]   dBridge_mm_w_payload_data;\n",
      "  wire       [3:0]    dBridge_mm_w_payload_strb;\n",
      "  wire                dBridge_mm_w_payload_last;\n",
      "  wire                dBridge_mm_b_valid;\n",
      "  wire                dBridge_mm_b_ready;\n",
      "  wire                dBridge_mm_r_valid;\n",
      "  wire                dBridge_mm_r_ready;\n",
      "  wire       [31:0]   dBridge_mm_r_payload_data;\n",
      "  wire                dBridge_mm_r_payload_last;\n",
      "  wire                dBridge_mm_arw_fire;\n",
      "  wire                dBridge_mm_r_fire;\n",
      "  wire                dBridge_mm_b_fire;\n",
      "  wire                when_Utils_l615;\n",
      "  reg                 dBridge_pendingCmd_incrementIt;\n",
      "  reg                 dBridge_pendingCmd_decrementIt;\n",
      "  wire       [2:0]    dBridge_pendingCmd_valueNext;\n",
      "  reg        [2:0]    dBridge_pendingCmd_value;\n",
      "  reg        [2:0]    dBridge_pendingCmd_finalIncrement;\n",
      "  wire                when_Utils_l640;\n",
      "  wire                when_Utils_l642;\n",
      "  wire                dBridge_mm_arw_fire_1;\n",
      "  reg                 dBridge_pendingIsWrite;\n",
      "  wire                dBridge_cmdPreFork_valid;\n",
      "  wire                dBridge_cmdPreFork_ready;\n",
      "  wire                dBridge_cmdPreFork_payload_wr;\n",
      "  wire       [31:0]   dBridge_cmdPreFork_payload_address;\n",
      "  wire       [31:0]   dBridge_cmdPreFork_payload_data;\n",
      "  wire       [1:0]    dBridge_cmdPreFork_payload_size;\n",
      "  reg                 t_dBridge_cmdPreFork_valid;\n",
      "  reg                 t_dBridge_cmdPreFork_payload_wr;\n",
      "  reg        [31:0]   t_dBridge_cmdPreFork_payload_address;\n",
      "  reg        [31:0]   t_dBridge_cmdPreFork_payload_data;\n",
      "  reg        [1:0]    t_dBridge_cmdPreFork_payload_size;\n",
      "  wire                when_Stream_l342;\n",
      "  wire                t_dBridge_cmdPreFork_ready;\n",
      "  wire                when_Stream_l408;\n",
      "  reg                 dBridge_dataStage_valid;\n",
      "  wire                dBridge_dataStage_ready;\n",
      "  wire       [31:0]   dBridge_dataStage_payload_address;\n",
      "  wire       [31:0]   dBridge_dataStage_payload_data;\n",
      "  wire       [1:0]    dBridge_dataStage_payload_size;\n",
      "  reg        [31:0]   t_dBridge_mm_w_payload_data;\n",
      "  reg        [3:0]    t_dBridge_mm_w_payload_strb;\n",
      "  wire                dBridge_contextIn_valid;\n",
      "  reg                 dBridge_contextIn_ready;\n",
      "  wire       [1:0]    dBridge_contextIn_payload;\n",
      "  wire                streamFork_5_io_outputs_0_fire;\n",
      "  wire                dBridge_contextIn_m2sPipe_valid;\n",
      "  wire                dBridge_contextIn_m2sPipe_ready;\n",
      "  wire       [1:0]    dBridge_contextIn_m2sPipe_payload;\n",
      "  reg                 dBridge_contextIn_rValid;\n",
      "  reg        [1:0]    dBridge_contextIn_rData;\n",
      "  wire                when_Stream_l342_1;\n",
      "  wire                dBridge_contextOut_ready;\n",
      "  wire       [1:0]    dBridge_contextOut_payload;\n",
      "  reg                 dBridge_contextIn_m2sPipe_rValid;\n",
      "  reg        [1:0]    dBridge_contextIn_m2sPipe_rData;\n",
      "\n",
      "  assign t_t_decode_regFileReadAddress0 = (io_debugBus_PADDR >>> 2);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign t_dBridge_mm_w_payload_strb_1 = ({3'd0,t_dBridge_mm_w_payload_strb} <<< dBridge_dataStage_payload_address[1 : 0]);\n",
      "  RiscvCore core (\n",
      "    .io_interrupt_1                  (core_io_interrupt_1                     ), //i\n",
      "    .io_interrupt_0                  (core_io_interrupt_0                     ), //i\n",
      "    .io_interrupt_3                  (core_io_interrupt_3                     ), //i\n",
      "    .io_interrupt_2                  (core_io_interrupt_2                     ), //i\n",
      "    .io_i_cmd_valid                  (core_io_i_cmd_valid                     ), //o\n",
      "    .io_i_cmd_ready                  (core_io_i_cmd_ready                     ), //i\n",
      "    .io_i_cmd_payload_address        (core_io_i_cmd_payload_address[31:0]     ), //o\n",
      "    .io_i_rsp_valid                  (io_i_r_valid                            ), //i\n",
      "    .io_i_rsp_payload_data           (io_i_r_payload_data[31:0]               ), //i\n",
      "    .io_d_cmd_valid                  (core_io_d_cmd_valid                     ), //o\n",
      "    .io_d_cmd_ready                  (core_io_d_cmd_ready                     ), //i\n",
      "    .io_d_cmd_payload_wr             (core_io_d_cmd_payload_wr                ), //o\n",
      "    .io_d_cmd_payload_address        (core_io_d_cmd_payload_address[31:0]     ), //o\n",
      "    .io_d_cmd_payload_data           (core_io_d_cmd_payload_data[31:0]        ), //o\n",
      "    .io_d_cmd_payload_size           (core_io_d_cmd_payload_size[1:0]         ), //o\n",
      "    .io_d_rsp_valid                  (t_dBridge_contextOut_ready              ), //i\n",
      "    .io_d_rsp_ready                  (core_io_d_rsp_ready                     ), //o\n",
      "    .io_d_rsp_payload                (t_io_d_rsp_payload[31:0]                ), //i\n",
      "    .t_4                             (core_t_4                                ), //i\n",
      "    .t_5                             (io_debugBus_PWRITE                      ), //i\n",
      "    .t_decode_regFileReadAddress0    (core_t_decode_regFileReadAddress0[7:0]  ), //i\n",
      "    .t_prefetch_pc                   (io_debugBus_PWDATA[31:0]                ), //i\n",
      "    .t_io_debugBus_PRDATA            (core_t_io_debugBus_PRDATA[31:0]         ), //o\n",
      "    .t_io_debugResetOut              (core_t_io_debugResetOut                 ), //o\n",
      "    .io_axiClk                       (io_axiClk                               ), //i\n",
      "    .resetCtrl_coreReset             (resetCtrl_coreReset                     ), //i\n",
      "    .io_debugResetIn                 (io_debugResetIn                         )  //i\n",
      "  );\n",
      "  StreamFork streamFork_5 (\n",
      "    .io_input_valid                  (streamFork_5_io_input_valid                      ), //i\n",
      "    .io_input_ready                  (streamFork_5_io_input_ready                      ), //o\n",
      "    .io_input_payload_wr             (dBridge_cmdPreFork_payload_wr                    ), //i\n",
      "    .io_input_payload_address        (dBridge_cmdPreFork_payload_address[31:0]         ), //i\n",
      "    .io_input_payload_data           (dBridge_cmdPreFork_payload_data[31:0]            ), //i\n",
      "    .io_input_payload_size           (dBridge_cmdPreFork_payload_size[1:0]             ), //i\n",
      "    .io_outputs_0_valid              (streamFork_5_io_outputs_0_valid                  ), //o\n",
      "    .io_outputs_0_ready              (dBridge_mm_arw_ready                             ), //i\n",
      "    .io_outputs_0_payload_wr         (streamFork_5_io_outputs_0_payload_wr             ), //o\n",
      "    .io_outputs_0_payload_address    (streamFork_5_io_outputs_0_payload_address[31:0]  ), //o\n",
      "    .io_outputs_0_payload_size       (streamFork_5_io_outputs_0_payload_size[1:0]      ), //o\n",
      "    .io_outputs_1_valid              (streamFork_5_io_outputs_1_valid                  ), //o\n",
      "    .io_outputs_1_ready              (streamFork_5_io_outputs_1_ready                  ), //i\n",
      "    .io_outputs_1_payload_wr         (streamFork_5_io_outputs_1_payload_wr             ), //o\n",
      "    .io_outputs_1_payload_address    (streamFork_5_io_outputs_1_payload_address[31:0]  ), //o\n",
      "    .io_outputs_1_payload_data       (streamFork_5_io_outputs_1_payload_data[31:0]     ), //o\n",
      "    .io_outputs_1_payload_size       (streamFork_5_io_outputs_1_payload_size[1:0]      ), //o\n",
      "    .io_axiClk                       (io_axiClk                                        ), //i\n",
      "    .resetCtrl_coreReset             (resetCtrl_coreReset                              )  //i\n",
      "  );\n",
      "  initial begin\n",
      "  `ifndef SYNTHESIS\n",
      "    dBridge_pendingIsWrite = $urandom;\n",
      "  `endif\n",
      "  end\n",
      "\n",
      "  assign core_io_interrupt_1 = io_interrupt[1];\n",
      "  assign core_io_interrupt_0 = io_interrupt[0];\n",
      "  assign core_io_interrupt_3 = io_interrupt[3];\n",
      "  assign core_io_interrupt_2 = io_interrupt[2];\n",
      "  assign core_t_4 = (io_debugBus_PSEL[0] && (! io_debugBus_PENABLE));\n",
      "  assign core_t_decode_regFileReadAddress0 = t_t_decode_regFileReadAddress0[7:0];\n",
      "  assign io_debugBus_PREADY = 1'b1;\n",
      "  assign io_debugBus_PRDATA = core_t_io_debugBus_PRDATA;\n",
      "  assign io_debugResetOut = core_t_io_debugResetOut;\n",
      "  assign core_io_i_cmd_halfPipe_fire = (core_io_i_cmd_halfPipe_valid && core_io_i_cmd_halfPipe_ready);\n",
      "  assign core_io_i_cmd_ready = (! core_io_i_cmd_rValid);\n",
      "  assign core_io_i_cmd_halfPipe_valid = core_io_i_cmd_rValid;\n",
      "  assign core_io_i_cmd_halfPipe_payload_address = core_io_i_cmd_rData_address;\n",
      "  assign core_io_i_cmd_halfPipe_ready = io_i_ar_ready;\n",
      "  assign io_i_ar_valid = core_io_i_cmd_halfPipe_valid;\n",
      "  assign io_i_ar_payload_addr = core_io_i_cmd_halfPipe_payload_address;\n",
      "  assign io_i_ar_payload_len = 8'h07;\n",
      "  assign io_i_ar_payload_burst = 2'b10;\n",
      "  assign io_i_r_ready = 1'b1;\n",
      "  assign core_io_d_cmd_ready = (! core_io_d_cmd_rValid);\n",
      "  assign core_io_d_cmd_s2mPipe_valid = (core_io_d_cmd_valid || core_io_d_cmd_rValid);\n",
      "  assign core_io_d_cmd_s2mPipe_payload_wr = (core_io_d_cmd_rValid ? core_io_d_cmd_rData_wr : core_io_d_cmd_payload_wr);\n",
      "  assign core_io_d_cmd_s2mPipe_payload_address = (core_io_d_cmd_rValid ? core_io_d_cmd_rData_address : core_io_d_cmd_payload_address);\n",
      "  assign core_io_d_cmd_s2mPipe_payload_data = (core_io_d_cmd_rValid ? core_io_d_cmd_rData_data : core_io_d_cmd_payload_data);\n",
      "  assign core_io_d_cmd_s2mPipe_payload_size = (core_io_d_cmd_rValid ? core_io_d_cmd_rData_size : core_io_d_cmd_payload_size);\n",
      "  assign core_io_d_cmd_s2mPipe_ready = t_core_io_d_cmd_s2mPipe_ready;\n",
      "  assign dBridge_mm_arw_fire = (dBridge_mm_arw_valid && dBridge_mm_arw_ready);\n",
      "  assign dBridge_mm_r_fire = (dBridge_mm_r_valid && dBridge_mm_r_ready);\n",
      "  assign dBridge_mm_b_fire = (dBridge_mm_b_valid && dBridge_mm_b_ready);\n",
      "  assign when_Utils_l615 = ((dBridge_mm_r_fire && dBridge_mm_r_payload_last) || dBridge_mm_b_fire);\n",
      "  always @(*) begin\n",
      "    dBridge_pendingCmd_incrementIt = 1'b0;\n",
      "    if(dBridge_mm_arw_fire) begin\n",
      "      dBridge_pendingCmd_incrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    dBridge_pendingCmd_decrementIt = 1'b0;\n",
      "    if(when_Utils_l615) begin\n",
      "      dBridge_pendingCmd_decrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l640 = (dBridge_pendingCmd_incrementIt && (! dBridge_pendingCmd_decrementIt));\n",
      "  always @(*) begin\n",
      "    if(when_Utils_l640) begin\n",
      "      dBridge_pendingCmd_finalIncrement = 3'b001;\n",
      "    end else begin\n",
      "      if(when_Utils_l642) begin\n",
      "        dBridge_pendingCmd_finalIncrement = 3'b111;\n",
      "      end else begin\n",
      "        dBridge_pendingCmd_finalIncrement = 3'b000;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l642 = ((! dBridge_pendingCmd_incrementIt) && dBridge_pendingCmd_decrementIt);\n",
      "  assign dBridge_pendingCmd_valueNext = (dBridge_pendingCmd_value + dBridge_pendingCmd_finalIncrement);\n",
      "  assign dBridge_mm_arw_fire_1 = (dBridge_mm_arw_valid && dBridge_mm_arw_ready);\n",
      "  always @(*) begin\n",
      "    t_core_io_d_cmd_s2mPipe_ready = dBridge_cmdPreFork_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      t_core_io_d_cmd_s2mPipe_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! dBridge_cmdPreFork_valid);\n",
      "  assign dBridge_cmdPreFork_valid = t_dBridge_cmdPreFork_valid;\n",
      "  assign dBridge_cmdPreFork_payload_wr = t_dBridge_cmdPreFork_payload_wr;\n",
      "  assign dBridge_cmdPreFork_payload_address = t_dBridge_cmdPreFork_payload_address;\n",
      "  assign dBridge_cmdPreFork_payload_data = t_dBridge_cmdPreFork_payload_data;\n",
      "  assign dBridge_cmdPreFork_payload_size = t_dBridge_cmdPreFork_payload_size;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign t_dBridge_cmdPreFork_ready = (! (((dBridge_pendingCmd_value != 3'b000) && (dBridge_pendingIsWrite ^ dBridge_cmdPreFork_payload_wr)) || (dBridge_pendingCmd_value == 3'b111)));\n",
      "  assign dBridge_cmdPreFork_ready = (streamFork_5_io_input_ready && t_dBridge_cmdPreFork_ready);\n",
      "  assign streamFork_5_io_input_valid = (dBridge_cmdPreFork_valid && t_dBridge_cmdPreFork_ready);\n",
      "  assign dBridge_mm_arw_valid = streamFork_5_io_outputs_0_valid;\n",
      "  assign dBridge_mm_arw_payload_write = streamFork_5_io_outputs_0_payload_wr;\n",
      "  assign dBridge_mm_arw_payload_size = {1'd0, streamFork_5_io_outputs_0_payload_size};\n",
      "  assign dBridge_mm_arw_payload_addr = streamFork_5_io_outputs_0_payload_address;\n",
      "  assign when_Stream_l408 = (! streamFork_5_io_outputs_1_payload_wr);\n",
      "  always @(*) begin\n",
      "    dBridge_dataStage_valid = streamFork_5_io_outputs_1_valid;\n",
      "    streamFork_5_io_outputs_1_ready = dBridge_dataStage_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      dBridge_dataStage_valid = 1'b0;\n",
      "      streamFork_5_io_outputs_1_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign dBridge_dataStage_payload_address = streamFork_5_io_outputs_1_payload_address;\n",
      "  assign dBridge_dataStage_payload_data = streamFork_5_io_outputs_1_payload_data;\n",
      "  assign dBridge_dataStage_payload_size = streamFork_5_io_outputs_1_payload_size;\n",
      "  assign dBridge_mm_w_valid = dBridge_dataStage_valid;\n",
      "  assign dBridge_dataStage_ready = dBridge_mm_w_ready;\n",
      "  assign dBridge_mm_w_payload_last = 1'b1;\n",
      "  always @(*) begin\n",
      "    case(dBridge_dataStage_payload_size)\n",
      "      2'b00 : begin\n",
      "        t_dBridge_mm_w_payload_data = {{{dBridge_dataStage_payload_data[7 : 0],dBridge_dataStage_payload_data[7 : 0]},dBridge_dataStage_payload_data[7 : 0]},dBridge_dataStage_payload_data[7 : 0]};\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_dBridge_mm_w_payload_data = {dBridge_dataStage_payload_data[15 : 0],dBridge_dataStage_payload_data[15 : 0]};\n",
      "      end\n",
      "      default : begin\n",
      "        t_dBridge_mm_w_payload_data = dBridge_dataStage_payload_data[31 : 0];\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign dBridge_mm_w_payload_data = t_dBridge_mm_w_payload_data;\n",
      "  always @(*) begin\n",
      "    case(dBridge_dataStage_payload_size)\n",
      "      2'b00 : begin\n",
      "        t_dBridge_mm_w_payload_strb = 4'b0001;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_dBridge_mm_w_payload_strb = 4'b0011;\n",
      "      end\n",
      "      default : begin\n",
      "        t_dBridge_mm_w_payload_strb = 4'b1111;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign dBridge_mm_w_payload_strb = t_dBridge_mm_w_payload_strb_1[3:0];\n",
      "  assign streamFork_5_io_outputs_0_fire = (streamFork_5_io_outputs_0_valid && dBridge_mm_arw_ready);\n",
      "  assign dBridge_contextIn_valid = (streamFork_5_io_outputs_0_fire && (! streamFork_5_io_outputs_0_payload_wr));\n",
      "  assign dBridge_contextIn_payload = streamFork_5_io_outputs_0_payload_address[1 : 0];\n",
      "  always @(*) begin\n",
      "    dBridge_contextIn_ready = dBridge_contextIn_m2sPipe_ready;\n",
      "    if(when_Stream_l342_1) begin\n",
      "      dBridge_contextIn_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342_1 = (! dBridge_contextIn_m2sPipe_valid);\n",
      "  assign dBridge_contextIn_m2sPipe_valid = dBridge_contextIn_rValid;\n",
      "  assign dBridge_contextIn_m2sPipe_payload = dBridge_contextIn_rData;\n",
      "  assign dBridge_contextIn_m2sPipe_ready = (! dBridge_contextIn_m2sPipe_rValid);\n",
      "  assign dBridge_contextOut_payload = (dBridge_contextIn_m2sPipe_rValid ? dBridge_contextIn_m2sPipe_rData : dBridge_contextIn_m2sPipe_payload);\n",
      "  assign dBridge_contextOut_ready = (t_dBridge_contextOut_ready && core_io_d_rsp_ready);\n",
      "  assign t_dBridge_contextOut_ready = dBridge_mm_r_valid;\n",
      "  always @(*) begin\n",
      "    t_io_d_rsp_payload = dBridge_mm_r_payload_data;\n",
      "    case(dBridge_contextOut_payload)\n",
      "      2'b01 : begin\n",
      "        t_io_d_rsp_payload[7 : 0] = dBridge_mm_r_payload_data[15 : 8];\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        t_io_d_rsp_payload[15 : 0] = dBridge_mm_r_payload_data[31 : 16];\n",
      "      end\n",
      "      2'b11 : begin\n",
      "        t_io_d_rsp_payload[7 : 0] = dBridge_mm_r_payload_data[31 : 24];\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign dBridge_mm_b_ready = 1'b1;\n",
      "  assign dBridge_mm_r_ready = 1'b1;\n",
      "  assign io_d_arw_valid = dBridge_mm_arw_valid;\n",
      "  assign dBridge_mm_arw_ready = io_d_arw_ready;\n",
      "  assign io_d_arw_payload_addr = dBridge_mm_arw_payload_addr;\n",
      "  assign io_d_arw_payload_size = dBridge_mm_arw_payload_size;\n",
      "  assign io_d_arw_payload_write = dBridge_mm_arw_payload_write;\n",
      "  assign io_d_w_valid = dBridge_mm_w_valid;\n",
      "  assign dBridge_mm_w_ready = io_d_w_ready;\n",
      "  assign io_d_w_payload_data = dBridge_mm_w_payload_data;\n",
      "  assign io_d_w_payload_strb = dBridge_mm_w_payload_strb;\n",
      "  assign io_d_w_payload_last = dBridge_mm_w_payload_last;\n",
      "  assign dBridge_mm_b_valid = io_d_b_valid;\n",
      "  assign io_d_b_ready = dBridge_mm_b_ready;\n",
      "  assign dBridge_mm_r_valid = io_d_r_valid;\n",
      "  assign io_d_r_ready = dBridge_mm_r_ready;\n",
      "  assign dBridge_mm_r_payload_data = io_d_r_payload_data;\n",
      "  assign dBridge_mm_r_payload_last = io_d_r_payload_last;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_coreReset) begin\n",
      "    if(!resetCtrl_coreReset) begin\n",
      "      core_io_i_cmd_rValid <= 1'b0;\n",
      "      core_io_d_cmd_rValid <= 1'b0;\n",
      "      dBridge_pendingCmd_value <= 3'b000;\n",
      "      t_dBridge_cmdPreFork_valid <= 1'b0;\n",
      "      dBridge_contextIn_rValid <= 1'b0;\n",
      "      dBridge_contextIn_m2sPipe_rValid <= 1'b0;\n",
      "    end else begin\n",
      "      if(core_io_i_cmd_valid) begin\n",
      "        core_io_i_cmd_rValid <= 1'b1;\n",
      "      end\n",
      "      if(core_io_i_cmd_halfPipe_fire) begin\n",
      "        core_io_i_cmd_rValid <= 1'b0;\n",
      "      end\n",
      "      if(core_io_d_cmd_valid) begin\n",
      "        core_io_d_cmd_rValid <= 1'b1;\n",
      "      end\n",
      "      if(core_io_d_cmd_s2mPipe_ready) begin\n",
      "        core_io_d_cmd_rValid <= 1'b0;\n",
      "      end\n",
      "      dBridge_pendingCmd_value <= dBridge_pendingCmd_valueNext;\n",
      "      if(t_core_io_d_cmd_s2mPipe_ready) begin\n",
      "        t_dBridge_cmdPreFork_valid <= core_io_d_cmd_s2mPipe_valid;\n",
      "      end\n",
      "      if(dBridge_contextIn_ready) begin\n",
      "        dBridge_contextIn_rValid <= dBridge_contextIn_valid;\n",
      "      end\n",
      "      if(dBridge_contextIn_m2sPipe_valid) begin\n",
      "        dBridge_contextIn_m2sPipe_rValid <= 1'b1;\n",
      "      end\n",
      "      if(dBridge_contextOut_ready) begin\n",
      "        dBridge_contextIn_m2sPipe_rValid <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(core_io_i_cmd_ready) begin\n",
      "      core_io_i_cmd_rData_address <= core_io_i_cmd_payload_address;\n",
      "    end\n",
      "    if(core_io_d_cmd_ready) begin\n",
      "      core_io_d_cmd_rData_wr <= core_io_d_cmd_payload_wr;\n",
      "      core_io_d_cmd_rData_address <= core_io_d_cmd_payload_address;\n",
      "      core_io_d_cmd_rData_data <= core_io_d_cmd_payload_data;\n",
      "      core_io_d_cmd_rData_size <= core_io_d_cmd_payload_size;\n",
      "    end\n",
      "    if(dBridge_mm_arw_fire_1) begin\n",
      "      dBridge_pendingIsWrite <= dBridge_mm_arw_payload_write;\n",
      "    end\n",
      "    if(t_core_io_d_cmd_s2mPipe_ready) begin\n",
      "      t_dBridge_cmdPreFork_payload_wr <= core_io_d_cmd_s2mPipe_payload_wr;\n",
      "      t_dBridge_cmdPreFork_payload_address <= core_io_d_cmd_s2mPipe_payload_address;\n",
      "      t_dBridge_cmdPreFork_payload_data <= core_io_d_cmd_s2mPipe_payload_data;\n",
      "      t_dBridge_cmdPreFork_payload_size <= core_io_d_cmd_s2mPipe_payload_size;\n",
      "    end\n",
      "    if(dBridge_contextIn_ready) begin\n",
      "      dBridge_contextIn_rData <= dBridge_contextIn_payload;\n",
      "    end\n",
      "    if(dBridge_contextIn_m2sPipe_ready) begin\n",
      "      dBridge_contextIn_m2sPipe_rData <= dBridge_contextIn_m2sPipe_payload;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//BufferCC_12 replaced by BufferCC_12\n",
      "\n",
      "module BufferCC_12 (\n",
      "  input               io_dataIn,\n",
      "  output              io_dataOut,\n",
      "  input               io_axiClk\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    buffers_0 <= io_dataIn;\n",
      "    buffers_1 <= buffers_0;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//StreamFifoLowLatency_1 replaced by StreamFifoLowLatency_1\n",
      "\n",
      "module StreamFork_4 (\n",
      "  input               io_input_valid,\n",
      "  output reg          io_input_ready,\n",
      "  input      [19:0]   io_input_payload_addr,\n",
      "  input      [2:0]    io_input_payload_id,\n",
      "  input               io_input_payload_write,\n",
      "  output              io_outputs_0_valid,\n",
      "  input               io_outputs_0_ready,\n",
      "  output     [19:0]   io_outputs_0_payload_addr,\n",
      "  output     [2:0]    io_outputs_0_payload_id,\n",
      "  output              io_outputs_0_payload_write,\n",
      "  output              io_outputs_1_valid,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  input               io_outputs_1_ready,\n",
      "  output              io_outputs_1_payload_write,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 t_io_outputs_0_valid;\n",
      "  reg                 t_io_outputs_1_valid;\n",
      "  wire                when_Stream_l825;\n",
      "  wire                when_Stream_l825_1;\n",
      "  wire                io_outputs_0_fire;\n",
      "  wire                io_outputs_1_fire;\n",
      "\n",
      "  always @(*) begin\n",
      "    io_input_ready = 1'b1;\n",
      "    if(when_Stream_l825) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "    if(when_Stream_l825_1) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l825 = ((! io_outputs_0_ready) && t_io_outputs_0_valid);\n",
      "  assign when_Stream_l825_1 = ((! io_outputs_1_ready) && t_io_outputs_1_valid);\n",
      "  assign io_outputs_0_valid = (io_input_valid && t_io_outputs_0_valid);\n",
      "  assign io_outputs_0_payload_addr = io_input_payload_addr;\n",
      "  assign io_outputs_0_payload_id = io_input_payload_id;\n",
      "  assign io_outputs_0_payload_write = io_input_payload_write;\n",
      "  assign io_outputs_0_fire = (io_outputs_0_valid && io_outputs_0_ready);\n",
      "  assign io_outputs_1_valid = (io_input_valid && t_io_outputs_1_valid);\n",
      "  assign io_outputs_1_payload_write = io_input_payload_write;\n",
      "  assign io_outputs_1_fire = (io_outputs_1_valid && io_outputs_1_ready);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      t_io_outputs_0_valid <= 1'b1;\n",
      "      t_io_outputs_1_valid <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_outputs_0_fire) begin\n",
      "        t_io_outputs_0_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_outputs_1_fire) begin\n",
      "        t_io_outputs_1_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_input_ready) begin\n",
      "        t_io_outputs_0_valid <= 1'b1;\n",
      "        t_io_outputs_1_valid <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamArbiter_2 (\n",
      "  input               io_inputs_0_valid,\n",
      "  output              io_inputs_0_ready,\n",
      "  input      [19:0]   io_inputs_0_payload_addr,\n",
      "  input      [2:0]    io_inputs_0_payload_id,\n",
      "  input               io_inputs_0_payload_write,\n",
      "  input               io_inputs_1_valid,\n",
      "  output              io_inputs_1_ready,\n",
      "  input      [19:0]   io_inputs_1_payload_addr,\n",
      "  input      [2:0]    io_inputs_1_payload_id,\n",
      "  input               io_inputs_1_payload_write,\n",
      "  output              io_output_valid,\n",
      "  input               io_output_ready,\n",
      "  output     [19:0]   io_output_payload_addr,\n",
      "  output     [2:0]    io_output_payload_id,\n",
      "  output              io_output_payload_write,\n",
      "  output     [1:0]    io_chosenOH,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [3:0]    t_t_maskProposal_0_2;\n",
      "  wire       [3:0]    t_t_maskProposal_0_2_1;\n",
      "  wire       [1:0]    t_t_maskProposal_0_2_2;\n",
      "  reg                 locked;\n",
      "  wire                maskProposal_0;\n",
      "  wire                maskProposal_1;\n",
      "  reg                 maskLocked_0;\n",
      "  reg                 maskLocked_1;\n",
      "  wire                maskRouted_0;\n",
      "  wire                maskRouted_1;\n",
      "  wire       [1:0]    t_maskProposal_0;\n",
      "  wire       [3:0]    t_maskProposal_0_1;\n",
      "  wire       [3:0]    t_maskProposal_0_2;\n",
      "  wire       [1:0]    t_maskProposal_0_3;\n",
      "  wire                io_output_fire;\n",
      "\n",
      "  assign t_t_maskProposal_0_2 = (t_maskProposal_0_1 - t_t_maskProposal_0_2_1);\n",
      "  assign t_t_maskProposal_0_2_2 = {maskLocked_0,maskLocked_1};\n",
      "  assign t_t_maskProposal_0_2_1 = {2'd0, t_t_maskProposal_0_2_2};\n",
      "  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0);\n",
      "  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1);\n",
      "  assign t_maskProposal_0 = {io_inputs_1_valid,io_inputs_0_valid};\n",
      "  assign t_maskProposal_0_1 = {t_maskProposal_0,t_maskProposal_0};\n",
      "  assign t_maskProposal_0_2 = (t_maskProposal_0_1 & (~ t_t_maskProposal_0_2));\n",
      "  assign t_maskProposal_0_3 = (t_maskProposal_0_2[3 : 2] | t_maskProposal_0_2[1 : 0]);\n",
      "  assign maskProposal_0 = t_maskProposal_0_3[0];\n",
      "  assign maskProposal_1 = t_maskProposal_0_3[1];\n",
      "  assign io_output_fire = (io_output_valid && io_output_ready);\n",
      "  assign io_output_valid = ((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1));\n",
      "  assign io_output_payload_addr = (maskRouted_0 ? io_inputs_0_payload_addr : io_inputs_1_payload_addr);\n",
      "  assign io_output_payload_id = (maskRouted_0 ? io_inputs_0_payload_id : io_inputs_1_payload_id);\n",
      "  assign io_output_payload_write = (maskRouted_0 ? io_inputs_0_payload_write : io_inputs_1_payload_write);\n",
      "  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready);\n",
      "  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready);\n",
      "  assign io_chosenOH = {maskRouted_1,maskRouted_0};\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      locked <= 1'b0;\n",
      "      maskLocked_0 <= 1'b0;\n",
      "      maskLocked_1 <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_output_valid) begin\n",
      "        maskLocked_0 <= maskRouted_0;\n",
      "        maskLocked_1 <= maskRouted_1;\n",
      "      end\n",
      "      if(io_output_valid) begin\n",
      "        locked <= 1'b1;\n",
      "      end\n",
      "      if(io_output_fire) begin\n",
      "        locked <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//StreamFifoLowLatency_1 replaced by StreamFifoLowLatency_1\n",
      "\n",
      "module StreamFork_3 (\n",
      "  input               io_input_valid,\n",
      "  output reg          io_input_ready,\n",
      "  input      [25:0]   io_input_payload_addr,\n",
      "  input      [1:0]    io_input_payload_id,\n",
      "  input      [7:0]    io_input_payload_len,\n",
      "  input      [2:0]    io_input_payload_size,\n",
      "  input      [1:0]    io_input_payload_burst,\n",
      "  input               io_input_payload_write,\n",
      "  output              io_outputs_0_valid,\n",
      "  input               io_outputs_0_ready,\n",
      "  output     [25:0]   io_outputs_0_payload_addr,\n",
      "  output     [1:0]    io_outputs_0_payload_id,\n",
      "  output     [7:0]    io_outputs_0_payload_len,\n",
      "  output     [2:0]    io_outputs_0_payload_size,\n",
      "  output     [1:0]    io_outputs_0_payload_burst,\n",
      "  output              io_outputs_0_payload_write,\n",
      "  output              io_outputs_1_valid,\n",
      "  input               io_outputs_1_ready,\n",
      "  output              io_outputs_1_payload_write,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 t_io_outputs_0_valid;\n",
      "  reg                 t_io_outputs_1_valid;\n",
      "  wire                when_Stream_l825;\n",
      "  wire                when_Stream_l825_1;\n",
      "  wire                io_outputs_0_fire;\n",
      "  wire                io_outputs_1_fire;\n",
      "\n",
      "  always @(*) begin\n",
      "    io_input_ready = 1'b1;\n",
      "    if(when_Stream_l825) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "    if(when_Stream_l825_1) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l825 = ((! io_outputs_0_ready) && t_io_outputs_0_valid);\n",
      "  assign when_Stream_l825_1 = ((! io_outputs_1_ready) && t_io_outputs_1_valid);\n",
      "  assign io_outputs_0_valid = (io_input_valid && t_io_outputs_0_valid);\n",
      "  assign io_outputs_0_payload_addr = io_input_payload_addr;\n",
      "  assign io_outputs_0_payload_id = io_input_payload_id;\n",
      "  assign io_outputs_0_payload_len = io_input_payload_len;\n",
      "  assign io_outputs_0_payload_size = io_input_payload_size;\n",
      "  assign io_outputs_0_payload_burst = io_input_payload_burst;\n",
      "  assign io_outputs_0_payload_write = io_input_payload_write;\n",
      "  assign io_outputs_0_fire = (io_outputs_0_valid && io_outputs_0_ready);\n",
      "  assign io_outputs_1_valid = (io_input_valid && t_io_outputs_1_valid);\n",
      "  assign io_outputs_1_payload_write = io_input_payload_write;\n",
      "  assign io_outputs_1_fire = (io_outputs_1_valid && io_outputs_1_ready);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      t_io_outputs_0_valid <= 1'b1;\n",
      "      t_io_outputs_1_valid <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_outputs_0_fire) begin\n",
      "        t_io_outputs_0_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_outputs_1_fire) begin\n",
      "        t_io_outputs_1_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_input_ready) begin\n",
      "        t_io_outputs_0_valid <= 1'b1;\n",
      "        t_io_outputs_1_valid <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamArbiter_1 (\n",
      "  input               io_inputs_0_valid,\n",
      "  output              io_inputs_0_ready,\n",
      "  input      [25:0]   io_inputs_0_payload_addr,\n",
      "  input      [1:0]    io_inputs_0_payload_id,\n",
      "  input      [7:0]    io_inputs_0_payload_len,\n",
      "  input      [2:0]    io_inputs_0_payload_size,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  input      [1:0]    io_inputs_0_payload_burst,\n",
      "  input               io_inputs_0_payload_write,\n",
      "  input               io_inputs_1_valid,\n",
      "  output              io_inputs_1_ready,\n",
      "  input      [25:0]   io_inputs_1_payload_addr,\n",
      "  input      [1:0]    io_inputs_1_payload_id,\n",
      "  input      [7:0]    io_inputs_1_payload_len,\n",
      "  input      [2:0]    io_inputs_1_payload_size,\n",
      "  input      [1:0]    io_inputs_1_payload_burst,\n",
      "  input               io_inputs_1_payload_write,\n",
      "  input               io_inputs_2_valid,\n",
      "  output              io_inputs_2_ready,\n",
      "  input      [25:0]   io_inputs_2_payload_addr,\n",
      "  input      [1:0]    io_inputs_2_payload_id,\n",
      "  input      [7:0]    io_inputs_2_payload_len,\n",
      "  input      [2:0]    io_inputs_2_payload_size,\n",
      "  input      [1:0]    io_inputs_2_payload_burst,\n",
      "  input               io_inputs_2_payload_write,\n",
      "  input               io_inputs_3_valid,\n",
      "  output              io_inputs_3_ready,\n",
      "  input      [25:0]   io_inputs_3_payload_addr,\n",
      "  input      [1:0]    io_inputs_3_payload_id,\n",
      "  input      [7:0]    io_inputs_3_payload_len,\n",
      "  input      [2:0]    io_inputs_3_payload_size,\n",
      "  input      [1:0]    io_inputs_3_payload_burst,\n",
      "  input               io_inputs_3_payload_write,\n",
      "  output              io_output_valid,\n",
      "  input               io_output_ready,\n",
      "  output     [25:0]   io_output_payload_addr,\n",
      "  output     [1:0]    io_output_payload_id,\n",
      "  output     [7:0]    io_output_payload_len,\n",
      "  output     [2:0]    io_output_payload_size,\n",
      "  output     [1:0]    io_output_payload_burst,\n",
      "  output              io_output_payload_write,\n",
      "  output     [3:0]    io_chosenOH,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [7:0]    t_t_maskProposal_0_2;\n",
      "  wire       [7:0]    t_t_maskProposal_0_2_1;\n",
      "  wire       [3:0]    t_t_maskProposal_0_2_2;\n",
      "  reg        [25:0]   t_io_output_payload_addr_3;\n",
      "  reg        [1:0]    t_io_output_payload_id;\n",
      "  reg        [7:0]    t_io_output_payload_len;\n",
      "  reg        [2:0]    t_io_output_payload_size;\n",
      "  reg        [1:0]    t_io_output_payload_burst;\n",
      "  reg                 t_io_output_payload_write;\n",
      "  reg                 locked;\n",
      "  wire                maskProposal_0;\n",
      "  wire                maskProposal_1;\n",
      "  wire                maskProposal_2;\n",
      "  wire                maskProposal_3;\n",
      "  reg                 maskLocked_0;\n",
      "  reg                 maskLocked_1;\n",
      "  reg                 maskLocked_2;\n",
      "  reg                 maskLocked_3;\n",
      "  wire                maskRouted_0;\n",
      "  wire                maskRouted_1;\n",
      "  wire                maskRouted_2;\n",
      "  wire                maskRouted_3;\n",
      "  wire       [3:0]    t_maskProposal_0;\n",
      "  wire       [7:0]    t_maskProposal_0_1;\n",
      "  wire       [7:0]    t_maskProposal_0_2;\n",
      "  wire       [3:0]    t_maskProposal_0_3;\n",
      "  wire                io_output_fire;\n",
      "  wire                t_io_output_payload_addr;\n",
      "  wire                t_io_output_payload_addr_1;\n",
      "  wire       [1:0]    t_io_output_payload_addr_2;\n",
      "\n",
      "  assign t_t_maskProposal_0_2 = (t_maskProposal_0_1 - t_t_maskProposal_0_2_1);\n",
      "  assign t_t_maskProposal_0_2_2 = {maskLocked_2,{maskLocked_1,{maskLocked_0,maskLocked_3}}};\n",
      "  assign t_t_maskProposal_0_2_1 = {4'd0, t_t_maskProposal_0_2_2};\n",
      "  always @(*) begin\n",
      "    case(t_io_output_payload_addr_2)\n",
      "      2'b00 : begin\n",
      "        t_io_output_payload_addr_3 = io_inputs_0_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_0_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_0_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_0_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_0_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_0_payload_write;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_io_output_payload_addr_3 = io_inputs_1_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_1_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_1_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_1_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_1_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_1_payload_write;\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        t_io_output_payload_addr_3 = io_inputs_2_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_2_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_2_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_2_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_2_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_2_payload_write;\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_output_payload_addr_3 = io_inputs_3_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_3_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_3_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_3_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_3_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_3_payload_write;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0);\n",
      "  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1);\n",
      "  assign maskRouted_2 = (locked ? maskLocked_2 : maskProposal_2);\n",
      "  assign maskRouted_3 = (locked ? maskLocked_3 : maskProposal_3);\n",
      "  assign t_maskProposal_0 = {io_inputs_3_valid,{io_inputs_2_valid,{io_inputs_1_valid,io_inputs_0_valid}}};\n",
      "  assign t_maskProposal_0_1 = {t_maskProposal_0,t_maskProposal_0};\n",
      "  assign t_maskProposal_0_2 = (t_maskProposal_0_1 & (~ t_t_maskProposal_0_2));\n",
      "  assign t_maskProposal_0_3 = (t_maskProposal_0_2[7 : 4] | t_maskProposal_0_2[3 : 0]);\n",
      "  assign maskProposal_0 = t_maskProposal_0_3[0];\n",
      "  assign maskProposal_1 = t_maskProposal_0_3[1];\n",
      "  assign maskProposal_2 = t_maskProposal_0_3[2];\n",
      "  assign maskProposal_3 = t_maskProposal_0_3[3];\n",
      "  assign io_output_fire = (io_output_valid && io_output_ready);\n",
      "  assign io_output_valid = ((((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1)) || (io_inputs_2_valid && maskRouted_2)) || (io_inputs_3_valid && maskRouted_3));\n",
      "  assign t_io_output_payload_addr = (maskRouted_1 || maskRouted_3);\n",
      "  assign t_io_output_payload_addr_1 = (maskRouted_2 || maskRouted_3);\n",
      "  assign t_io_output_payload_addr_2 = {t_io_output_payload_addr_1,t_io_output_payload_addr};\n",
      "  assign io_output_payload_addr = t_io_output_payload_addr_3;\n",
      "  assign io_output_payload_id = t_io_output_payload_id;\n",
      "  assign io_output_payload_len = t_io_output_payload_len;\n",
      "  assign io_output_payload_size = t_io_output_payload_size;\n",
      "  assign io_output_payload_burst = t_io_output_payload_burst;\n",
      "  assign io_output_payload_write = t_io_output_payload_write;\n",
      "  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready);\n",
      "  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready);\n",
      "  assign io_inputs_2_ready = (maskRouted_2 && io_output_ready);\n",
      "  assign io_inputs_3_ready = (maskRouted_3 && io_output_ready);\n",
      "  assign io_chosenOH = {maskRouted_3,{maskRouted_2,{maskRouted_1,maskRouted_0}}};\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      locked <= 1'b0;\n",
      "      maskLocked_0 <= 1'b0;\n",
      "      maskLocked_1 <= 1'b0;\n",
      "      maskLocked_2 <= 1'b0;\n",
      "      maskLocked_3 <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_output_valid) begin\n",
      "        maskLocked_0 <= maskRouted_0;\n",
      "        maskLocked_1 <= maskRouted_1;\n",
      "        maskLocked_2 <= maskRouted_2;\n",
      "        maskLocked_3 <= maskRouted_3;\n",
      "      end\n",
      "      if(io_output_valid) begin\n",
      "        locked <= 1'b1;\n",
      "      end\n",
      "      if(io_output_fire) begin\n",
      "        locked <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamFifoLowLatency_1 (\n",
      "  input               io_push_valid,\n",
      "  output              io_push_ready,\n",
      "  input      [0:0]    io_push_payload,\n",
      "  output reg          io_pop_valid,\n",
      "  input               io_pop_ready,\n",
      "  output reg [0:0]    io_pop_payload,\n",
      "  input               io_flush,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [0:0]    t_ram_port0;\n",
      "  wire       [1:0]    t_pushPtr_valueNext;\n",
      "  wire       [0:0]    t_pushPtr_valueNext_1;\n",
      "  wire       [1:0]    t_popPtr_valueNext;\n",
      "  wire       [0:0]    t_popPtr_valueNext_1;\n",
      "  wire       [0:0]    t_ram_port;\n",
      "  reg                 t_1;\n",
      "  reg                 pushPtr_willIncrement;\n",
      "  reg                 pushPtr_willClear;\n",
      "  reg        [1:0]    pushPtr_valueNext;\n",
      "  reg        [1:0]    pushPtr_value;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  reg                 popPtr_willIncrement;\n",
      "  reg                 popPtr_willClear;\n",
      "  reg        [1:0]    popPtr_valueNext;\n",
      "  reg        [1:0]    popPtr_value;\n",
      "  wire                ptrMatch;\n",
      "  reg                 risingOccupancy;\n",
      "  wire                empty;\n",
      "  wire                full;\n",
      "  wire                pushing;\n",
      "  wire                popping;\n",
      "  wire       [0:0]    readed;\n",
      "  wire                when_Stream_l1019;\n",
      "  wire                when_Stream_l1032;\n",
      "  (* ram_style = \"distributed\" *) reg [0:0] ram [0:3];\n",
      "\n",
      "  assign t_pushPtr_valueNext_1 = pushPtr_willIncrement;\n",
      "  assign t_pushPtr_valueNext = {1'd0, t_pushPtr_valueNext_1};\n",
      "  assign t_popPtr_valueNext_1 = popPtr_willIncrement;\n",
      "  assign t_popPtr_valueNext = {1'd0, t_popPtr_valueNext_1};\n",
      "  assign t_ram_port = io_push_payload;\n",
      "  assign t_ram_port0 = ram[popPtr_value];\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n",
      "      ram[pushPtr_value] <= t_ram_port;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_1 = 1'b0;\n",
      "    pushPtr_willIncrement = 1'b0;\n",
      "    if(pushing) begin\n",
      "      t_1 = 1'b1;\n",
      "      pushPtr_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pushPtr_willClear = 1'b0;\n",
      "    popPtr_willClear = 1'b0;\n",
      "    if(io_flush) begin\n",
      "      pushPtr_willClear = 1'b1;\n",
      "      popPtr_willClear = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pushPtr_valueNext = (pushPtr_value + t_pushPtr_valueNext);\n",
      "    if(pushPtr_willClear) begin\n",
      "      pushPtr_valueNext = 2'b00;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    popPtr_willIncrement = 1'b0;\n",
      "    if(popping) begin\n",
      "      popPtr_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    popPtr_valueNext = (popPtr_value + t_popPtr_valueNext);\n",
      "    if(popPtr_willClear) begin\n",
      "      popPtr_valueNext = 2'b00;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign ptrMatch = (pushPtr_value == popPtr_value);\n",
      "  assign empty = (ptrMatch && (! risingOccupancy));\n",
      "  assign full = (ptrMatch && risingOccupancy);\n",
      "  assign pushing = (io_push_valid && io_push_ready);\n",
      "  assign popping = (io_pop_valid && io_pop_ready);\n",
      "  assign io_push_ready = (! full);\n",
      "  assign readed = t_ram_port0;\n",
      "  assign when_Stream_l1019 = (! empty);\n",
      "  always @(*) begin\n",
      "    if(when_Stream_l1019) begin\n",
      "      io_pop_valid = 1'b1;\n",
      "      io_pop_payload = readed;\n",
      "    end else begin\n",
      "      io_pop_valid = io_push_valid;\n",
      "      io_pop_payload = io_push_payload;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l1032 = (pushing != popping);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pushPtr_value <= 2'b00;\n",
      "      popPtr_value <= 2'b00;\n",
      "      risingOccupancy <= 1'b0;\n",
      "    end else begin\n",
      "      pushPtr_value <= pushPtr_valueNext;\n",
      "      popPtr_value <= popPtr_valueNext;\n",
      "      if(when_Stream_l1032) begin\n",
      "        risingOccupancy <= pushing;\n",
      "      end\n",
      "      if(io_flush) begin\n",
      "        risingOccupancy <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamFork_2 (\n",
      "  input               io_input_valid,\n",
      "  output reg          io_input_ready,\n",
      "  input      [11:0]   io_input_payload_addr,\n",
      "  input      [1:0]    io_input_payload_id,\n",
      "  input      [7:0]    io_input_payload_len,\n",
      "  input      [2:0]    io_input_payload_size,\n",
      "  input      [1:0]    io_input_payload_burst,\n",
      "  input               io_input_payload_write,\n",
      "  output              io_outputs_0_valid,\n",
      "  input               io_outputs_0_ready,\n",
      "  output     [11:0]   io_outputs_0_payload_addr,\n",
      "  output     [1:0]    io_outputs_0_payload_id,\n",
      "  output     [7:0]    io_outputs_0_payload_len,\n",
      "  output     [2:0]    io_outputs_0_payload_size,\n",
      "  output     [1:0]    io_outputs_0_payload_burst,\n",
      "  output              io_outputs_0_payload_write,\n",
      "  output              io_outputs_1_valid,\n",
      "  input               io_outputs_1_ready,\n",
      "  output              io_outputs_1_payload_write,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 t_io_outputs_0_valid;\n",
      "  reg                 t_io_outputs_1_valid;\n",
      "  wire                when_Stream_l825;\n",
      "  wire                when_Stream_l825_1;\n",
      "  wire                io_outputs_0_fire;\n",
      "  wire                io_outputs_1_fire;\n",
      "\n",
      "  always @(*) begin\n",
      "    io_input_ready = 1'b1;\n",
      "    if(when_Stream_l825) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "    if(when_Stream_l825_1) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l825 = ((! io_outputs_0_ready) && t_io_outputs_0_valid);\n",
      "  assign when_Stream_l825_1 = ((! io_outputs_1_ready) && t_io_outputs_1_valid);\n",
      "  assign io_outputs_0_valid = (io_input_valid && t_io_outputs_0_valid);\n",
      "  assign io_outputs_0_payload_addr = io_input_payload_addr;\n",
      "  assign io_outputs_0_payload_id = io_input_payload_id;\n",
      "  assign io_outputs_0_payload_len = io_input_payload_len;\n",
      "  assign io_outputs_0_payload_size = io_input_payload_size;\n",
      "  assign io_outputs_0_payload_burst = io_input_payload_burst;\n",
      "  assign io_outputs_0_payload_write = io_input_payload_write;\n",
      "  assign io_outputs_0_fire = (io_outputs_0_valid && io_outputs_0_ready);\n",
      "  assign io_outputs_1_valid = (io_input_valid && t_io_outputs_1_valid);\n",
      "  assign io_outputs_1_payload_write = io_input_payload_write;\n",
      "  assign io_outputs_1_fire = (io_outputs_1_valid && io_outputs_1_ready);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      t_io_outputs_0_valid <= 1'b1;\n",
      "      t_io_outputs_1_valid <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_outputs_0_fire) begin\n",
      "        t_io_outputs_0_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_outputs_1_fire) begin\n",
      "        t_io_outputs_1_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_input_ready) begin\n",
      "        t_io_outputs_0_valid <= 1'b1;\n",
      "        t_io_outputs_1_valid <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamArbiter (\n",
      "  input               io_inputs_0_valid,\n",
      "  output              io_inputs_0_ready,\n",
      "  input      [11:0]   io_inputs_0_payload_addr,\n",
      "  input      [1:0]    io_inputs_0_payload_id,\n",
      "  input      [7:0]    io_inputs_0_payload_len,\n",
      "  input      [2:0]    io_inputs_0_payload_size,\n",
      "  input      [1:0]    io_inputs_0_payload_burst,\n",
      "  input               io_inputs_0_payload_write,\n",
      "  input               io_inputs_1_valid,\n",
      "  output              io_inputs_1_ready,\n",
      "  input      [11:0]   io_inputs_1_payload_addr,\n",
      "  input      [1:0]    io_inputs_1_payload_id,\n",
      "  input      [7:0]    io_inputs_1_payload_len,\n",
      "  input      [2:0]    io_inputs_1_payload_size,\n",
      "  input      [1:0]    io_inputs_1_payload_burst,\n",
      "  input               io_inputs_1_payload_write,\n",
      "  input               io_inputs_2_valid,\n",
      "  output              io_inputs_2_ready,\n",
      "  input      [11:0]   io_inputs_2_payload_addr,\n",
      "  input      [1:0]    io_inputs_2_payload_id,\n",
      "  input      [7:0]    io_inputs_2_payload_len,\n",
      "  input      [2:0]    io_inputs_2_payload_size,\n",
      "  input      [1:0]    io_inputs_2_payload_burst,\n",
      "  input               io_inputs_2_payload_write,\n",
      "  output              io_output_valid,\n",
      "  input               io_output_ready,\n",
      "  output     [11:0]   io_output_payload_addr,\n",
      "  output     [1:0]    io_output_payload_id,\n",
      "  output     [7:0]    io_output_payload_len,\n",
      "  output     [2:0]    io_output_payload_size,\n",
      "  output     [1:0]    io_output_payload_burst,\n",
      "  output              io_output_payload_write,\n",
      "  output     [2:0]    io_chosenOH,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [5:0]    t_t_maskProposal_0_2;\n",
      "  wire       [5:0]    t_t_maskProposal_0_2_1;\n",
      "  wire       [2:0]    t_t_maskProposal_0_2_2;\n",
      "  reg        [11:0]   t_io_output_payload_addr_1;\n",
      "  reg        [1:0]    t_io_output_payload_id;\n",
      "  reg        [7:0]    t_io_output_payload_len;\n",
      "  reg        [2:0]    t_io_output_payload_size;\n",
      "  reg        [1:0]    t_io_output_payload_burst;\n",
      "  reg                 t_io_output_payload_write;\n",
      "  reg                 locked;\n",
      "  wire                maskProposal_0;\n",
      "  wire                maskProposal_1;\n",
      "  wire                maskProposal_2;\n",
      "  reg                 maskLocked_0;\n",
      "  reg                 maskLocked_1;\n",
      "  reg                 maskLocked_2;\n",
      "  wire                maskRouted_0;\n",
      "  wire                maskRouted_1;\n",
      "  wire                maskRouted_2;\n",
      "  wire       [2:0]    t_maskProposal_0;\n",
      "  wire       [5:0]    t_maskProposal_0_1;\n",
      "  wire       [5:0]    t_maskProposal_0_2;\n",
      "  wire       [2:0]    t_maskProposal_0_3;\n",
      "  wire                io_output_fire;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [1:0]    t_io_output_payload_addr;\n",
      "\n",
      "  assign t_t_maskProposal_0_2 = (t_maskProposal_0_1 - t_t_maskProposal_0_2_1);\n",
      "  assign t_t_maskProposal_0_2_2 = {maskLocked_1,{maskLocked_0,maskLocked_2}};\n",
      "  assign t_t_maskProposal_0_2_1 = {3'd0, t_t_maskProposal_0_2_2};\n",
      "  always @(*) begin\n",
      "    case(t_io_output_payload_addr)\n",
      "      2'b00 : begin\n",
      "        t_io_output_payload_addr_1 = io_inputs_0_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_0_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_0_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_0_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_0_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_0_payload_write;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_io_output_payload_addr_1 = io_inputs_1_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_1_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_1_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_1_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_1_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_1_payload_write;\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_output_payload_addr_1 = io_inputs_2_payload_addr;\n",
      "        t_io_output_payload_id = io_inputs_2_payload_id;\n",
      "        t_io_output_payload_len = io_inputs_2_payload_len;\n",
      "        t_io_output_payload_size = io_inputs_2_payload_size;\n",
      "        t_io_output_payload_burst = io_inputs_2_payload_burst;\n",
      "        t_io_output_payload_write = io_inputs_2_payload_write;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0);\n",
      "  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1);\n",
      "  assign maskRouted_2 = (locked ? maskLocked_2 : maskProposal_2);\n",
      "  assign t_maskProposal_0 = {io_inputs_2_valid,{io_inputs_1_valid,io_inputs_0_valid}};\n",
      "  assign t_maskProposal_0_1 = {t_maskProposal_0,t_maskProposal_0};\n",
      "  assign t_maskProposal_0_2 = (t_maskProposal_0_1 & (~ t_t_maskProposal_0_2));\n",
      "  assign t_maskProposal_0_3 = (t_maskProposal_0_2[5 : 3] | t_maskProposal_0_2[2 : 0]);\n",
      "  assign maskProposal_0 = t_maskProposal_0_3[0];\n",
      "  assign maskProposal_1 = t_maskProposal_0_3[1];\n",
      "  assign maskProposal_2 = t_maskProposal_0_3[2];\n",
      "  assign io_output_fire = (io_output_valid && io_output_ready);\n",
      "  assign io_output_valid = (((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1)) || (io_inputs_2_valid && maskRouted_2));\n",
      "  assign t_io_output_payload_addr = {maskRouted_2,maskRouted_1};\n",
      "  assign io_output_payload_addr = t_io_output_payload_addr_1;\n",
      "  assign io_output_payload_id = t_io_output_payload_id;\n",
      "  assign io_output_payload_len = t_io_output_payload_len;\n",
      "  assign io_output_payload_size = t_io_output_payload_size;\n",
      "  assign io_output_payload_burst = t_io_output_payload_burst;\n",
      "  assign io_output_payload_write = t_io_output_payload_write;\n",
      "  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready);\n",
      "  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready);\n",
      "  assign io_inputs_2_ready = (maskRouted_2 && io_output_ready);\n",
      "  assign io_chosenOH = {maskRouted_2,{maskRouted_1,maskRouted_0}};\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      locked <= 1'b0;\n",
      "      maskLocked_0 <= 1'b0;\n",
      "      maskLocked_1 <= 1'b0;\n",
      "      maskLocked_2 <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_output_valid) begin\n",
      "        maskLocked_0 <= maskRouted_0;\n",
      "        maskLocked_1 <= maskRouted_1;\n",
      "        maskLocked_2 <= maskRouted_2;\n",
      "      end\n",
      "      if(io_output_valid) begin\n",
      "        locked <= 1'b1;\n",
      "      end\n",
      "      if(io_output_fire) begin\n",
      "        locked <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//Axi4ReadOnlyErrorSlave replaced by Axi4ReadOnlyErrorSlave\n",
      "\n",
      "//Axi4SharedErrorSlave replaced by Axi4SharedErrorSlave\n",
      "\n",
      "module Axi4SharedErrorSlave (\n",
      "  input               io_axi_arw_valid,\n",
      "  output              io_axi_arw_ready,\n",
      "  input               io_axi_arw_payload_write,\n",
      "  input               io_axi_w_valid,\n",
      "  output              io_axi_w_ready,\n",
      "  input               io_axi_w_payload_last,\n",
      "  output              io_axi_b_valid,\n",
      "  input               io_axi_b_ready,\n",
      "  output              io_axi_r_valid,\n",
      "  input               io_axi_r_ready,\n",
      "  output              io_axi_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 consumeData;\n",
      "  reg                 sendReadRsp;\n",
      "  reg                 sendWriteRsp;\n",
      "  reg        [7:0]    remaining;\n",
      "  wire                remainingZero;\n",
      "  wire                io_axi_arw_fire;\n",
      "  wire                io_axi_w_fire;\n",
      "  wire                when_Axi4ErrorSlave_l92;\n",
      "  wire                io_axi_b_fire;\n",
      "\n",
      "  assign remainingZero = (remaining == 8'h0);\n",
      "  assign io_axi_arw_ready = (! ((consumeData || sendWriteRsp) || sendReadRsp));\n",
      "  assign io_axi_arw_fire = (io_axi_arw_valid && io_axi_arw_ready);\n",
      "  assign io_axi_w_ready = consumeData;\n",
      "  assign io_axi_w_fire = (io_axi_w_valid && io_axi_w_ready);\n",
      "  assign when_Axi4ErrorSlave_l92 = (io_axi_w_fire && io_axi_w_payload_last);\n",
      "  assign io_axi_b_valid = sendWriteRsp;\n",
      "  assign io_axi_b_fire = (io_axi_b_valid && io_axi_b_ready);\n",
      "  assign io_axi_r_valid = sendReadRsp;\n",
      "  assign io_axi_r_payload_last = remainingZero;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      consumeData <= 1'b0;\n",
      "      sendReadRsp <= 1'b0;\n",
      "      sendWriteRsp <= 1'b0;\n",
      "    end else begin\n",
      "      if(io_axi_arw_fire) begin\n",
      "        consumeData <= io_axi_arw_payload_write;\n",
      "        sendReadRsp <= (! io_axi_arw_payload_write);\n",
      "      end\n",
      "      if(when_Axi4ErrorSlave_l92) begin\n",
      "        consumeData <= 1'b0;\n",
      "        sendWriteRsp <= 1'b1;\n",
      "      end\n",
      "      if(io_axi_b_fire) begin\n",
      "        sendWriteRsp <= 1'b0;\n",
      "      end\n",
      "      if(sendReadRsp) begin\n",
      "        if(io_axi_r_ready) begin\n",
      "          if(remainingZero) begin\n",
      "            sendReadRsp <= 1'b0;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_axi_arw_fire) begin\n",
      "      remaining <= 8'h0;\n",
      "    end\n",
      "    if(sendReadRsp) begin\n",
      "      if(io_axi_r_ready) begin\n",
      "        remaining <= (remaining - 8'h01);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Axi4ReadOnlyErrorSlave (\n",
      "  input               io_axi_ar_valid,\n",
      "  output              io_axi_ar_ready,\n",
      "  input      [7:0]    io_axi_ar_payload_len,\n",
      "  output              io_axi_r_valid,\n",
      "  input               io_axi_r_ready,\n",
      "  output              io_axi_r_payload_last,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 sendRsp;\n",
      "  reg        [7:0]    remaining;\n",
      "  wire                remainingZero;\n",
      "  wire                io_axi_ar_fire;\n",
      "\n",
      "  assign remainingZero = (remaining == 8'h0);\n",
      "  assign io_axi_ar_ready = (! sendRsp);\n",
      "  assign io_axi_ar_fire = (io_axi_ar_valid && io_axi_ar_ready);\n",
      "  assign io_axi_r_valid = sendRsp;\n",
      "  assign io_axi_r_payload_last = remainingZero;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      sendRsp <= 1'b0;\n",
      "    end else begin\n",
      "      if(io_axi_ar_fire) begin\n",
      "        sendRsp <= 1'b1;\n",
      "      end\n",
      "      if(sendRsp) begin\n",
      "        if(io_axi_r_ready) begin\n",
      "          if(remainingZero) begin\n",
      "            sendRsp <= 1'b0;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_axi_ar_fire) begin\n",
      "      remaining <= io_axi_ar_payload_len;\n",
      "    end\n",
      "    if(sendRsp) begin\n",
      "      if(io_axi_r_ready) begin\n",
      "        remaining <= (remaining - 8'h01);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module PulseCCByToggle (\n",
      "  input               io_pulseIn,\n",
      "  output              io_pulseOut,\n",
      "  input               io_vgaClk,\n",
      "  input               resetCtrl_vgaReset,\n",
      "  input               io_axiClk\n",
      ");\n",
      "\n",
      "  wire                bufferCC_14_io_dataOut;\n",
      "  wire                inArea_target_buffercc_io_dataOut;\n",
      "  reg                 inArea_target;\n",
      "  wire                toplevel_resetCtrl_vgaReset_syncronized;\n",
      "  wire                outArea_target;\n",
      "  reg                 outArea_target_regNext;\n",
      "\n",
      "  BufferCC_6 bufferCC_14 (\n",
      "    .io_dataIn             (1'b1                    ), //i\n",
      "    .io_dataOut            (bufferCC_14_io_dataOut  ), //o\n",
      "    .io_axiClk             (io_axiClk               ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .resetCtrl_vgaReset    (resetCtrl_vgaReset      )  //i\n",
      "  );\n",
      "  BufferCC_7 inArea_target_buffercc (\n",
      "    .io_dataIn                                  (inArea_target                            ), //i\n",
      "    .io_dataOut                                 (inArea_target_buffercc_io_dataOut        ), //o\n",
      "    .io_axiClk                                  (io_axiClk                                ), //i\n",
      "    .toplevel_resetCtrl_vgaReset_syncronized    (toplevel_resetCtrl_vgaReset_syncronized  )  //i\n",
      "  );\n",
      "  assign toplevel_resetCtrl_vgaReset_syncronized = bufferCC_14_io_dataOut;\n",
      "  assign outArea_target = inArea_target_buffercc_io_dataOut;\n",
      "  assign io_pulseOut = (outArea_target ^ outArea_target_regNext);\n",
      "  always @(posedge io_vgaClk or negedge resetCtrl_vgaReset) begin\n",
      "    if(!resetCtrl_vgaReset) begin\n",
      "      inArea_target <= 1'b0;\n",
      "    end else begin\n",
      "      if(io_pulseIn) begin\n",
      "        inArea_target <= (! inArea_target);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk or negedge toplevel_resetCtrl_vgaReset_syncronized) begin\n",
      "    if(!toplevel_resetCtrl_vgaReset_syncronized) begin\n",
      "      outArea_target_regNext <= 1'b0;\n",
      "    end else begin\n",
      "      outArea_target_regNext <= outArea_target;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module VgaCtrl (\n",
      "  input               io_softReset,\n",
      "  input      [11:0]   io_timings_h_syncStart,\n",
      "  input      [11:0]   io_timings_h_syncEnd,\n",
      "  input      [11:0]   io_timings_h_colorStart,\n",
      "  input      [11:0]   io_timings_h_colorEnd,\n",
      "  input               io_timings_h_polarity,\n",
      "  input      [11:0]   io_timings_v_syncStart,\n",
      "  input      [11:0]   io_timings_v_syncEnd,\n",
      "  input      [11:0]   io_timings_v_colorStart,\n",
      "  input      [11:0]   io_timings_v_colorEnd,\n",
      "  input               io_timings_v_polarity,\n",
      "  output              io_frameStart,\n",
      "  input               io_pixels_valid,\n",
      "  output              io_pixels_ready,\n",
      "  input      [4:0]    io_pixels_payload_r,\n",
      "  input      [5:0]    io_pixels_payload_g,\n",
      "  input      [4:0]    io_pixels_payload_b,\n",
      "  output              io_vga_vSync,\n",
      "  output              io_vga_hSync,\n",
      "  output              io_vga_colorEn,\n",
      "  output     [4:0]    io_vga_color_r,\n",
      "  output     [5:0]    io_vga_color_g,\n",
      "  output     [4:0]    io_vga_color_b,\n",
      "  output              io_error,\n",
      "  input               io_vgaClk,\n",
      "  input               resetCtrl_vgaReset\n",
      ");\n",
      "\n",
      "  wire                when_VgaCtrl_l183;\n",
      "  reg        [11:0]   h_counter;\n",
      "  wire                h_syncStart;\n",
      "  wire                h_syncEnd;\n",
      "  wire                h_colorStart;\n",
      "  wire                h_colorEnd;\n",
      "  reg                 h_sync;\n",
      "  reg                 h_colorEn;\n",
      "  reg        [11:0]   v_counter;\n",
      "  wire                v_syncStart;\n",
      "  wire                v_syncEnd;\n",
      "  wire                v_colorStart;\n",
      "  wire                v_colorEnd;\n",
      "  reg                 v_sync;\n",
      "  reg                 v_colorEn;\n",
      "  wire                colorEn;\n",
      "\n",
      "  assign when_VgaCtrl_l183 = 1'b1;\n",
      "  assign h_syncStart = (h_counter == io_timings_h_syncStart);\n",
      "  assign h_syncEnd = (h_counter == io_timings_h_syncEnd);\n",
      "  assign h_colorStart = (h_counter == io_timings_h_colorStart);\n",
      "  assign h_colorEnd = (h_counter == io_timings_h_colorEnd);\n",
      "  assign v_syncStart = (v_counter == io_timings_v_syncStart);\n",
      "  assign v_syncEnd = (v_counter == io_timings_v_syncEnd);\n",
      "  assign v_colorStart = (v_counter == io_timings_v_colorStart);\n",
      "  assign v_colorEnd = (v_counter == io_timings_v_colorEnd);\n",
      "  assign colorEn = (h_colorEn && v_colorEn);\n",
      "  assign io_pixels_ready = colorEn;\n",
      "  assign io_error = (colorEn && (! io_pixels_valid));\n",
      "  assign io_frameStart = (v_syncStart && h_syncStart);\n",
      "  assign io_vga_hSync = (h_sync ^ io_timings_h_polarity);\n",
      "  assign io_vga_vSync = (v_sync ^ io_timings_v_polarity);\n",
      "  assign io_vga_colorEn = colorEn;\n",
      "  assign io_vga_color_r = io_pixels_payload_r;\n",
      "  assign io_vga_color_g = io_pixels_payload_g;\n",
      "  assign io_vga_color_b = io_pixels_payload_b;\n",
      "  always @(posedge io_vgaClk or negedge resetCtrl_vgaReset) begin\n",
      "    if(!resetCtrl_vgaReset) begin\n",
      "      h_counter <= 12'h0;\n",
      "      h_sync <= 1'b0;\n",
      "      h_colorEn <= 1'b0;\n",
      "      v_counter <= 12'h0;\n",
      "      v_sync <= 1'b0;\n",
      "      v_colorEn <= 1'b0;\n",
      "    end else begin\n",
      "      if(when_VgaCtrl_l183) begin\n",
      "        h_counter <= (h_counter + 12'h001);\n",
      "        if(h_syncEnd) begin\n",
      "          h_counter <= 12'h0;\n",
      "        end\n",
      "      end\n",
      "      if(h_syncStart) begin\n",
      "        h_sync <= 1'b1;\n",
      "      end\n",
      "      if(h_syncEnd) begin\n",
      "        h_sync <= 1'b0;\n",
      "      end\n",
      "      if(h_colorStart) begin\n",
      "        h_colorEn <= 1'b1;\n",
      "      end\n",
      "      if(h_colorEnd) begin\n",
      "        h_colorEn <= 1'b0;\n",
      "      end\n",
      "      if(io_softReset) begin\n",
      "        h_counter <= 12'h0;\n",
      "        h_sync <= 1'b0;\n",
      "        h_colorEn <= 1'b0;\n",
      "      end\n",
      "      if(h_syncEnd) begin\n",
      "        v_counter <= (v_counter + 12'h001);\n",
      "        if(v_syncEnd) begin\n",
      "          v_counter <= 12'h0;\n",
      "        end\n",
      "      end\n",
      "      if(v_syncStart) begin\n",
      "        v_sync <= 1'b1;\n",
      "      end\n",
      "      if(v_syncEnd) begin\n",
      "        v_sync <= 1'b0;\n",
      "      end\n",
      "      if(v_colorStart) begin\n",
      "        v_colorEn <= 1'b1;\n",
      "      end\n",
      "      if(v_colorEnd) begin\n",
      "        v_colorEn <= 1'b0;\n",
      "      end\n",
      "      if(io_softReset) begin\n",
      "        v_counter <= 12'h0;\n",
      "        v_sync <= 1'b0;\n",
      "        v_colorEn <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_11 (\n",
      "  input               io_dataIn,\n",
      "  output              io_dataOut,\n",
      "  input               io_vgaClk,\n",
      "  input               resetCtrl_vgaReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_vgaClk) begin\n",
      "    buffers_0 <= io_dataIn;\n",
      "    buffers_1 <= buffers_0;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module VideoDma (\n",
      "  input               io_start,\n",
      "  output              io_busy,\n",
      "  input      [26:0]   io_base,\n",
      "  input      [17:0]   io_size,\n",
      "  output reg          io_mem_cmd_valid,\n",
      "  input               io_mem_cmd_ready,\n",
      "  output     [26:0]   io_mem_cmd_payload,\n",
      "  input               io_mem_rsp_valid,\n",
      "  input               io_mem_rsp_payload_last,\n",
      "  input      [31:0]   io_mem_rsp_payload_fragment,\n",
      "  output              io_frame_valid,\n",
      "  input               io_frame_ready,\n",
      "  output              io_frame_payload_last,\n",
      "  output     [4:0]    io_frame_payload_fragment_r,\n",
      "  output     [5:0]    io_frame_payload_fragment_g,\n",
      "  output     [4:0]    io_frame_payload_fragment_b,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset,\n",
      "  input               io_vgaClk,\n",
      "  input               resetCtrl_vgaReset\n",
      ");\n",
      "\n",
      "  wire                rspArea_fifo_io_push_ready;\n",
      "  wire                rspArea_fifo_io_pop_valid;\n",
      "  wire                rspArea_fifo_io_pop_payload_last;\n",
      "  wire       [31:0]   rspArea_fifo_io_pop_payload_fragment;\n",
      "  wire       [6:0]    rspArea_frameClockArea_popCmdGray_buffercc_io_dataOut;\n",
      "  wire       [26:0]   t_io_mem_cmd_payload;\n",
      "  wire       [2:0]    t_rspArea_frameClockArea_popBeatCounter_valueNext;\n",
      "  wire       [0:0]    t_rspArea_frameClockArea_popBeatCounter_valueNext_1;\n",
      "  reg        [15:0]   t_t_io_frame_payload_fragment_r_1;\n",
      "  reg        [5:0]    t_pendingMemRsp;\n",
      "  reg        [5:0]    t_pendingMemRsp_1;\n",
      "  wire                io_mem_cmd_fire;\n",
      "  wire                when_Utils_l615;\n",
      "  reg                 pendingMemCmd_incrementIt;\n",
      "  reg                 pendingMemCmd_decrementIt;\n",
      "  wire       [2:0]    pendingMemCmd_valueNext;\n",
      "  reg        [2:0]    pendingMemCmd_value;\n",
      "  reg        [2:0]    pendingMemCmd_finalIncrement;\n",
      "  wire                when_Utils_l640;\n",
      "  wire                when_Utils_l642;\n",
      "  wire                io_mem_cmd_fire_1;\n",
      "  reg        [5:0]    pendingMemRsp;\n",
      "  wire       [5:0]    t_pendingMemRsp_2;\n",
      "  wire                toManyPendingCmd;\n",
      "  wire                toManyPendingRsp;\n",
      "  reg                 isActive;\n",
      "  reg                 cmdActive;\n",
      "  reg        [17:0]   memCmdCounter;\n",
      "  wire                memCmdLast;\n",
      "  wire                when_VideoDma_l94;\n",
      "  wire                when_VideoDma_l102;\n",
      "  wire                when_VideoDma_l104;\n",
      "  wire                when_VideoDma_l108;\n",
      "  wire                io_mem_cmd_fire_2;\n",
      "  wire                memRsp_valid;\n",
      "  wire                memRsp_payload_last;\n",
      "  wire       [31:0]   memRsp_payload_fragment;\n",
      "  wire                fifoPop_valid;\n",
      "  wire                fifoPop_ready;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire                fifoPop_payload_last;\n",
      "  wire       [31:0]   fifoPop_payload_fragment;\n",
      "  wire                memRsp_toStream_valid;\n",
      "  wire                memRsp_toStream_payload_last;\n",
      "  wire       [31:0]   memRsp_toStream_payload_fragment;\n",
      "  reg                 rspArea_frameClockArea_popBeatCounter_willIncrement;\n",
      "  wire                rspArea_frameClockArea_popBeatCounter_willClear;\n",
      "  reg        [2:0]    rspArea_frameClockArea_popBeatCounter_valueNext;\n",
      "  reg        [2:0]    rspArea_frameClockArea_popBeatCounter_value;\n",
      "  wire                rspArea_frameClockArea_popBeatCounter_willOverflowIfInc;\n",
      "  wire                rspArea_frameClockArea_popBeatCounter_willOverflow;\n",
      "  wire                rspArea_fifo_io_pop_fire;\n",
      "  reg        [6:0]    rspArea_frameClockArea_popCmdGray;\n",
      "  reg                 t_when_Utils_l385;\n",
      "  wire       [6:0]    t_when_Utils_l385_1;\n",
      "  reg                 t_when_Utils_l385_2;\n",
      "  reg                 t_when_Utils_l385_3;\n",
      "  reg                 t_when_Utils_l385_4;\n",
      "  reg                 t_when_Utils_l385_5;\n",
      "  reg                 t_when_Utils_l385_6;\n",
      "  reg                 t_when_Utils_l385_7;\n",
      "  wire                when_Utils_l385;\n",
      "  wire                when_Utils_l385_1;\n",
      "  wire                when_Utils_l385_2;\n",
      "  wire                when_Utils_l385_3;\n",
      "  wire                when_Utils_l385_4;\n",
      "  wire                when_Utils_l385_5;\n",
      "  wire                when_Utils_l385_6;\n",
      "  wire       [6:0]    rspArea_popCmdGray;\n",
      "  wire                io_mem_cmd_fire_3;\n",
      "  reg        [6:0]    rspArea_pushCmdGray;\n",
      "  reg                 t_when_Utils_l385_8;\n",
      "  wire       [6:0]    t_when_Utils_l385_9;\n",
      "  reg                 t_when_Utils_l385_10;\n",
      "  reg                 t_when_Utils_l385_11;\n",
      "  reg                 t_when_Utils_l385_12;\n",
      "  reg                 t_when_Utils_l385_13;\n",
      "  reg                 t_when_Utils_l385_14;\n",
      "  reg                 t_when_Utils_l385_15;\n",
      "  wire                when_Utils_l385_7;\n",
      "  wire                when_Utils_l385_8;\n",
      "  wire                when_Utils_l385_9;\n",
      "  wire                when_Utils_l385_10;\n",
      "  wire                when_Utils_l385_11;\n",
      "  wire                when_Utils_l385_12;\n",
      "  wire                when_Utils_l385_13;\n",
      "  wire                io_frame_fire;\n",
      "  reg                 t_io_frame_payload_last;\n",
      "  reg        [0:0]    t_io_frame_payload_last_1;\n",
      "  reg        [0:0]    t_io_frame_payload_last_2;\n",
      "  wire                t_io_frame_payload_last_3;\n",
      "  wire       [31:0]   t_io_frame_payload_fragment_r;\n",
      "  wire       [15:0]   t_io_frame_payload_fragment_r_1;\n",
      "\n",
      "  assign t_io_mem_cmd_payload = {9'd0, memCmdCounter};\n",
      "  assign t_rspArea_frameClockArea_popBeatCounter_valueNext_1 = rspArea_frameClockArea_popBeatCounter_willIncrement;\n",
      "  assign t_rspArea_frameClockArea_popBeatCounter_valueNext = {2'd0, t_rspArea_frameClockArea_popBeatCounter_valueNext_1};\n",
      "  StreamFifoCC rspArea_fifo (\n",
      "    .io_push_valid               (memRsp_toStream_valid                       ), //i\n",
      "    .io_push_ready               (rspArea_fifo_io_push_ready                  ), //o\n",
      "    .io_push_payload_last        (memRsp_toStream_payload_last                ), //i\n",
      "    .io_push_payload_fragment    (memRsp_toStream_payload_fragment[31:0]      ), //i\n",
      "    .io_pop_valid                (rspArea_fifo_io_pop_valid                   ), //o\n",
      "    .io_pop_ready                (fifoPop_ready                               ), //i\n",
      "    .io_pop_payload_last         (rspArea_fifo_io_pop_payload_last            ), //o\n",
      "    .io_pop_payload_fragment     (rspArea_fifo_io_pop_payload_fragment[31:0]  ), //o\n",
      "    .io_axiClk                   (io_axiClk                                   ), //i\n",
      "    .resetCtrl_axiReset          (resetCtrl_axiReset                          ), //i\n",
      "    .io_vgaClk                   (io_vgaClk                                   )  //i\n",
      "  );\n",
      "  BufferCC_5 rspArea_frameClockArea_popCmdGray_buffercc (\n",
      "    .io_dataIn             (rspArea_frameClockArea_popCmdGray[6:0]                      ), //i\n",
      "    .io_dataOut            (rspArea_frameClockArea_popCmdGray_buffercc_io_dataOut[6:0]  ), //o\n",
      "    .io_axiClk             (io_axiClk                                                   ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                                          )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(t_io_frame_payload_last_2)\n",
      "      1'b0 : t_t_io_frame_payload_fragment_r_1 = t_io_frame_payload_fragment_r[15 : 0];\n",
      "      default : t_t_io_frame_payload_fragment_r_1 = t_io_frame_payload_fragment_r[31 : 16];\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_pendingMemRsp = t_pendingMemRsp_1;\n",
      "    if(io_mem_rsp_valid) begin\n",
      "      t_pendingMemRsp = (t_pendingMemRsp_1 - 6'h01);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_pendingMemRsp_1 = t_pendingMemRsp_2;\n",
      "    if(io_mem_cmd_fire_1) begin\n",
      "      t_pendingMemRsp_1 = (t_pendingMemRsp_2 + 6'h08);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_mem_cmd_fire = (io_mem_cmd_valid && io_mem_cmd_ready);\n",
      "  assign when_Utils_l615 = (io_mem_rsp_valid && io_mem_rsp_payload_last);\n",
      "  always @(*) begin\n",
      "    pendingMemCmd_incrementIt = 1'b0;\n",
      "    if(io_mem_cmd_fire) begin\n",
      "      pendingMemCmd_incrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pendingMemCmd_decrementIt = 1'b0;\n",
      "    if(when_Utils_l615) begin\n",
      "      pendingMemCmd_decrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l640 = (pendingMemCmd_incrementIt && (! pendingMemCmd_decrementIt));\n",
      "  always @(*) begin\n",
      "    if(when_Utils_l640) begin\n",
      "      pendingMemCmd_finalIncrement = 3'b001;\n",
      "    end else begin\n",
      "      if(when_Utils_l642) begin\n",
      "        pendingMemCmd_finalIncrement = 3'b111;\n",
      "      end else begin\n",
      "        pendingMemCmd_finalIncrement = 3'b000;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l642 = ((! pendingMemCmd_incrementIt) && pendingMemCmd_decrementIt);\n",
      "  assign pendingMemCmd_valueNext = (pendingMemCmd_value + pendingMemCmd_finalIncrement);\n",
      "  assign io_mem_cmd_fire_1 = (io_mem_cmd_valid && io_mem_cmd_ready);\n",
      "  assign t_pendingMemRsp_2 = pendingMemRsp;\n",
      "  assign toManyPendingCmd = (3'b110 < pendingMemCmd_value);\n",
      "  assign io_busy = isActive;\n",
      "  assign memCmdLast = (memCmdCounter == io_size);\n",
      "  always @(*) begin\n",
      "    io_mem_cmd_valid = 1'b0;\n",
      "    if(!when_VideoDma_l94) begin\n",
      "      if(cmdActive) begin\n",
      "        if(when_VideoDma_l102) begin\n",
      "          io_mem_cmd_valid = 1'b1;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_mem_cmd_payload = (io_base + t_io_mem_cmd_payload);\n",
      "  assign when_VideoDma_l94 = (! isActive);\n",
      "  assign when_VideoDma_l102 = ((! toManyPendingCmd) && (! toManyPendingRsp));\n",
      "  assign when_VideoDma_l104 = (memCmdLast && io_mem_cmd_ready);\n",
      "  assign when_VideoDma_l108 = (pendingMemRsp == 6'h0);\n",
      "  assign io_mem_cmd_fire_2 = (io_mem_cmd_valid && io_mem_cmd_ready);\n",
      "  assign memRsp_valid = io_mem_rsp_valid;\n",
      "  assign memRsp_payload_last = ((! cmdActive) && (pendingMemRsp == 6'h01));\n",
      "  assign memRsp_payload_fragment = io_mem_rsp_payload_fragment;\n",
      "  assign memRsp_toStream_valid = memRsp_valid;\n",
      "  assign memRsp_toStream_payload_last = memRsp_payload_last;\n",
      "  assign memRsp_toStream_payload_fragment = memRsp_payload_fragment;\n",
      "  assign fifoPop_valid = rspArea_fifo_io_pop_valid;\n",
      "  assign fifoPop_payload_last = rspArea_fifo_io_pop_payload_last;\n",
      "  assign fifoPop_payload_fragment = rspArea_fifo_io_pop_payload_fragment;\n",
      "  always @(*) begin\n",
      "    rspArea_frameClockArea_popBeatCounter_willIncrement = 1'b0;\n",
      "    if(rspArea_fifo_io_pop_fire) begin\n",
      "      rspArea_frameClockArea_popBeatCounter_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign rspArea_frameClockArea_popBeatCounter_willClear = 1'b0;\n",
      "  assign rspArea_frameClockArea_popBeatCounter_willOverflowIfInc = (rspArea_frameClockArea_popBeatCounter_value == 3'b111);\n",
      "  assign rspArea_frameClockArea_popBeatCounter_willOverflow = (rspArea_frameClockArea_popBeatCounter_willOverflowIfInc && rspArea_frameClockArea_popBeatCounter_willIncrement);\n",
      "  always @(*) begin\n",
      "    rspArea_frameClockArea_popBeatCounter_valueNext = (rspArea_frameClockArea_popBeatCounter_value + t_rspArea_frameClockArea_popBeatCounter_valueNext);\n",
      "    if(rspArea_frameClockArea_popBeatCounter_willClear) begin\n",
      "      rspArea_frameClockArea_popBeatCounter_valueNext = 3'b000;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign rspArea_fifo_io_pop_fire = (rspArea_fifo_io_pop_valid && fifoPop_ready);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign t_when_Utils_l385_1 = {1'b1,{rspArea_frameClockArea_popCmdGray[4 : 0],t_when_Utils_l385}};\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_2 = t_when_Utils_l385_3;\n",
      "    if(when_Utils_l385_5) begin\n",
      "      t_when_Utils_l385_2 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_3 = t_when_Utils_l385_4;\n",
      "    if(when_Utils_l385_4) begin\n",
      "      t_when_Utils_l385_3 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_4 = t_when_Utils_l385_5;\n",
      "    if(when_Utils_l385_3) begin\n",
      "      t_when_Utils_l385_4 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_5 = t_when_Utils_l385_6;\n",
      "    if(when_Utils_l385_2) begin\n",
      "      t_when_Utils_l385_5 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_6 = t_when_Utils_l385_7;\n",
      "    if(when_Utils_l385_1) begin\n",
      "      t_when_Utils_l385_6 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_7 = 1'b0;\n",
      "    if(when_Utils_l385) begin\n",
      "      t_when_Utils_l385_7 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l385 = (t_when_Utils_l385_1[0] && (! 1'b0));\n",
      "  assign when_Utils_l385_1 = (t_when_Utils_l385_1[1] && (! t_when_Utils_l385_7));\n",
      "  assign when_Utils_l385_2 = (t_when_Utils_l385_1[2] && (! t_when_Utils_l385_6));\n",
      "  assign when_Utils_l385_3 = (t_when_Utils_l385_1[3] && (! t_when_Utils_l385_5));\n",
      "  assign when_Utils_l385_4 = (t_when_Utils_l385_1[4] && (! t_when_Utils_l385_4));\n",
      "  assign when_Utils_l385_5 = (t_when_Utils_l385_1[5] && (! t_when_Utils_l385_3));\n",
      "  assign when_Utils_l385_6 = (t_when_Utils_l385_1[6] && (! t_when_Utils_l385_2));\n",
      "  assign rspArea_popCmdGray = rspArea_frameClockArea_popCmdGray_buffercc_io_dataOut;\n",
      "  assign io_mem_cmd_fire_3 = (io_mem_cmd_valid && io_mem_cmd_ready);\n",
      "  assign t_when_Utils_l385_9 = {1'b1,{rspArea_pushCmdGray[4 : 0],t_when_Utils_l385_8}};\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_10 = t_when_Utils_l385_11;\n",
      "    if(when_Utils_l385_12) begin\n",
      "      t_when_Utils_l385_10 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_11 = t_when_Utils_l385_12;\n",
      "    if(when_Utils_l385_11) begin\n",
      "      t_when_Utils_l385_11 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_12 = t_when_Utils_l385_13;\n",
      "    if(when_Utils_l385_10) begin\n",
      "      t_when_Utils_l385_12 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_13 = t_when_Utils_l385_14;\n",
      "    if(when_Utils_l385_9) begin\n",
      "      t_when_Utils_l385_13 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_14 = t_when_Utils_l385_15;\n",
      "    if(when_Utils_l385_8) begin\n",
      "      t_when_Utils_l385_14 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_when_Utils_l385_15 = 1'b0;\n",
      "    if(when_Utils_l385_7) begin\n",
      "      t_when_Utils_l385_15 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l385_7 = (t_when_Utils_l385_9[0] && (! 1'b0));\n",
      "  assign when_Utils_l385_8 = (t_when_Utils_l385_9[1] && (! t_when_Utils_l385_15));\n",
      "  assign when_Utils_l385_9 = (t_when_Utils_l385_9[2] && (! t_when_Utils_l385_14));\n",
      "  assign when_Utils_l385_10 = (t_when_Utils_l385_9[3] && (! t_when_Utils_l385_13));\n",
      "  assign when_Utils_l385_11 = (t_when_Utils_l385_9[4] && (! t_when_Utils_l385_12));\n",
      "  assign when_Utils_l385_12 = (t_when_Utils_l385_9[5] && (! t_when_Utils_l385_11));\n",
      "  assign when_Utils_l385_13 = (t_when_Utils_l385_9[6] && (! t_when_Utils_l385_10));\n",
      "  assign toManyPendingRsp = ((rspArea_pushCmdGray[6 : 5] == (~ rspArea_popCmdGray[6 : 5])) && (rspArea_pushCmdGray[4 : 0] == rspArea_popCmdGray[4 : 0]));\n",
      "  assign io_frame_fire = (io_frame_valid && io_frame_ready);\n",
      "  always @(*) begin\n",
      "    t_io_frame_payload_last = 1'b0;\n",
      "    if(io_frame_fire) begin\n",
      "      t_io_frame_payload_last = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_io_frame_payload_last_3 = (t_io_frame_payload_last_2 == 1'b1);\n",
      "  always @(*) begin\n",
      "    t_io_frame_payload_last_1 = (t_io_frame_payload_last_2 + t_io_frame_payload_last);\n",
      "    if(1'b0) begin\n",
      "      t_io_frame_payload_last_1 = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_frame_valid = fifoPop_valid;\n",
      "  assign t_io_frame_payload_fragment_r = fifoPop_payload_fragment;\n",
      "  assign t_io_frame_payload_fragment_r_1 = t_t_io_frame_payload_fragment_r_1;\n",
      "  assign io_frame_payload_fragment_r = t_io_frame_payload_fragment_r_1[4 : 0];\n",
      "  assign io_frame_payload_fragment_g = t_io_frame_payload_fragment_r_1[10 : 5];\n",
      "  assign io_frame_payload_fragment_b = t_io_frame_payload_fragment_r_1[15 : 11];\n",
      "  assign io_frame_payload_last = (fifoPop_payload_last && t_io_frame_payload_last_3);\n",
      "  assign fifoPop_ready = (io_frame_ready && t_io_frame_payload_last_3);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pendingMemCmd_value <= 3'b000;\n",
      "      pendingMemRsp <= 6'h0;\n",
      "      isActive <= 1'b0;\n",
      "      cmdActive <= 1'b0;\n",
      "      rspArea_pushCmdGray <= 7'h0;\n",
      "      t_when_Utils_l385_8 <= 1'b1;\n",
      "    end else begin\n",
      "      pendingMemCmd_value <= pendingMemCmd_valueNext;\n",
      "      pendingMemRsp <= t_pendingMemRsp;\n",
      "      if(when_VideoDma_l94) begin\n",
      "        if(io_start) begin\n",
      "          isActive <= 1'b1;\n",
      "          cmdActive <= 1'b1;\n",
      "        end\n",
      "      end else begin\n",
      "        if(cmdActive) begin\n",
      "          if(when_VideoDma_l102) begin\n",
      "            if(when_VideoDma_l104) begin\n",
      "              cmdActive <= 1'b0;\n",
      "            end\n",
      "          end\n",
      "        end else begin\n",
      "          if(when_VideoDma_l108) begin\n",
      "            isActive <= 1'b0;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      if(io_mem_cmd_fire_3) begin\n",
      "        if(when_Utils_l385_7) begin\n",
      "          rspArea_pushCmdGray[0] <= (! rspArea_pushCmdGray[0]);\n",
      "        end\n",
      "        if(when_Utils_l385_8) begin\n",
      "          rspArea_pushCmdGray[1] <= (! rspArea_pushCmdGray[1]);\n",
      "        end\n",
      "        if(when_Utils_l385_9) begin\n",
      "          rspArea_pushCmdGray[2] <= (! rspArea_pushCmdGray[2]);\n",
      "        end\n",
      "        if(when_Utils_l385_10) begin\n",
      "          rspArea_pushCmdGray[3] <= (! rspArea_pushCmdGray[3]);\n",
      "        end\n",
      "        if(when_Utils_l385_11) begin\n",
      "          rspArea_pushCmdGray[4] <= (! rspArea_pushCmdGray[4]);\n",
      "        end\n",
      "        if(when_Utils_l385_12) begin\n",
      "          rspArea_pushCmdGray[5] <= (! rspArea_pushCmdGray[5]);\n",
      "        end\n",
      "        if(when_Utils_l385_13) begin\n",
      "          rspArea_pushCmdGray[6] <= (! rspArea_pushCmdGray[6]);\n",
      "        end\n",
      "        t_when_Utils_l385_8 <= (! t_when_Utils_l385_8);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(when_VideoDma_l94) begin\n",
      "      if(io_start) begin\n",
      "        memCmdCounter <= 18'h0;\n",
      "      end\n",
      "    end\n",
      "    if(io_mem_cmd_fire_2) begin\n",
      "      memCmdCounter <= (memCmdCounter + 18'h00001);\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_vgaClk or negedge resetCtrl_vgaReset) begin\n",
      "    if(!resetCtrl_vgaReset) begin\n",
      "      rspArea_frameClockArea_popBeatCounter_value <= 3'b000;\n",
      "      rspArea_frameClockArea_popCmdGray <= 7'h0;\n",
      "      t_when_Utils_l385 <= 1'b1;\n",
      "      t_io_frame_payload_last_2 <= 1'b0;\n",
      "    end else begin\n",
      "      rspArea_frameClockArea_popBeatCounter_value <= rspArea_frameClockArea_popBeatCounter_valueNext;\n",
      "      if(rspArea_frameClockArea_popBeatCounter_willOverflow) begin\n",
      "        if(when_Utils_l385) begin\n",
      "          rspArea_frameClockArea_popCmdGray[0] <= (! rspArea_frameClockArea_popCmdGray[0]);\n",
      "        end\n",
      "        if(when_Utils_l385_1) begin\n",
      "          rspArea_frameClockArea_popCmdGray[1] <= (! rspArea_frameClockArea_popCmdGray[1]);\n",
      "        end\n",
      "        if(when_Utils_l385_2) begin\n",
      "          rspArea_frameClockArea_popCmdGray[2] <= (! rspArea_frameClockArea_popCmdGray[2]);\n",
      "        end\n",
      "        if(when_Utils_l385_3) begin\n",
      "          rspArea_frameClockArea_popCmdGray[3] <= (! rspArea_frameClockArea_popCmdGray[3]);\n",
      "        end\n",
      "        if(when_Utils_l385_4) begin\n",
      "          rspArea_frameClockArea_popCmdGray[4] <= (! rspArea_frameClockArea_popCmdGray[4]);\n",
      "        end\n",
      "        if(when_Utils_l385_5) begin\n",
      "          rspArea_frameClockArea_popCmdGray[5] <= (! rspArea_frameClockArea_popCmdGray[5]);\n",
      "        end\n",
      "        if(when_Utils_l385_6) begin\n",
      "          rspArea_frameClockArea_popCmdGray[6] <= (! rspArea_frameClockArea_popCmdGray[6]);\n",
      "        end\n",
      "        t_when_Utils_l385 <= (! t_when_Utils_l385);\n",
      "      end\n",
      "      t_io_frame_payload_last_2 <= t_io_frame_payload_last_1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//StreamFifo replaced by StreamFifo\n",
      "\n",
      "module StreamFifo (\n",
      "  input               io_push_valid,\n",
      "  output              io_push_ready,\n",
      "  input      [7:0]    io_push_payload,\n",
      "  output              io_pop_valid,\n",
      "  input               io_pop_ready,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  output     [7:0]    io_pop_payload,\n",
      "  input               io_flush,\n",
      "  output     [4:0]    io_occupancy,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg        [7:0]    t_logic_ram_port0;\n",
      "  wire       [3:0]    t_logic_pushPtr_valueNext;\n",
      "  wire       [0:0]    t_logic_pushPtr_valueNext_1;\n",
      "  wire       [3:0]    t_logic_popPtr_valueNext;\n",
      "  wire       [0:0]    t_logic_popPtr_valueNext_1;\n",
      "  wire                t_logic_ram_port;\n",
      "  wire                t_io_pop_payload;\n",
      "  reg                 t_1;\n",
      "  reg                 logic_pushPtr_willIncrement;\n",
      "  reg                 logic_pushPtr_willClear;\n",
      "  reg        [3:0]    logic_pushPtr_valueNext;\n",
      "  reg        [3:0]    logic_pushPtr_value;\n",
      "  reg                 logic_popPtr_willIncrement;\n",
      "  reg                 logic_popPtr_willClear;\n",
      "  reg        [3:0]    logic_popPtr_valueNext;\n",
      "  reg        [3:0]    logic_popPtr_value;\n",
      "  wire                logic_ptrMatch;\n",
      "  reg                 logic_risingOccupancy;\n",
      "  wire                logic_pushing;\n",
      "  wire                logic_popping;\n",
      "  wire                logic_empty;\n",
      "  wire                logic_full;\n",
      "  reg                 t_io_pop_valid;\n",
      "  wire                when_Stream_l954;\n",
      "  wire       [3:0]    logic_ptrDif;\n",
      "  reg [7:0] logic_ram [0:15];\n",
      "\n",
      "  assign t_logic_pushPtr_valueNext_1 = logic_pushPtr_willIncrement;\n",
      "  assign t_logic_pushPtr_valueNext = {3'd0, t_logic_pushPtr_valueNext_1};\n",
      "  assign t_logic_popPtr_valueNext_1 = logic_popPtr_willIncrement;\n",
      "  assign t_logic_popPtr_valueNext = {3'd0, t_logic_popPtr_valueNext_1};\n",
      "  assign t_io_pop_payload = 1'b1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_io_pop_payload) begin\n",
      "      t_logic_ram_port0 <= logic_ram[logic_popPtr_valueNext];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n",
      "      logic_ram[logic_pushPtr_value] <= io_push_payload;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_1 = 1'b0;\n",
      "    logic_pushPtr_willIncrement = 1'b0;\n",
      "    if(logic_pushing) begin\n",
      "      t_1 = 1'b1;\n",
      "      logic_pushPtr_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    logic_pushPtr_willClear = 1'b0;\n",
      "    logic_popPtr_willClear = 1'b0;\n",
      "    if(io_flush) begin\n",
      "      logic_pushPtr_willClear = 1'b1;\n",
      "      logic_popPtr_willClear = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    logic_pushPtr_valueNext = (logic_pushPtr_value + t_logic_pushPtr_valueNext);\n",
      "    if(logic_pushPtr_willClear) begin\n",
      "      logic_pushPtr_valueNext = 4'b0000;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    logic_popPtr_willIncrement = 1'b0;\n",
      "    if(logic_popping) begin\n",
      "      logic_popPtr_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    logic_popPtr_valueNext = (logic_popPtr_value + t_logic_popPtr_valueNext);\n",
      "    if(logic_popPtr_willClear) begin\n",
      "      logic_popPtr_valueNext = 4'b0000;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign logic_ptrMatch = (logic_pushPtr_value == logic_popPtr_value);\n",
      "  assign logic_pushing = (io_push_valid && io_push_ready);\n",
      "  assign logic_popping = (io_pop_valid && io_pop_ready);\n",
      "  assign logic_empty = (logic_ptrMatch && (! logic_risingOccupancy));\n",
      "  assign logic_full = (logic_ptrMatch && logic_risingOccupancy);\n",
      "  assign io_push_ready = (! logic_full);\n",
      "  assign io_pop_valid = ((! logic_empty) && (! (t_io_pop_valid && (! logic_full))));\n",
      "  assign io_pop_payload = t_logic_ram_port0;\n",
      "  assign when_Stream_l954 = (logic_pushing != logic_popping);\n",
      "  assign logic_ptrDif = (logic_pushPtr_value - logic_popPtr_value);\n",
      "  assign io_occupancy = {(logic_risingOccupancy && logic_ptrMatch),logic_ptrDif};\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      logic_pushPtr_value <= 4'b0000;\n",
      "      logic_popPtr_value <= 4'b0000;\n",
      "      logic_risingOccupancy <= 1'b0;\n",
      "      t_io_pop_valid <= 1'b0;\n",
      "    end else begin\n",
      "      logic_pushPtr_value <= logic_pushPtr_valueNext;\n",
      "      logic_popPtr_value <= logic_popPtr_valueNext;\n",
      "      t_io_pop_valid <= (logic_popPtr_valueNext == logic_pushPtr_value);\n",
      "      if(when_Stream_l954) begin\n",
      "        logic_risingOccupancy <= logic_pushing;\n",
      "      end\n",
      "      if(io_flush) begin\n",
      "        logic_risingOccupancy <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module UartCtrl (\n",
      "  input      [2:0]    io_config_frame_dataLength,\n",
      "  input      [0:0]    io_config_frame_stop,\n",
      "  input      [1:0]    io_config_frame_parity,\n",
      "  input      [19:0]   io_config_clockDivider,\n",
      "  input               io_write_valid,\n",
      "  output reg          io_write_ready,\n",
      "  input      [7:0]    io_write_payload,\n",
      "  output              io_read_valid,\n",
      "  input               io_read_ready,\n",
      "  output     [7:0]    io_read_payload,\n",
      "  output              io_uart_txd,\n",
      "  input               io_uart_rxd,\n",
      "  output              io_readError,\n",
      "  input               io_writeBreak,\n",
      "  output              io_readBreak,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam UartStopType_ONE = 1'd0;\n",
      "  localparam UartStopType_TWO = 1'd1;\n",
      "  localparam UartParityType_NONE = 2'd0;\n",
      "  localparam UartParityType_EVEN = 2'd1;\n",
      "  localparam UartParityType_ODD = 2'd2;\n",
      "\n",
      "  wire                tx_io_write_ready;\n",
      "  wire                tx_io_txd;\n",
      "  wire                rx_io_read_valid;\n",
      "  wire       [7:0]    rx_io_read_payload;\n",
      "  wire                rx_io_error;\n",
      "  wire                rx_io_break;\n",
      "  reg        [19:0]   clockDivider_counter;\n",
      "  wire                clockDivider_tick;\n",
      "  reg                 clockDivider_tickReg;\n",
      "  reg                 io_write_thrown_valid;\n",
      "  wire                io_write_thrown_ready;\n",
      "  wire       [7:0]    io_write_thrown_payload;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [23:0] io_config_frame_stop_string;\n",
      "  reg [31:0] io_config_frame_parity_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  UartCtrlTx tx (\n",
      "    .io_configFrame_dataLength    (io_config_frame_dataLength[2:0]  ), //i\n",
      "    .io_configFrame_stop          (io_config_frame_stop             ), //i\n",
      "    .io_configFrame_parity        (io_config_frame_parity[1:0]      ), //i\n",
      "    .io_samplingTick              (clockDivider_tickReg             ), //i\n",
      "    .io_write_valid               (io_write_thrown_valid            ), //i\n",
      "    .io_write_ready               (tx_io_write_ready                ), //o\n",
      "    .io_write_payload             (io_write_thrown_payload[7:0]     ), //i\n",
      "    .io_cts                       (1'b0                             ), //i\n",
      "    .io_txd                       (tx_io_txd                        ), //o\n",
      "    .io_break                     (io_writeBreak                    ), //i\n",
      "    .io_axiClk                    (io_axiClk                        ), //i\n",
      "    .resetCtrl_axiReset           (resetCtrl_axiReset               )  //i\n",
      "  );\n",
      "  UartCtrlRx rx (\n",
      "    .io_configFrame_dataLength    (io_config_frame_dataLength[2:0]  ), //i\n",
      "    .io_configFrame_stop          (io_config_frame_stop             ), //i\n",
      "    .io_configFrame_parity        (io_config_frame_parity[1:0]      ), //i\n",
      "    .io_samplingTick              (clockDivider_tickReg             ), //i\n",
      "    .io_read_valid                (rx_io_read_valid                 ), //o\n",
      "    .io_read_payload              (rx_io_read_payload[7:0]          ), //o\n",
      "    .io_rxd                       (io_uart_rxd                      ), //i\n",
      "    .io_error                     (rx_io_error                      ), //o\n",
      "    .io_break                     (rx_io_break                      ), //o\n",
      "    .io_axiClk                    (io_axiClk                        ), //i\n",
      "    .resetCtrl_axiReset           (resetCtrl_axiReset               )  //i\n",
      "  );\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(io_config_frame_stop)\n",
      "      UartStopType_ONE : io_config_frame_stop_string = \"ONE\";\n",
      "      UartStopType_TWO : io_config_frame_stop_string = \"TWO\";\n",
      "      default : io_config_frame_stop_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(io_config_frame_parity)\n",
      "      UartParityType_NONE : io_config_frame_parity_string = \"NONE\";\n",
      "      UartParityType_EVEN : io_config_frame_parity_string = \"EVEN\";\n",
      "      UartParityType_ODD : io_config_frame_parity_string = \"ODD \";\n",
      "      default : io_config_frame_parity_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  assign clockDivider_tick = (clockDivider_counter == 20'h0);\n",
      "  always @(*) begin\n",
      "    io_write_thrown_valid = io_write_valid;\n",
      "    io_write_ready = io_write_thrown_ready;\n",
      "    if(rx_io_break) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      io_write_thrown_valid = 1'b0;\n",
      "      io_write_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_write_thrown_payload = io_write_payload;\n",
      "  assign io_write_thrown_ready = tx_io_write_ready;\n",
      "  assign io_read_valid = rx_io_read_valid;\n",
      "  assign io_read_payload = rx_io_read_payload;\n",
      "  assign io_uart_txd = tx_io_txd;\n",
      "  assign io_readError = rx_io_error;\n",
      "  assign io_readBreak = rx_io_break;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      clockDivider_counter <= 20'h0;\n",
      "      clockDivider_tickReg <= 1'b0;\n",
      "    end else begin\n",
      "      clockDivider_tickReg <= clockDivider_tick;\n",
      "      clockDivider_counter <= (clockDivider_counter - 20'h00001);\n",
      "      if(clockDivider_tick) begin\n",
      "        clockDivider_counter <= io_config_clockDivider;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module InterruptCtrl (\n",
      "  input      [3:0]    io_inputs,\n",
      "  input      [3:0]    io_clears,\n",
      "  input      [3:0]    io_masks,\n",
      "  output     [3:0]    io_pendings,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg        [3:0]    pendings;\n",
      "\n",
      "  assign io_pendings = (pendings & io_masks);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pendings <= 4'b0000;\n",
      "    end else begin\n",
      "      pendings <= ((pendings & (~ io_clears)) | io_inputs);\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//Timer_1 replaced by Timer_1\n",
      "\n",
      "//Timer_1 replaced by Timer_1\n",
      "\n",
      "module Timer_1 (\n",
      "  input               io_tick,\n",
      "  input               io_clear,\n",
      "  input      [15:0]   io_limit,\n",
      "  output              io_full,\n",
      "  output     [15:0]   io_value,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [15:0]   t_counter;\n",
      "  wire       [0:0]    t_counter_1;\n",
      "  reg        [15:0]   counter;\n",
      "  wire                limitHit;\n",
      "  reg                 inhibitFull;\n",
      "\n",
      "  assign t_counter_1 = (! limitHit);\n",
      "  assign t_counter = {15'd0, t_counter_1};\n",
      "  assign limitHit = (counter == io_limit);\n",
      "  assign io_full = ((limitHit && io_tick) && (! inhibitFull));\n",
      "  assign io_value = counter;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      inhibitFull <= 1'b0;\n",
      "    end else begin\n",
      "      if(io_tick) begin\n",
      "        inhibitFull <= limitHit;\n",
      "      end\n",
      "      if(io_clear) begin\n",
      "        inhibitFull <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_tick) begin\n",
      "      counter <= (counter + t_counter);\n",
      "    end\n",
      "    if(io_clear) begin\n",
      "      counter <= 16'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Timer (\n",
      "  input               io_tick,\n",
      "  input               io_clear,\n",
      "  input      [31:0]   io_limit,\n",
      "  output              io_full,\n",
      "  output     [31:0]   io_value,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [31:0]   t_counter;\n",
      "  wire       [0:0]    t_counter_1;\n",
      "  reg        [31:0]   counter;\n",
      "  wire                limitHit;\n",
      "  reg                 inhibitFull;\n",
      "\n",
      "  assign t_counter_1 = (! limitHit);\n",
      "  assign t_counter = {31'd0, t_counter_1};\n",
      "  assign limitHit = (counter == io_limit);\n",
      "  assign io_full = ((limitHit && io_tick) && (! inhibitFull));\n",
      "  assign io_value = counter;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      inhibitFull <= 1'b0;\n",
      "    end else begin\n",
      "      if(io_tick) begin\n",
      "        inhibitFull <= limitHit;\n",
      "      end\n",
      "      if(io_clear) begin\n",
      "        inhibitFull <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_tick) begin\n",
      "      counter <= (counter + t_counter);\n",
      "    end\n",
      "    if(io_clear) begin\n",
      "      counter <= 32'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Prescaler (\n",
      "  input               io_clear,\n",
      "  input      [15:0]   io_limit,\n",
      "  output              io_overflow,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg        [15:0]   counter;\n",
      "  wire                when_Prescaler_l17;\n",
      "\n",
      "  assign when_Prescaler_l17 = (io_clear || io_overflow);\n",
      "  assign io_overflow = (counter == io_limit);\n",
      "  always @(posedge io_axiClk) begin\n",
      "    counter <= (counter + 16'h0001);\n",
      "    if(when_Prescaler_l17) begin\n",
      "      counter <= 16'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_10 (\n",
      "  input               io_dataIn_clear,\n",
      "  input               io_dataIn_tick,\n",
      "  output              io_dataOut_clear,\n",
      "  output              io_dataOut_tick,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0_clear;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0_tick;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1_clear;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1_tick;\n",
      "\n",
      "  assign io_dataOut_clear = buffers_1_clear;\n",
      "  assign io_dataOut_tick = buffers_1_tick;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    buffers_0_clear <= io_dataIn_clear;\n",
      "    buffers_0_tick <= io_dataIn_tick;\n",
      "    buffers_1_clear <= buffers_0_clear;\n",
      "    buffers_1_tick <= buffers_0_tick;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//BufferCC_8 replaced by BufferCC_8\n",
      "\n",
      "module BufferCC_8 (\n",
      "  input      [31:0]   io_dataIn,\n",
      "  output     [31:0]   io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg        [31:0]   buffers_0;\n",
      "  (* async_reg = \"true\" *) reg        [31:0]   buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    buffers_0 <= io_dataIn;\n",
      "    buffers_1 <= buffers_0;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamFork_1 (\n",
      "  input               io_input_valid,\n",
      "  output reg          io_input_ready,\n",
      "  input      [31:0]   io_input_payload_address,\n",
      "  input      [31:0]   io_input_payload_data,\n",
      "  input               io_input_payload_wr,\n",
      "  input      [1:0]    io_input_payload_size,\n",
      "  output              io_outputs_0_valid,\n",
      "  input               io_outputs_0_ready,\n",
      "  output     [31:0]   io_outputs_0_payload_address,\n",
      "  output              io_outputs_0_payload_wr,\n",
      "  output     [1:0]    io_outputs_0_payload_size,\n",
      "  output              io_outputs_1_valid,\n",
      "  input               io_outputs_1_ready,\n",
      "  output     [31:0]   io_outputs_1_payload_address,\n",
      "  output     [31:0]   io_outputs_1_payload_data,\n",
      "  output              io_outputs_1_payload_wr,\n",
      "  output     [1:0]    io_outputs_1_payload_size,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg                 t_io_outputs_0_valid;\n",
      "  reg                 t_io_outputs_1_valid;\n",
      "  wire                when_Stream_l825;\n",
      "  wire                when_Stream_l825_1;\n",
      "  wire                io_outputs_0_fire;\n",
      "  wire                io_outputs_1_fire;\n",
      "\n",
      "  always @(*) begin\n",
      "    io_input_ready = 1'b1;\n",
      "    if(when_Stream_l825) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "    if(when_Stream_l825_1) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l825 = ((! io_outputs_0_ready) && t_io_outputs_0_valid);\n",
      "  assign when_Stream_l825_1 = ((! io_outputs_1_ready) && t_io_outputs_1_valid);\n",
      "  assign io_outputs_0_valid = (io_input_valid && t_io_outputs_0_valid);\n",
      "  assign io_outputs_0_payload_address = io_input_payload_address;\n",
      "  assign io_outputs_0_payload_wr = io_input_payload_wr;\n",
      "  assign io_outputs_0_payload_size = io_input_payload_size;\n",
      "  assign io_outputs_0_fire = (io_outputs_0_valid && io_outputs_0_ready);\n",
      "  assign io_outputs_1_valid = (io_input_valid && t_io_outputs_1_valid);\n",
      "  assign io_outputs_1_payload_address = io_input_payload_address;\n",
      "  assign io_outputs_1_payload_data = io_input_payload_data;\n",
      "  assign io_outputs_1_payload_wr = io_input_payload_wr;\n",
      "  assign io_outputs_1_payload_size = io_input_payload_size;\n",
      "  assign io_outputs_1_fire = (io_outputs_1_valid && io_outputs_1_ready);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      t_io_outputs_0_valid <= 1'b1;\n",
      "      t_io_outputs_1_valid <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_outputs_0_fire) begin\n",
      "        t_io_outputs_0_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_outputs_1_fire) begin\n",
      "        t_io_outputs_1_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_input_ready) begin\n",
      "        t_io_outputs_0_valid <= 1'b1;\n",
      "        t_io_outputs_1_valid <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module SystemDebugger (\n",
      "  input               io_remote_cmd_valid,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  input               io_remote_cmd_payload_last,\n",
      "  input      [0:0]    io_remote_cmd_payload_fragment,\n",
      "  output              io_remote_rsp_valid,\n",
      "  output              io_remote_rsp_payload_error,\n",
      "  output     [31:0]   io_remote_rsp_payload_data,\n",
      "  output              io_mem_cmd_valid,\n",
      "  input               io_mem_cmd_ready,\n",
      "  output     [31:0]   io_mem_cmd_payload_address,\n",
      "  output     [31:0]   io_mem_cmd_payload_data,\n",
      "  output              io_mem_cmd_payload_wr,\n",
      "  output     [1:0]    io_mem_cmd_payload_size,\n",
      "  input               io_mem_rsp_valid,\n",
      "  input      [31:0]   io_mem_rsp_payload,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  reg        [66:0]   dispatcher_dataShifter;\n",
      "  reg                 dispatcher_dataLoaded;\n",
      "  reg        [7:0]    dispatcher_headerShifter;\n",
      "  wire       [7:0]    dispatcher_header;\n",
      "  reg                 dispatcher_headerLoaded;\n",
      "  reg        [2:0]    dispatcher_counter;\n",
      "  wire                when_Fragment_l346;\n",
      "  wire                when_Fragment_l349;\n",
      "  wire       [66:0]   t_io_mem_cmd_payload_address;\n",
      "  wire                io_mem_cmd_isStall;\n",
      "  wire                when_Fragment_l372;\n",
      "\n",
      "  assign dispatcher_header = dispatcher_headerShifter[7 : 0];\n",
      "  assign when_Fragment_l346 = (dispatcher_headerLoaded == 1'b0);\n",
      "  assign when_Fragment_l349 = (dispatcher_counter == 3'b111);\n",
      "  assign t_io_mem_cmd_payload_address = dispatcher_dataShifter[66 : 0];\n",
      "  assign io_mem_cmd_payload_address = t_io_mem_cmd_payload_address[31 : 0];\n",
      "  assign io_mem_cmd_payload_data = t_io_mem_cmd_payload_address[63 : 32];\n",
      "  assign io_mem_cmd_payload_wr = t_io_mem_cmd_payload_address[64];\n",
      "  assign io_mem_cmd_payload_size = t_io_mem_cmd_payload_address[66 : 65];\n",
      "  assign io_mem_cmd_valid = (dispatcher_dataLoaded && (dispatcher_header == 8'h0));\n",
      "  assign io_mem_cmd_isStall = (io_mem_cmd_valid && (! io_mem_cmd_ready));\n",
      "  assign when_Fragment_l372 = ((dispatcher_headerLoaded && dispatcher_dataLoaded) && (! io_mem_cmd_isStall));\n",
      "  assign io_remote_rsp_valid = io_mem_rsp_valid;\n",
      "  assign io_remote_rsp_payload_error = 1'b0;\n",
      "  assign io_remote_rsp_payload_data = io_mem_rsp_payload;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      dispatcher_dataLoaded <= 1'b0;\n",
      "      dispatcher_headerLoaded <= 1'b0;\n",
      "      dispatcher_counter <= 3'b000;\n",
      "    end else begin\n",
      "      if(io_remote_cmd_valid) begin\n",
      "        if(when_Fragment_l346) begin\n",
      "          dispatcher_counter <= (dispatcher_counter + 3'b001);\n",
      "          if(when_Fragment_l349) begin\n",
      "            dispatcher_headerLoaded <= 1'b1;\n",
      "          end\n",
      "        end\n",
      "        if(io_remote_cmd_payload_last) begin\n",
      "          dispatcher_headerLoaded <= 1'b1;\n",
      "          dispatcher_dataLoaded <= 1'b1;\n",
      "          dispatcher_counter <= 3'b000;\n",
      "        end\n",
      "      end\n",
      "      if(when_Fragment_l372) begin\n",
      "        dispatcher_headerLoaded <= 1'b0;\n",
      "        dispatcher_dataLoaded <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_remote_cmd_valid) begin\n",
      "      if(when_Fragment_l346) begin\n",
      "        dispatcher_headerShifter <= ({io_remote_cmd_payload_fragment,dispatcher_headerShifter} >>> 1);\n",
      "      end else begin\n",
      "        dispatcher_dataShifter <= ({io_remote_cmd_payload_fragment,dispatcher_dataShifter} >>> 1);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module JtagBridge (\n",
      "  input               io_jtag_tms,\n",
      "  input               io_jtag_tdi,\n",
      "  output              io_jtag_tdo,\n",
      "  input               io_jtag_tck,\n",
      "  output              io_remote_cmd_valid,\n",
      "  output              io_remote_cmd_payload_last,\n",
      "  output     [0:0]    io_remote_cmd_payload_fragment,\n",
      "  input               io_remote_rsp_valid,\n",
      "  output              io_remote_rsp_ready,\n",
      "  input               io_remote_rsp_payload_error,\n",
      "  input      [31:0]   io_remote_rsp_payload_data,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam JtagState_RESET = 4'd0;\n",
      "  localparam JtagState_IDLE = 4'd1;\n",
      "  localparam JtagState_IR_SELECT = 4'd2;\n",
      "  localparam JtagState_IR_CAPTURE = 4'd3;\n",
      "  localparam JtagState_IR_SHIFT = 4'd4;\n",
      "  localparam JtagState_IR_EXIT1 = 4'd5;\n",
      "  localparam JtagState_IR_PAUSE = 4'd6;\n",
      "  localparam JtagState_IR_EXIT2 = 4'd7;\n",
      "  localparam JtagState_IR_UPDATE = 4'd8;\n",
      "  localparam JtagState_DR_SELECT = 4'd9;\n",
      "  localparam JtagState_DR_CAPTURE = 4'd10;\n",
      "  localparam JtagState_DR_SHIFT = 4'd11;\n",
      "  localparam JtagState_DR_EXIT1 = 4'd12;\n",
      "  localparam JtagState_DR_PAUSE = 4'd13;\n",
      "  localparam JtagState_DR_EXIT2 = 4'd14;\n",
      "  localparam JtagState_DR_UPDATE = 4'd15;\n",
      "\n",
      "  wire                flowCCByToggle_1_io_output_valid;\n",
      "  wire                flowCCByToggle_1_io_output_payload_last;\n",
      "  wire       [0:0]    flowCCByToggle_1_io_output_payload_fragment;\n",
      "  wire       [3:0]    t_jtag_tap_isBypass;\n",
      "  wire       [3:0]    t_jtag_tap_isBypass_1;\n",
      "  wire       [1:0]    t_jtag_tap_instructionShift;\n",
      "  wire                system_cmd_valid;\n",
      "  wire                system_cmd_payload_last;\n",
      "  wire       [0:0]    system_cmd_payload_fragment;\n",
      "  wire                system_cmd_toStream_valid;\n",
      "  wire                system_cmd_toStream_payload_last;\n",
      "  wire       [0:0]    system_cmd_toStream_payload_fragment;\n",
      "  (* async_reg = \"true\" *) reg                 system_rsp_valid;\n",
      "  (* async_reg = \"true\" *) reg                 system_rsp_payload_error;\n",
      "  (* async_reg = \"true\" *) reg        [31:0]   system_rsp_payload_data;\n",
      "  wire                io_remote_rsp_fire;\n",
      "  wire       [3:0]    jtag_tap_fsm_stateNext;\n",
      "  reg        [3:0]    jtag_tap_fsm_state;\n",
      "  reg        [3:0]    t_jtag_tap_fsm_stateNext;\n",
      "  reg        [3:0]    jtag_tap_instruction;\n",
      "  reg        [3:0]    jtag_tap_instructionShift;\n",
      "  reg                 jtag_tap_bypass;\n",
      "  reg                 jtag_tap_tdoUnbufferd;\n",
      "  reg                 jtag_tap_tdoDr;\n",
      "  wire                jtag_tap_tdoIr;\n",
      "  wire                jtag_tap_isBypass;\n",
      "  reg                 jtag_tap_tdoUnbufferd_regNext;\n",
      "  wire                jtag_idcodeArea_ctrl_tdi;\n",
      "  wire                jtag_idcodeArea_ctrl_enable;\n",
      "  wire                jtag_idcodeArea_ctrl_capture;\n",
      "  wire                jtag_idcodeArea_ctrl_shift;\n",
      "  wire                jtag_idcodeArea_ctrl_tdo;\n",
      "  reg        [31:0]   jtag_idcodeArea_shifter;\n",
      "  wire                when_JtagTap_l120;\n",
      "  wire                jtag_writeArea_ctrl_tdi;\n",
      "  wire                jtag_writeArea_ctrl_enable;\n",
      "  wire                jtag_writeArea_ctrl_shift;\n",
      "  wire                jtag_writeArea_ctrl_tdo;\n",
      "  wire                jtag_writeArea_source_valid;\n",
      "  wire                jtag_writeArea_source_payload_last;\n",
      "  wire       [0:0]    jtag_writeArea_source_payload_fragment;\n",
      "  reg                 jtag_writeArea_valid;\n",
      "  reg                 jtag_writeArea_data;\n",
      "  wire                jtag_readArea_ctrl_tdi;\n",
      "  wire                jtag_readArea_ctrl_enable;\n",
      "  wire                jtag_readArea_ctrl_capture;\n",
      "  wire                jtag_readArea_ctrl_shift;\n",
      "  wire                jtag_readArea_ctrl_tdo;\n",
      "  reg        [33:0]   jtag_readArea_full_shifter;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [79:0] jtag_tap_fsm_stateNext_string;\n",
      "  reg [79:0] jtag_tap_fsm_state_string;\n",
      "  reg [79:0] t_jtag_tap_fsm_stateNext_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  assign t_jtag_tap_isBypass = jtag_tap_instruction;\n",
      "  assign t_jtag_tap_isBypass_1 = 4'b1111;\n",
      "  assign t_jtag_tap_instructionShift = 2'b01;\n",
      "  FlowCCByToggle flowCCByToggle_1 (\n",
      "    .io_input_valid                (jtag_writeArea_source_valid                  ), //i\n",
      "    .io_input_payload_last         (jtag_writeArea_source_payload_last           ), //i\n",
      "    .io_input_payload_fragment     (jtag_writeArea_source_payload_fragment       ), //i\n",
      "    .io_output_valid               (flowCCByToggle_1_io_output_valid             ), //o\n",
      "    .io_output_payload_last        (flowCCByToggle_1_io_output_payload_last      ), //o\n",
      "    .io_output_payload_fragment    (flowCCByToggle_1_io_output_payload_fragment  ), //o\n",
      "    .io_jtag_tck                   (io_jtag_tck                                  ), //i\n",
      "    .io_axiClk                     (io_axiClk                                    ), //i\n",
      "    .resetCtrl_axiReset            (resetCtrl_axiReset                           )  //i\n",
      "  );\n",
      "  initial begin\n",
      "  `ifndef SYNTHESIS\n",
      "    jtag_tap_fsm_state = {1{$urandom}};\n",
      "  `endif\n",
      "  end\n",
      "\n",
      "  `ifndef SYNTHESIS\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  always @(*) begin\n",
      "    case(jtag_tap_fsm_stateNext)\n",
      "      JtagState_RESET : jtag_tap_fsm_stateNext_string = \"RESET     \";\n",
      "      JtagState_IDLE : jtag_tap_fsm_stateNext_string = \"IDLE      \";\n",
      "      JtagState_IR_SELECT : jtag_tap_fsm_stateNext_string = \"IR_SELECT \";\n",
      "      JtagState_IR_CAPTURE : jtag_tap_fsm_stateNext_string = \"IR_CAPTURE\";\n",
      "      JtagState_IR_SHIFT : jtag_tap_fsm_stateNext_string = \"IR_SHIFT  \";\n",
      "      JtagState_IR_EXIT1 : jtag_tap_fsm_stateNext_string = \"IR_EXIT1  \";\n",
      "      JtagState_IR_PAUSE : jtag_tap_fsm_stateNext_string = \"IR_PAUSE  \";\n",
      "      JtagState_IR_EXIT2 : jtag_tap_fsm_stateNext_string = \"IR_EXIT2  \";\n",
      "      JtagState_IR_UPDATE : jtag_tap_fsm_stateNext_string = \"IR_UPDATE \";\n",
      "      JtagState_DR_SELECT : jtag_tap_fsm_stateNext_string = \"DR_SELECT \";\n",
      "      JtagState_DR_CAPTURE : jtag_tap_fsm_stateNext_string = \"DR_CAPTURE\";\n",
      "      JtagState_DR_SHIFT : jtag_tap_fsm_stateNext_string = \"DR_SHIFT  \";\n",
      "      JtagState_DR_EXIT1 : jtag_tap_fsm_stateNext_string = \"DR_EXIT1  \";\n",
      "      JtagState_DR_PAUSE : jtag_tap_fsm_stateNext_string = \"DR_PAUSE  \";\n",
      "      JtagState_DR_EXIT2 : jtag_tap_fsm_stateNext_string = \"DR_EXIT2  \";\n",
      "      JtagState_DR_UPDATE : jtag_tap_fsm_stateNext_string = \"DR_UPDATE \";\n",
      "      default : jtag_tap_fsm_stateNext_string = \"??????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(jtag_tap_fsm_state)\n",
      "      JtagState_RESET : jtag_tap_fsm_state_string = \"RESET     \";\n",
      "      JtagState_IDLE : jtag_tap_fsm_state_string = \"IDLE      \";\n",
      "      JtagState_IR_SELECT : jtag_tap_fsm_state_string = \"IR_SELECT \";\n",
      "      JtagState_IR_CAPTURE : jtag_tap_fsm_state_string = \"IR_CAPTURE\";\n",
      "      JtagState_IR_SHIFT : jtag_tap_fsm_state_string = \"IR_SHIFT  \";\n",
      "      JtagState_IR_EXIT1 : jtag_tap_fsm_state_string = \"IR_EXIT1  \";\n",
      "      JtagState_IR_PAUSE : jtag_tap_fsm_state_string = \"IR_PAUSE  \";\n",
      "      JtagState_IR_EXIT2 : jtag_tap_fsm_state_string = \"IR_EXIT2  \";\n",
      "      JtagState_IR_UPDATE : jtag_tap_fsm_state_string = \"IR_UPDATE \";\n",
      "      JtagState_DR_SELECT : jtag_tap_fsm_state_string = \"DR_SELECT \";\n",
      "      JtagState_DR_CAPTURE : jtag_tap_fsm_state_string = \"DR_CAPTURE\";\n",
      "      JtagState_DR_SHIFT : jtag_tap_fsm_state_string = \"DR_SHIFT  \";\n",
      "      JtagState_DR_EXIT1 : jtag_tap_fsm_state_string = \"DR_EXIT1  \";\n",
      "      JtagState_DR_PAUSE : jtag_tap_fsm_state_string = \"DR_PAUSE  \";\n",
      "      JtagState_DR_EXIT2 : jtag_tap_fsm_state_string = \"DR_EXIT2  \";\n",
      "      JtagState_DR_UPDATE : jtag_tap_fsm_state_string = \"DR_UPDATE \";\n",
      "      default : jtag_tap_fsm_state_string = \"??????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_jtag_tap_fsm_stateNext)\n",
      "      JtagState_RESET : t_jtag_tap_fsm_stateNext_string = \"RESET     \";\n",
      "      JtagState_IDLE : t_jtag_tap_fsm_stateNext_string = \"IDLE      \";\n",
      "      JtagState_IR_SELECT : t_jtag_tap_fsm_stateNext_string = \"IR_SELECT \";\n",
      "      JtagState_IR_CAPTURE : t_jtag_tap_fsm_stateNext_string = \"IR_CAPTURE\";\n",
      "      JtagState_IR_SHIFT : t_jtag_tap_fsm_stateNext_string = \"IR_SHIFT  \";\n",
      "      JtagState_IR_EXIT1 : t_jtag_tap_fsm_stateNext_string = \"IR_EXIT1  \";\n",
      "      JtagState_IR_PAUSE : t_jtag_tap_fsm_stateNext_string = \"IR_PAUSE  \";\n",
      "      JtagState_IR_EXIT2 : t_jtag_tap_fsm_stateNext_string = \"IR_EXIT2  \";\n",
      "      JtagState_IR_UPDATE : t_jtag_tap_fsm_stateNext_string = \"IR_UPDATE \";\n",
      "      JtagState_DR_SELECT : t_jtag_tap_fsm_stateNext_string = \"DR_SELECT \";\n",
      "      JtagState_DR_CAPTURE : t_jtag_tap_fsm_stateNext_string = \"DR_CAPTURE\";\n",
      "      JtagState_DR_SHIFT : t_jtag_tap_fsm_stateNext_string = \"DR_SHIFT  \";\n",
      "      JtagState_DR_EXIT1 : t_jtag_tap_fsm_stateNext_string = \"DR_EXIT1  \";\n",
      "      JtagState_DR_PAUSE : t_jtag_tap_fsm_stateNext_string = \"DR_PAUSE  \";\n",
      "      JtagState_DR_EXIT2 : t_jtag_tap_fsm_stateNext_string = \"DR_EXIT2  \";\n",
      "      JtagState_DR_UPDATE : t_jtag_tap_fsm_stateNext_string = \"DR_UPDATE \";\n",
      "      default : t_jtag_tap_fsm_stateNext_string = \"??????????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  assign system_cmd_toStream_valid = system_cmd_valid;\n",
      "  assign system_cmd_toStream_payload_last = system_cmd_payload_last;\n",
      "  assign system_cmd_toStream_payload_fragment = system_cmd_payload_fragment;\n",
      "  assign io_remote_cmd_valid = system_cmd_toStream_valid;\n",
      "  assign io_remote_cmd_payload_last = system_cmd_toStream_payload_last;\n",
      "  assign io_remote_cmd_payload_fragment = system_cmd_toStream_payload_fragment;\n",
      "  assign io_remote_rsp_fire = (io_remote_rsp_valid && io_remote_rsp_ready);\n",
      "  assign io_remote_rsp_ready = 1'b1;\n",
      "  always @(*) begin\n",
      "    case(jtag_tap_fsm_state)\n",
      "      JtagState_IDLE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_SELECT : JtagState_IDLE);\n",
      "      end\n",
      "      JtagState_IR_SELECT : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_RESET : JtagState_IR_CAPTURE);\n",
      "      end\n",
      "      JtagState_IR_CAPTURE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_IR_EXIT1 : JtagState_IR_SHIFT);\n",
      "      end\n",
      "      JtagState_IR_SHIFT : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_IR_EXIT1 : JtagState_IR_SHIFT);\n",
      "      end\n",
      "      JtagState_IR_EXIT1 : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_IR_UPDATE : JtagState_IR_PAUSE);\n",
      "      end\n",
      "      JtagState_IR_PAUSE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_IR_EXIT2 : JtagState_IR_PAUSE);\n",
      "      end\n",
      "      JtagState_IR_EXIT2 : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_IR_UPDATE : JtagState_IR_SHIFT);\n",
      "      end\n",
      "      JtagState_IR_UPDATE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_SELECT : JtagState_IDLE);\n",
      "      end\n",
      "      JtagState_DR_SELECT : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_IR_SELECT : JtagState_DR_CAPTURE);\n",
      "      end\n",
      "      JtagState_DR_CAPTURE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_EXIT1 : JtagState_DR_SHIFT);\n",
      "      end\n",
      "      JtagState_DR_SHIFT : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_EXIT1 : JtagState_DR_SHIFT);\n",
      "      end\n",
      "      JtagState_DR_EXIT1 : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_UPDATE : JtagState_DR_PAUSE);\n",
      "      end\n",
      "      JtagState_DR_PAUSE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_EXIT2 : JtagState_DR_PAUSE);\n",
      "      end\n",
      "      JtagState_DR_EXIT2 : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_UPDATE : JtagState_DR_SHIFT);\n",
      "      end\n",
      "      JtagState_DR_UPDATE : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_DR_SELECT : JtagState_IDLE);\n",
      "      end\n",
      "      default : begin\n",
      "        t_jtag_tap_fsm_stateNext = (io_jtag_tms ? JtagState_RESET : JtagState_IDLE);\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign jtag_tap_fsm_stateNext = t_jtag_tap_fsm_stateNext;\n",
      "  always @(*) begin\n",
      "    jtag_tap_tdoUnbufferd = jtag_tap_bypass;\n",
      "    case(jtag_tap_fsm_state)\n",
      "      JtagState_IR_SHIFT : begin\n",
      "        jtag_tap_tdoUnbufferd = jtag_tap_tdoIr;\n",
      "      end\n",
      "      JtagState_DR_SHIFT : begin\n",
      "        if(jtag_tap_isBypass) begin\n",
      "          jtag_tap_tdoUnbufferd = jtag_tap_bypass;\n",
      "        end else begin\n",
      "          jtag_tap_tdoUnbufferd = jtag_tap_tdoDr;\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    jtag_tap_tdoDr = 1'b0;\n",
      "    if(jtag_idcodeArea_ctrl_enable) begin\n",
      "      jtag_tap_tdoDr = jtag_idcodeArea_ctrl_tdo;\n",
      "    end\n",
      "    if(jtag_writeArea_ctrl_enable) begin\n",
      "      jtag_tap_tdoDr = jtag_writeArea_ctrl_tdo;\n",
      "    end\n",
      "    if(jtag_readArea_ctrl_enable) begin\n",
      "      jtag_tap_tdoDr = jtag_readArea_ctrl_tdo;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign jtag_tap_tdoIr = jtag_tap_instructionShift[0];\n",
      "  assign jtag_tap_isBypass = ($signed(t_jtag_tap_isBypass) == $signed(t_jtag_tap_isBypass_1));\n",
      "  assign io_jtag_tdo = jtag_tap_tdoUnbufferd_regNext;\n",
      "  assign jtag_idcodeArea_ctrl_tdo = jtag_idcodeArea_shifter[0];\n",
      "  assign jtag_idcodeArea_ctrl_tdi = io_jtag_tdi;\n",
      "  assign jtag_idcodeArea_ctrl_enable = (jtag_tap_instruction == 4'b0001);\n",
      "  assign jtag_idcodeArea_ctrl_capture = (jtag_tap_fsm_state == JtagState_DR_CAPTURE);\n",
      "  assign jtag_idcodeArea_ctrl_shift = (jtag_tap_fsm_state == JtagState_DR_SHIFT);\n",
      "  assign when_JtagTap_l120 = (jtag_tap_fsm_state == JtagState_RESET);\n",
      "  assign jtag_writeArea_source_valid = jtag_writeArea_valid;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign jtag_writeArea_source_payload_last = (! (jtag_writeArea_ctrl_enable && jtag_writeArea_ctrl_shift));\n",
      "  assign jtag_writeArea_source_payload_fragment[0] = jtag_writeArea_data;\n",
      "  assign system_cmd_valid = flowCCByToggle_1_io_output_valid;\n",
      "  assign system_cmd_payload_last = flowCCByToggle_1_io_output_payload_last;\n",
      "  assign system_cmd_payload_fragment = flowCCByToggle_1_io_output_payload_fragment;\n",
      "  assign jtag_writeArea_ctrl_tdo = 1'b0;\n",
      "  assign jtag_writeArea_ctrl_tdi = io_jtag_tdi;\n",
      "  assign jtag_writeArea_ctrl_enable = (jtag_tap_instruction == 4'b0010);\n",
      "  assign jtag_writeArea_ctrl_shift = (jtag_tap_fsm_state == JtagState_DR_SHIFT);\n",
      "  assign jtag_readArea_ctrl_tdo = jtag_readArea_full_shifter[0];\n",
      "  assign jtag_readArea_ctrl_tdi = io_jtag_tdi;\n",
      "  assign jtag_readArea_ctrl_enable = (jtag_tap_instruction == 4'b0011);\n",
      "  assign jtag_readArea_ctrl_capture = (jtag_tap_fsm_state == JtagState_DR_CAPTURE);\n",
      "  assign jtag_readArea_ctrl_shift = (jtag_tap_fsm_state == JtagState_DR_SHIFT);\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(io_remote_cmd_valid) begin\n",
      "      system_rsp_valid <= 1'b0;\n",
      "    end\n",
      "    if(io_remote_rsp_fire) begin\n",
      "      system_rsp_valid <= 1'b1;\n",
      "      system_rsp_payload_error <= io_remote_rsp_payload_error;\n",
      "      system_rsp_payload_data <= io_remote_rsp_payload_data;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_jtag_tck) begin\n",
      "    jtag_tap_fsm_state <= jtag_tap_fsm_stateNext;\n",
      "    jtag_tap_bypass <= io_jtag_tdi;\n",
      "    case(jtag_tap_fsm_state)\n",
      "      JtagState_IR_CAPTURE : begin\n",
      "        jtag_tap_instructionShift <= {2'd0, t_jtag_tap_instructionShift};\n",
      "      end\n",
      "      JtagState_IR_SHIFT : begin\n",
      "        jtag_tap_instructionShift <= ({io_jtag_tdi,jtag_tap_instructionShift} >>> 1);\n",
      "      end\n",
      "      JtagState_IR_UPDATE : begin\n",
      "        jtag_tap_instruction <= jtag_tap_instructionShift;\n",
      "      end\n",
      "      JtagState_DR_SHIFT : begin\n",
      "        jtag_tap_instructionShift <= ({io_jtag_tdi,jtag_tap_instructionShift} >>> 1);\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "    if(jtag_idcodeArea_ctrl_enable) begin\n",
      "      if(jtag_idcodeArea_ctrl_shift) begin\n",
      "        jtag_idcodeArea_shifter <= ({jtag_idcodeArea_ctrl_tdi,jtag_idcodeArea_shifter} >>> 1);\n",
      "      end\n",
      "    end\n",
      "    if(jtag_idcodeArea_ctrl_capture) begin\n",
      "      jtag_idcodeArea_shifter <= 32'h10001fff;\n",
      "    end\n",
      "    if(when_JtagTap_l120) begin\n",
      "      jtag_tap_instruction <= 4'b0001;\n",
      "    end\n",
      "    jtag_writeArea_valid <= (jtag_writeArea_ctrl_enable && jtag_writeArea_ctrl_shift);\n",
      "    jtag_writeArea_data <= jtag_writeArea_ctrl_tdi;\n",
      "    if(jtag_readArea_ctrl_enable) begin\n",
      "      if(jtag_readArea_ctrl_capture) begin\n",
      "        jtag_readArea_full_shifter <= {{system_rsp_payload_data,system_rsp_payload_error},system_rsp_valid};\n",
      "      end\n",
      "      if(jtag_readArea_ctrl_shift) begin\n",
      "        jtag_readArea_full_shifter <= ({jtag_readArea_ctrl_tdi,jtag_readArea_full_shifter} >>> 1);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(negedge io_jtag_tck) begin\n",
      "    jtag_tap_tdoUnbufferd_regNext <= jtag_tap_tdoUnbufferd;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module SdramCtrl (\n",
      "  input               io_bus_cmd_valid,\n",
      "  output reg          io_bus_cmd_ready,\n",
      "  input      [24:0]   io_bus_cmd_payload_address,\n",
      "  input               io_bus_cmd_payload_write,\n",
      "  input      [15:0]   io_bus_cmd_payload_data,\n",
      "  input      [1:0]    io_bus_cmd_payload_mask,\n",
      "  input      [3:0]    io_bus_cmd_payload_context_id,\n",
      "  input               io_bus_cmd_payload_context_last,\n",
      "  output              io_bus_rsp_valid,\n",
      "  input               io_bus_rsp_ready,\n",
      "  output     [15:0]   io_bus_rsp_payload_data,\n",
      "  output     [3:0]    io_bus_rsp_payload_context_id,\n",
      "  output              io_bus_rsp_payload_context_last,\n",
      "  output     [12:0]   io_sdram_ADDR,\n",
      "  output     [1:0]    io_sdram_BA,\n",
      "  input      [15:0]   io_sdram_DQ_read,\n",
      "  output     [15:0]   io_sdram_DQ_write,\n",
      "  output     [15:0]   io_sdram_DQ_writeEnable,\n",
      "  output     [1:0]    io_sdram_DQM,\n",
      "  output              io_sdram_CASn,\n",
      "  output              io_sdram_CKE,\n",
      "  output              io_sdram_CSn,\n",
      "  output              io_sdram_RASn,\n",
      "  output              io_sdram_WEn,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam SdramCtrlBackendTask_MODE = 3'd0;\n",
      "  localparam SdramCtrlBackendTask_PRECHARGE_ALL = 3'd1;\n",
      "  localparam SdramCtrlBackendTask_PRECHARGE_SINGLE = 3'd2;\n",
      "  localparam SdramCtrlBackendTask_REFRESH = 3'd3;\n",
      "  localparam SdramCtrlBackendTask_ACTIVE = 3'd4;\n",
      "  localparam SdramCtrlBackendTask_READ = 3'd5;\n",
      "  localparam SdramCtrlBackendTask_WRITE = 3'd6;\n",
      "  localparam SdramCtrlFrontendState_BOOT_PRECHARGE = 2'd0;\n",
      "  localparam SdramCtrlFrontendState_BOOT_REFRESH = 2'd1;\n",
      "  localparam SdramCtrlFrontendState_BOOT_MODE = 2'd2;\n",
      "  localparam SdramCtrlFrontendState_RUN = 2'd3;\n",
      "\n",
      "  wire                chip_backupIn_fifo_io_push_ready;\n",
      "  wire                chip_backupIn_fifo_io_pop_valid;\n",
      "  wire       [15:0]   chip_backupIn_fifo_io_pop_payload_data;\n",
      "  wire       [3:0]    chip_backupIn_fifo_io_pop_payload_context_id;\n",
      "  wire                chip_backupIn_fifo_io_pop_payload_context_last;\n",
      "  wire       [9:0]    t_refresh_counter_valueNext;\n",
      "  wire       [0:0]    t_refresh_counter_valueNext_1;\n",
      "  wire       [2:0]    t_frontend_bootRefreshCounter_valueNext;\n",
      "  wire       [0:0]    t_frontend_bootRefreshCounter_valueNext_1;\n",
      "  reg                 t_t_when_SdramCtrl_l224;\n",
      "  reg        [12:0]   t_when_SdramCtrl_l224_1;\n",
      "  reg                 t_bubbleInserter_insertBubble;\n",
      "  reg                 t_bubbleInserter_insertBubble_1;\n",
      "  wire                refresh_counter_willIncrement;\n",
      "  wire                refresh_counter_willClear;\n",
      "  reg        [9:0]    refresh_counter_valueNext;\n",
      "  reg        [9:0]    refresh_counter_value;\n",
      "  wire                refresh_counter_willOverflowIfInc;\n",
      "  wire                refresh_counter_willOverflow;\n",
      "  reg                 refresh_pending;\n",
      "  reg        [13:0]   powerup_counter;\n",
      "  reg                 powerup_done;\n",
      "  wire                when_SdramCtrl_l146;\n",
      "  wire       [13:0]   t_when_SdramCtrl_l148;\n",
      "  wire                when_SdramCtrl_l148;\n",
      "  reg                 frontend_banks_0_active;\n",
      "  reg        [12:0]   frontend_banks_0_row;\n",
      "  reg                 frontend_banks_1_active;\n",
      "  reg        [12:0]   frontend_banks_1_row;\n",
      "  reg                 frontend_banks_2_active;\n",
      "  reg        [12:0]   frontend_banks_2_row;\n",
      "  reg                 frontend_banks_3_active;\n",
      "  reg        [12:0]   frontend_banks_3_row;\n",
      "  wire       [9:0]    frontend_address_column;\n",
      "  wire       [1:0]    frontend_address_bank;\n",
      "  wire       [12:0]   frontend_address_row;\n",
      "  wire       [24:0]   t_frontend_address_column;\n",
      "  reg                 frontend_rsp_valid;\n",
      "  reg                 frontend_rsp_ready;\n",
      "  reg        [2:0]    frontend_rsp_payload_task;\n",
      "  wire       [1:0]    frontend_rsp_payload_bank;\n",
      "  reg        [12:0]   frontend_rsp_payload_rowColumn;\n",
      "  wire       [15:0]   frontend_rsp_payload_data;\n",
      "  wire       [1:0]    frontend_rsp_payload_mask;\n",
      "  wire       [3:0]    frontend_rsp_payload_context_id;\n",
      "  wire                frontend_rsp_payload_context_last;\n",
      "  reg        [1:0]    frontend_state;\n",
      "  reg                 frontend_bootRefreshCounter_willIncrement;\n",
      "  wire                frontend_bootRefreshCounter_willClear;\n",
      "  reg        [2:0]    frontend_bootRefreshCounter_valueNext;\n",
      "  reg        [2:0]    frontend_bootRefreshCounter_value;\n",
      "  wire                frontend_bootRefreshCounter_willOverflowIfInc;\n",
      "  wire                when_SdramCtrl_l210;\n",
      "  wire                t_when_SdramCtrl_l224;\n",
      "  wire       [3:0]    t_1;\n",
      "  wire                t_2;\n",
      "  wire                t_3;\n",
      "  wire                t_4;\n",
      "  wire                t_5;\n",
      "  wire                when_SdramCtrl_l224;\n",
      "  wire                when_SdramCtrl_l229;\n",
      "  wire                bubbleInserter_cmd_valid;\n",
      "  wire                bubbleInserter_cmd_ready;\n",
      "  wire       [2:0]    bubbleInserter_cmd_payload_task;\n",
      "  wire       [1:0]    bubbleInserter_cmd_payload_bank;\n",
      "  wire       [12:0]   bubbleInserter_cmd_payload_rowColumn;\n",
      "  wire       [15:0]   bubbleInserter_cmd_payload_data;\n",
      "  wire       [1:0]    bubbleInserter_cmd_payload_mask;\n",
      "  wire       [3:0]    bubbleInserter_cmd_payload_context_id;\n",
      "  wire                bubbleInserter_cmd_payload_context_last;\n",
      "  reg                 frontend_rsp_rValid;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  reg        [2:0]    frontend_rsp_rData_task;\n",
      "  reg        [1:0]    frontend_rsp_rData_bank;\n",
      "  reg        [12:0]   frontend_rsp_rData_rowColumn;\n",
      "  reg        [15:0]   frontend_rsp_rData_data;\n",
      "  reg        [1:0]    frontend_rsp_rData_mask;\n",
      "  reg        [3:0]    frontend_rsp_rData_context_id;\n",
      "  reg                 frontend_rsp_rData_context_last;\n",
      "  wire                when_Stream_l342;\n",
      "  wire                bubbleInserter_rsp_valid;\n",
      "  wire                bubbleInserter_rsp_ready;\n",
      "  wire       [2:0]    bubbleInserter_rsp_payload_task;\n",
      "  wire       [1:0]    bubbleInserter_rsp_payload_bank;\n",
      "  wire       [12:0]   bubbleInserter_rsp_payload_rowColumn;\n",
      "  wire       [15:0]   bubbleInserter_rsp_payload_data;\n",
      "  wire       [1:0]    bubbleInserter_rsp_payload_mask;\n",
      "  wire       [3:0]    bubbleInserter_rsp_payload_context_id;\n",
      "  wire                bubbleInserter_rsp_payload_context_last;\n",
      "  reg                 bubbleInserter_insertBubble;\n",
      "  wire                t_bubbleInserter_cmd_ready;\n",
      "  wire       [2:0]    t_bubbleInserter_rsp_payload_task;\n",
      "  reg        [0:0]    bubbleInserter_timings_read_counter;\n",
      "  wire                bubbleInserter_timings_read_busy;\n",
      "  wire                when_SdramCtrl_l256;\n",
      "  reg        [2:0]    bubbleInserter_timings_write_counter;\n",
      "  wire                bubbleInserter_timings_write_busy;\n",
      "  wire                when_SdramCtrl_l256_1;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_0_precharge_counter;\n",
      "  wire                bubbleInserter_timings_banks_0_precharge_busy;\n",
      "  wire                when_SdramCtrl_l256_2;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_0_active_counter;\n",
      "  wire                bubbleInserter_timings_banks_0_active_busy;\n",
      "  wire                when_SdramCtrl_l256_3;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_1_precharge_counter;\n",
      "  wire                bubbleInserter_timings_banks_1_precharge_busy;\n",
      "  wire                when_SdramCtrl_l256_4;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_1_active_counter;\n",
      "  wire                bubbleInserter_timings_banks_1_active_busy;\n",
      "  wire                when_SdramCtrl_l256_5;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_2_precharge_counter;\n",
      "  wire                bubbleInserter_timings_banks_2_precharge_busy;\n",
      "  wire                when_SdramCtrl_l256_6;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_2_active_counter;\n",
      "  wire                bubbleInserter_timings_banks_2_active_busy;\n",
      "  wire                when_SdramCtrl_l256_7;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_3_precharge_counter;\n",
      "  wire                bubbleInserter_timings_banks_3_precharge_busy;\n",
      "  wire                when_SdramCtrl_l256_8;\n",
      "  reg        [2:0]    bubbleInserter_timings_banks_3_active_counter;\n",
      "  wire                bubbleInserter_timings_banks_3_active_busy;\n",
      "  wire                when_SdramCtrl_l256_9;\n",
      "  wire                when_SdramCtrl_l265;\n",
      "  wire                when_SdramCtrl_l265_1;\n",
      "  wire                when_SdramCtrl_l265_2;\n",
      "  wire                when_SdramCtrl_l265_3;\n",
      "  wire                when_SdramCtrl_l265_4;\n",
      "  wire                when_Utils_l921;\n",
      "  wire                when_SdramCtrl_l265_5;\n",
      "  wire                when_Utils_l921_1;\n",
      "  wire                when_SdramCtrl_l265_6;\n",
      "  wire                when_Utils_l921_2;\n",
      "  wire                when_SdramCtrl_l265_7;\n",
      "  wire                when_Utils_l921_3;\n",
      "  wire                when_SdramCtrl_l265_8;\n",
      "  wire                when_SdramCtrl_l265_9;\n",
      "  wire                when_SdramCtrl_l265_10;\n",
      "  wire                when_SdramCtrl_l265_11;\n",
      "  wire                when_SdramCtrl_l265_12;\n",
      "  wire                when_SdramCtrl_l265_13;\n",
      "  wire                when_Utils_l921_4;\n",
      "  wire                when_SdramCtrl_l265_14;\n",
      "  wire                when_Utils_l921_5;\n",
      "  wire                when_SdramCtrl_l265_15;\n",
      "  wire                when_Utils_l921_6;\n",
      "  wire                when_SdramCtrl_l265_16;\n",
      "  wire                when_Utils_l921_7;\n",
      "  wire                when_SdramCtrl_l265_17;\n",
      "  wire                when_Utils_l921_8;\n",
      "  wire                when_SdramCtrl_l265_18;\n",
      "  wire                when_Utils_l921_9;\n",
      "  wire                when_SdramCtrl_l265_19;\n",
      "  wire                when_Utils_l921_10;\n",
      "  wire                when_SdramCtrl_l265_20;\n",
      "  wire                when_Utils_l921_11;\n",
      "  wire                when_SdramCtrl_l265_21;\n",
      "  wire                when_SdramCtrl_l265_22;\n",
      "  wire                when_Utils_l921_12;\n",
      "  wire                when_SdramCtrl_l265_23;\n",
      "  wire                when_Utils_l921_13;\n",
      "  wire                when_SdramCtrl_l265_24;\n",
      "  wire                when_Utils_l921_14;\n",
      "  wire                when_SdramCtrl_l265_25;\n",
      "  wire                when_Utils_l921_15;\n",
      "  wire                when_SdramCtrl_l265_26;\n",
      "  wire                chip_cmd_valid;\n",
      "  wire                chip_cmd_ready;\n",
      "  wire       [2:0]    chip_cmd_payload_task;\n",
      "  wire       [1:0]    chip_cmd_payload_bank;\n",
      "  wire       [12:0]   chip_cmd_payload_rowColumn;\n",
      "  wire       [15:0]   chip_cmd_payload_data;\n",
      "  wire       [1:0]    chip_cmd_payload_mask;\n",
      "  wire       [3:0]    chip_cmd_payload_context_id;\n",
      "  wire                chip_cmd_payload_context_last;\n",
      "  reg        [12:0]   chip_sdram_ADDR;\n",
      "  reg        [1:0]    chip_sdram_BA;\n",
      "  reg        [15:0]   chip_sdram_DQ_read;\n",
      "  reg        [15:0]   chip_sdram_DQ_write;\n",
      "  reg        [15:0]   chip_sdram_DQ_writeEnable;\n",
      "  reg        [1:0]    chip_sdram_DQM;\n",
      "  reg                 chip_sdram_CASn;\n",
      "  reg                 chip_sdram_CKE;\n",
      "  reg                 chip_sdram_CSn;\n",
      "  reg                 chip_sdram_RASn;\n",
      "  reg                 chip_sdram_WEn;\n",
      "  wire                chip_remoteCke;\n",
      "  wire                chip_readHistory_0;\n",
      "  wire                chip_readHistory_1;\n",
      "  wire                chip_readHistory_2;\n",
      "  wire                chip_readHistory_3;\n",
      "  wire                chip_readHistory_4;\n",
      "  wire                chip_readHistory_5;\n",
      "  wire                t_chip_readHistory_0;\n",
      "  reg                 t_chip_readHistory_1;\n",
      "  reg                 t_chip_readHistory_2;\n",
      "  reg                 t_chip_readHistory_3;\n",
      "  reg                 t_chip_readHistory_4;\n",
      "  reg                 t_chip_readHistory_5;\n",
      "  reg        [3:0]    chip_cmd_payload_context_delay_1_id;\n",
      "  reg                 chip_cmd_payload_context_delay_1_last;\n",
      "  reg        [3:0]    chip_cmd_payload_context_delay_2_id;\n",
      "  reg                 chip_cmd_payload_context_delay_2_last;\n",
      "  reg        [3:0]    chip_cmd_payload_context_delay_3_id;\n",
      "  reg                 chip_cmd_payload_context_delay_3_last;\n",
      "  reg        [3:0]    chip_cmd_payload_context_delay_4_id;\n",
      "  reg                 chip_cmd_payload_context_delay_4_last;\n",
      "  reg        [3:0]    chip_contextDelayed_id;\n",
      "  reg                 chip_contextDelayed_last;\n",
      "  wire                chip_sdramCkeNext;\n",
      "  reg                 chip_sdramCkeInternal;\n",
      "  reg                 chip_sdramCkeInternal_regNext;\n",
      "  wire                t_chip_sdram_DQM;\n",
      "  wire                chip_backupIn_valid;\n",
      "  wire       [15:0]   chip_backupIn_payload_data;\n",
      "  wire       [3:0]    chip_backupIn_payload_context_id;\n",
      "  wire                chip_backupIn_payload_context_last;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [127:0] frontend_rsp_payload_task_string;\n",
      "  reg [111:0] frontend_state_string;\n",
      "  reg [127:0] bubbleInserter_cmd_payload_task_string;\n",
      "  reg [127:0] frontend_rsp_rData_task_string;\n",
      "  reg [127:0] bubbleInserter_rsp_payload_task_string;\n",
      "  reg [127:0] t_bubbleInserter_rsp_payload_task_string;\n",
      "  reg [127:0] chip_cmd_payload_task_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  assign t_refresh_counter_valueNext_1 = refresh_counter_willIncrement;\n",
      "  assign t_refresh_counter_valueNext = {9'd0, t_refresh_counter_valueNext_1};\n",
      "  assign t_frontend_bootRefreshCounter_valueNext_1 = frontend_bootRefreshCounter_willIncrement;\n",
      "  assign t_frontend_bootRefreshCounter_valueNext = {2'd0, t_frontend_bootRefreshCounter_valueNext_1};\n",
      "  StreamFifoLowLatency chip_backupIn_fifo (\n",
      "    .io_push_valid                   (chip_backupIn_valid                                ), //i\n",
      "    .io_push_ready                   (chip_backupIn_fifo_io_push_ready                   ), //o\n",
      "    .io_push_payload_data            (chip_backupIn_payload_data[15:0]                   ), //i\n",
      "    .io_push_payload_context_id      (chip_backupIn_payload_context_id[3:0]              ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .io_push_payload_context_last    (chip_backupIn_payload_context_last                 ), //i\n",
      "    .io_pop_valid                    (chip_backupIn_fifo_io_pop_valid                    ), //o\n",
      "    .io_pop_ready                    (io_bus_rsp_ready                                   ), //i\n",
      "    .io_pop_payload_data             (chip_backupIn_fifo_io_pop_payload_data[15:0]       ), //o\n",
      "    .io_pop_payload_context_id       (chip_backupIn_fifo_io_pop_payload_context_id[3:0]  ), //o\n",
      "    .io_pop_payload_context_last     (chip_backupIn_fifo_io_pop_payload_context_last     ), //o\n",
      "    .io_flush                        (1'b0                                               ), //i\n",
      "    .io_axiClk                       (io_axiClk                                          ), //i\n",
      "    .resetCtrl_axiReset              (resetCtrl_axiReset                                 )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    case(frontend_address_bank)\n",
      "      2'b00 : begin\n",
      "        t_t_when_SdramCtrl_l224 = frontend_banks_0_active;\n",
      "        t_when_SdramCtrl_l224_1 = frontend_banks_0_row;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_t_when_SdramCtrl_l224 = frontend_banks_1_active;\n",
      "        t_when_SdramCtrl_l224_1 = frontend_banks_1_row;\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        t_t_when_SdramCtrl_l224 = frontend_banks_2_active;\n",
      "        t_when_SdramCtrl_l224_1 = frontend_banks_2_row;\n",
      "      end\n",
      "      default : begin\n",
      "        t_t_when_SdramCtrl_l224 = frontend_banks_3_active;\n",
      "        t_when_SdramCtrl_l224_1 = frontend_banks_3_row;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(bubbleInserter_cmd_payload_bank)\n",
      "      2'b00 : begin\n",
      "        t_bubbleInserter_insertBubble = bubbleInserter_timings_banks_0_precharge_busy;\n",
      "        t_bubbleInserter_insertBubble_1 = bubbleInserter_timings_banks_0_active_busy;\n",
      "      end\n",
      "      2'b01 : begin\n",
      "        t_bubbleInserter_insertBubble = bubbleInserter_timings_banks_1_precharge_busy;\n",
      "        t_bubbleInserter_insertBubble_1 = bubbleInserter_timings_banks_1_active_busy;\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        t_bubbleInserter_insertBubble = bubbleInserter_timings_banks_2_precharge_busy;\n",
      "        t_bubbleInserter_insertBubble_1 = bubbleInserter_timings_banks_2_active_busy;\n",
      "      end\n",
      "      default : begin\n",
      "        t_bubbleInserter_insertBubble = bubbleInserter_timings_banks_3_precharge_busy;\n",
      "        t_bubbleInserter_insertBubble_1 = bubbleInserter_timings_banks_3_active_busy;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(frontend_rsp_payload_task)\n",
      "      SdramCtrlBackendTask_MODE : frontend_rsp_payload_task_string = \"MODE            \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_ALL : frontend_rsp_payload_task_string = \"PRECHARGE_ALL   \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_SINGLE : frontend_rsp_payload_task_string = \"PRECHARGE_SINGLE\";\n",
      "      SdramCtrlBackendTask_REFRESH : frontend_rsp_payload_task_string = \"REFRESH         \";\n",
      "      SdramCtrlBackendTask_ACTIVE : frontend_rsp_payload_task_string = \"ACTIVE          \";\n",
      "      SdramCtrlBackendTask_READ : frontend_rsp_payload_task_string = \"READ            \";\n",
      "      SdramCtrlBackendTask_WRITE : frontend_rsp_payload_task_string = \"WRITE           \";\n",
      "      default : frontend_rsp_payload_task_string = \"????????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(frontend_state)\n",
      "      SdramCtrlFrontendState_BOOT_PRECHARGE : frontend_state_string = \"BOOT_PRECHARGE\";\n",
      "      SdramCtrlFrontendState_BOOT_REFRESH : frontend_state_string = \"BOOT_REFRESH  \";\n",
      "      SdramCtrlFrontendState_BOOT_MODE : frontend_state_string = \"BOOT_MODE     \";\n",
      "      SdramCtrlFrontendState_RUN : frontend_state_string = \"RUN           \";\n",
      "      default : frontend_state_string = \"??????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(bubbleInserter_cmd_payload_task)\n",
      "      SdramCtrlBackendTask_MODE : bubbleInserter_cmd_payload_task_string = \"MODE            \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_ALL : bubbleInserter_cmd_payload_task_string = \"PRECHARGE_ALL   \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_SINGLE : bubbleInserter_cmd_payload_task_string = \"PRECHARGE_SINGLE\";\n",
      "      SdramCtrlBackendTask_REFRESH : bubbleInserter_cmd_payload_task_string = \"REFRESH         \";\n",
      "      SdramCtrlBackendTask_ACTIVE : bubbleInserter_cmd_payload_task_string = \"ACTIVE          \";\n",
      "      SdramCtrlBackendTask_READ : bubbleInserter_cmd_payload_task_string = \"READ            \";\n",
      "      SdramCtrlBackendTask_WRITE : bubbleInserter_cmd_payload_task_string = \"WRITE           \";\n",
      "      default : bubbleInserter_cmd_payload_task_string = \"????????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(frontend_rsp_rData_task)\n",
      "      SdramCtrlBackendTask_MODE : frontend_rsp_rData_task_string = \"MODE            \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_ALL : frontend_rsp_rData_task_string = \"PRECHARGE_ALL   \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_SINGLE : frontend_rsp_rData_task_string = \"PRECHARGE_SINGLE\";\n",
      "      SdramCtrlBackendTask_REFRESH : frontend_rsp_rData_task_string = \"REFRESH         \";\n",
      "      SdramCtrlBackendTask_ACTIVE : frontend_rsp_rData_task_string = \"ACTIVE          \";\n",
      "      SdramCtrlBackendTask_READ : frontend_rsp_rData_task_string = \"READ            \";\n",
      "      SdramCtrlBackendTask_WRITE : frontend_rsp_rData_task_string = \"WRITE           \";\n",
      "      default : frontend_rsp_rData_task_string = \"????????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(bubbleInserter_rsp_payload_task)\n",
      "      SdramCtrlBackendTask_MODE : bubbleInserter_rsp_payload_task_string = \"MODE            \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_ALL : bubbleInserter_rsp_payload_task_string = \"PRECHARGE_ALL   \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_SINGLE : bubbleInserter_rsp_payload_task_string = \"PRECHARGE_SINGLE\";\n",
      "      SdramCtrlBackendTask_REFRESH : bubbleInserter_rsp_payload_task_string = \"REFRESH         \";\n",
      "      SdramCtrlBackendTask_ACTIVE : bubbleInserter_rsp_payload_task_string = \"ACTIVE          \";\n",
      "      SdramCtrlBackendTask_READ : bubbleInserter_rsp_payload_task_string = \"READ            \";\n",
      "      SdramCtrlBackendTask_WRITE : bubbleInserter_rsp_payload_task_string = \"WRITE           \";\n",
      "      default : bubbleInserter_rsp_payload_task_string = \"????????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_bubbleInserter_rsp_payload_task)\n",
      "      SdramCtrlBackendTask_MODE : t_bubbleInserter_rsp_payload_task_string = \"MODE            \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_ALL : t_bubbleInserter_rsp_payload_task_string = \"PRECHARGE_ALL   \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_SINGLE : t_bubbleInserter_rsp_payload_task_string = \"PRECHARGE_SINGLE\";\n",
      "      SdramCtrlBackendTask_REFRESH : t_bubbleInserter_rsp_payload_task_string = \"REFRESH         \";\n",
      "      SdramCtrlBackendTask_ACTIVE : t_bubbleInserter_rsp_payload_task_string = \"ACTIVE          \";\n",
      "      SdramCtrlBackendTask_READ : t_bubbleInserter_rsp_payload_task_string = \"READ            \";\n",
      "      SdramCtrlBackendTask_WRITE : t_bubbleInserter_rsp_payload_task_string = \"WRITE           \";\n",
      "      default : t_bubbleInserter_rsp_payload_task_string = \"????????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(chip_cmd_payload_task)\n",
      "      SdramCtrlBackendTask_MODE : chip_cmd_payload_task_string = \"MODE            \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_ALL : chip_cmd_payload_task_string = \"PRECHARGE_ALL   \";\n",
      "      SdramCtrlBackendTask_PRECHARGE_SINGLE : chip_cmd_payload_task_string = \"PRECHARGE_SINGLE\";\n",
      "      SdramCtrlBackendTask_REFRESH : chip_cmd_payload_task_string = \"REFRESH         \";\n",
      "      SdramCtrlBackendTask_ACTIVE : chip_cmd_payload_task_string = \"ACTIVE          \";\n",
      "      SdramCtrlBackendTask_READ : chip_cmd_payload_task_string = \"READ            \";\n",
      "      SdramCtrlBackendTask_WRITE : chip_cmd_payload_task_string = \"WRITE           \";\n",
      "      default : chip_cmd_payload_task_string = \"????????????????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  assign refresh_counter_willClear = 1'b0;\n",
      "  assign refresh_counter_willOverflowIfInc = (refresh_counter_value == 10'h30d);\n",
      "  assign refresh_counter_willOverflow = (refresh_counter_willOverflowIfInc && refresh_counter_willIncrement);\n",
      "  always @(*) begin\n",
      "    if(refresh_counter_willOverflow) begin\n",
      "      refresh_counter_valueNext = 10'h0;\n",
      "    end else begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      refresh_counter_valueNext = (refresh_counter_value + t_refresh_counter_valueNext);\n",
      "    end\n",
      "    if(refresh_counter_willClear) begin\n",
      "      refresh_counter_valueNext = 10'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign refresh_counter_willIncrement = 1'b1;\n",
      "  assign when_SdramCtrl_l146 = (! powerup_done);\n",
      "  assign t_when_SdramCtrl_l148[13 : 0] = 14'h3fff;\n",
      "  assign when_SdramCtrl_l148 = (powerup_counter == t_when_SdramCtrl_l148);\n",
      "  assign t_frontend_address_column = io_bus_cmd_payload_address;\n",
      "  assign frontend_address_column = t_frontend_address_column[9 : 0];\n",
      "  assign frontend_address_bank = t_frontend_address_column[11 : 10];\n",
      "  assign frontend_address_row = t_frontend_address_column[24 : 12];\n",
      "  always @(*) begin\n",
      "    frontend_rsp_valid = 1'b0;\n",
      "    frontend_rsp_payload_task = SdramCtrlBackendTask_REFRESH;\n",
      "    frontend_rsp_payload_rowColumn = frontend_address_row;\n",
      "    io_bus_cmd_ready = 1'b0;\n",
      "    frontend_bootRefreshCounter_willIncrement = 1'b0;\n",
      "    case(frontend_state)\n",
      "      SdramCtrlFrontendState_BOOT_PRECHARGE : begin\n",
      "        frontend_rsp_payload_task = SdramCtrlBackendTask_PRECHARGE_ALL;\n",
      "        if(powerup_done) begin\n",
      "          frontend_rsp_valid = 1'b1;\n",
      "        end\n",
      "      end\n",
      "      SdramCtrlFrontendState_BOOT_REFRESH : begin\n",
      "        frontend_rsp_valid = 1'b1;\n",
      "        frontend_rsp_payload_task = SdramCtrlBackendTask_REFRESH;\n",
      "        if(frontend_rsp_ready) begin\n",
      "          frontend_bootRefreshCounter_willIncrement = 1'b1;\n",
      "        end\n",
      "      end\n",
      "      SdramCtrlFrontendState_BOOT_MODE : begin\n",
      "        frontend_rsp_valid = 1'b1;\n",
      "        frontend_rsp_payload_task = SdramCtrlBackendTask_MODE;\n",
      "      end\n",
      "      default : begin\n",
      "        if(refresh_pending) begin\n",
      "          frontend_rsp_valid = 1'b1;\n",
      "          if(when_SdramCtrl_l210) begin\n",
      "            frontend_rsp_payload_task = SdramCtrlBackendTask_PRECHARGE_ALL;\n",
      "          end else begin\n",
      "            frontend_rsp_payload_task = SdramCtrlBackendTask_REFRESH;\n",
      "          end\n",
      "        end else begin\n",
      "          if(io_bus_cmd_valid) begin\n",
      "            frontend_rsp_valid = 1'b1;\n",
      "            if(when_SdramCtrl_l224) begin\n",
      "              frontend_rsp_payload_task = SdramCtrlBackendTask_PRECHARGE_SINGLE;\n",
      "            end else begin\n",
      "              if(when_SdramCtrl_l229) begin\n",
      "                frontend_rsp_payload_task = SdramCtrlBackendTask_ACTIVE;\n",
      "              end else begin\n",
      "                io_bus_cmd_ready = frontend_rsp_ready;\n",
      "                frontend_rsp_payload_task = (io_bus_cmd_payload_write ? SdramCtrlBackendTask_WRITE : SdramCtrlBackendTask_READ);\n",
      "                frontend_rsp_payload_rowColumn = {3'd0, frontend_address_column};\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign frontend_rsp_payload_bank = frontend_address_bank;\n",
      "  assign frontend_rsp_payload_data = io_bus_cmd_payload_data;\n",
      "  assign frontend_rsp_payload_mask = io_bus_cmd_payload_mask;\n",
      "  assign frontend_rsp_payload_context_id = io_bus_cmd_payload_context_id;\n",
      "  assign frontend_rsp_payload_context_last = io_bus_cmd_payload_context_last;\n",
      "  assign frontend_bootRefreshCounter_willClear = 1'b0;\n",
      "  assign frontend_bootRefreshCounter_willOverflowIfInc = (frontend_bootRefreshCounter_value == 3'b111);\n",
      "  always @(*) begin\n",
      "    frontend_bootRefreshCounter_valueNext = (frontend_bootRefreshCounter_value + t_frontend_bootRefreshCounter_valueNext);\n",
      "    if(frontend_bootRefreshCounter_willClear) begin\n",
      "      frontend_bootRefreshCounter_valueNext = 3'b000;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_SdramCtrl_l210 = (((frontend_banks_0_active || frontend_banks_1_active) || frontend_banks_2_active) || frontend_banks_3_active);\n",
      "  assign t_when_SdramCtrl_l224 = t_t_when_SdramCtrl_l224;\n",
      "  assign t_1 = ({3'd0,1'b1} <<< frontend_address_bank);\n",
      "  assign t_2 = t_1[0];\n",
      "  assign t_3 = t_1[1];\n",
      "  assign t_4 = t_1[2];\n",
      "  assign t_5 = t_1[3];\n",
      "  assign when_SdramCtrl_l224 = (t_when_SdramCtrl_l224 && (t_when_SdramCtrl_l224_1 != frontend_address_row));\n",
      "  assign when_SdramCtrl_l229 = (! t_when_SdramCtrl_l224);\n",
      "  always @(*) begin\n",
      "    frontend_rsp_ready = bubbleInserter_cmd_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      frontend_rsp_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! bubbleInserter_cmd_valid);\n",
      "  assign bubbleInserter_cmd_valid = frontend_rsp_rValid;\n",
      "  assign bubbleInserter_cmd_payload_task = frontend_rsp_rData_task;\n",
      "  assign bubbleInserter_cmd_payload_bank = frontend_rsp_rData_bank;\n",
      "  assign bubbleInserter_cmd_payload_rowColumn = frontend_rsp_rData_rowColumn;\n",
      "  assign bubbleInserter_cmd_payload_data = frontend_rsp_rData_data;\n",
      "  assign bubbleInserter_cmd_payload_mask = frontend_rsp_rData_mask;\n",
      "  assign bubbleInserter_cmd_payload_context_id = frontend_rsp_rData_context_id;\n",
      "  assign bubbleInserter_cmd_payload_context_last = frontend_rsp_rData_context_last;\n",
      "  always @(*) begin\n",
      "    bubbleInserter_insertBubble = 1'b0;\n",
      "    if(bubbleInserter_cmd_valid) begin\n",
      "      case(bubbleInserter_cmd_payload_task)\n",
      "        SdramCtrlBackendTask_MODE : begin\n",
      "          bubbleInserter_insertBubble = bubbleInserter_timings_banks_0_active_busy;\n",
      "        end\n",
      "        SdramCtrlBackendTask_PRECHARGE_ALL : begin\n",
      "          bubbleInserter_insertBubble = ({bubbleInserter_timings_banks_3_precharge_busy,{bubbleInserter_timings_banks_2_precharge_busy,{bubbleInserter_timings_banks_1_precharge_busy,bubbleInserter_timings_banks_0_precharge_busy}}} != 4'b0000);\n",
      "        end\n",
      "        SdramCtrlBackendTask_PRECHARGE_SINGLE : begin\n",
      "          bubbleInserter_insertBubble = t_bubbleInserter_insertBubble;\n",
      "        end\n",
      "        SdramCtrlBackendTask_REFRESH : begin\n",
      "          bubbleInserter_insertBubble = ({bubbleInserter_timings_banks_3_active_busy,{bubbleInserter_timings_banks_2_active_busy,{bubbleInserter_timings_banks_1_active_busy,bubbleInserter_timings_banks_0_active_busy}}} != 4'b0000);\n",
      "        end\n",
      "        SdramCtrlBackendTask_ACTIVE : begin\n",
      "          bubbleInserter_insertBubble = t_bubbleInserter_insertBubble_1;\n",
      "        end\n",
      "        SdramCtrlBackendTask_READ : begin\n",
      "          bubbleInserter_insertBubble = bubbleInserter_timings_read_busy;\n",
      "        end\n",
      "        default : begin\n",
      "          bubbleInserter_insertBubble = bubbleInserter_timings_write_busy;\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_bubbleInserter_cmd_ready = (! bubbleInserter_insertBubble);\n",
      "  assign bubbleInserter_cmd_ready = (bubbleInserter_rsp_ready && t_bubbleInserter_cmd_ready);\n",
      "  assign t_bubbleInserter_rsp_payload_task = bubbleInserter_cmd_payload_task;\n",
      "  assign bubbleInserter_rsp_valid = (bubbleInserter_cmd_valid && t_bubbleInserter_cmd_ready);\n",
      "  assign bubbleInserter_rsp_payload_task = t_bubbleInserter_rsp_payload_task;\n",
      "  assign bubbleInserter_rsp_payload_bank = bubbleInserter_cmd_payload_bank;\n",
      "  assign bubbleInserter_rsp_payload_rowColumn = bubbleInserter_cmd_payload_rowColumn;\n",
      "  assign bubbleInserter_rsp_payload_data = bubbleInserter_cmd_payload_data;\n",
      "  assign bubbleInserter_rsp_payload_mask = bubbleInserter_cmd_payload_mask;\n",
      "  assign bubbleInserter_rsp_payload_context_id = bubbleInserter_cmd_payload_context_id;\n",
      "  assign bubbleInserter_rsp_payload_context_last = bubbleInserter_cmd_payload_context_last;\n",
      "  assign bubbleInserter_timings_read_busy = (bubbleInserter_timings_read_counter != 1'b0);\n",
      "  assign when_SdramCtrl_l256 = (bubbleInserter_timings_read_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_write_busy = (bubbleInserter_timings_write_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_1 = (bubbleInserter_timings_write_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_0_precharge_busy = (bubbleInserter_timings_banks_0_precharge_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_2 = (bubbleInserter_timings_banks_0_precharge_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_0_active_busy = (bubbleInserter_timings_banks_0_active_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_3 = (bubbleInserter_timings_banks_0_active_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_1_precharge_busy = (bubbleInserter_timings_banks_1_precharge_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_4 = (bubbleInserter_timings_banks_1_precharge_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_1_active_busy = (bubbleInserter_timings_banks_1_active_counter != 3'b000);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign when_SdramCtrl_l256_5 = (bubbleInserter_timings_banks_1_active_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_2_precharge_busy = (bubbleInserter_timings_banks_2_precharge_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_6 = (bubbleInserter_timings_banks_2_precharge_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_2_active_busy = (bubbleInserter_timings_banks_2_active_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_7 = (bubbleInserter_timings_banks_2_active_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_3_precharge_busy = (bubbleInserter_timings_banks_3_precharge_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_8 = (bubbleInserter_timings_banks_3_precharge_busy && bubbleInserter_rsp_ready);\n",
      "  assign bubbleInserter_timings_banks_3_active_busy = (bubbleInserter_timings_banks_3_active_counter != 3'b000);\n",
      "  assign when_SdramCtrl_l256_9 = (bubbleInserter_timings_banks_3_active_busy && bubbleInserter_rsp_ready);\n",
      "  assign when_SdramCtrl_l265 = (bubbleInserter_timings_banks_0_active_counter <= 3'b001);\n",
      "  assign when_SdramCtrl_l265_1 = (bubbleInserter_timings_banks_1_active_counter <= 3'b001);\n",
      "  assign when_SdramCtrl_l265_2 = (bubbleInserter_timings_banks_2_active_counter <= 3'b001);\n",
      "  assign when_SdramCtrl_l265_3 = (bubbleInserter_timings_banks_3_active_counter <= 3'b001);\n",
      "  assign when_SdramCtrl_l265_4 = (bubbleInserter_timings_banks_0_active_counter <= 3'b001);\n",
      "  assign when_Utils_l921 = (bubbleInserter_cmd_payload_bank == 2'b00);\n",
      "  assign when_SdramCtrl_l265_5 = (bubbleInserter_timings_banks_0_active_counter <= 3'b001);\n",
      "  assign when_Utils_l921_1 = (bubbleInserter_cmd_payload_bank == 2'b01);\n",
      "  assign when_SdramCtrl_l265_6 = (bubbleInserter_timings_banks_1_active_counter <= 3'b001);\n",
      "  assign when_Utils_l921_2 = (bubbleInserter_cmd_payload_bank == 2'b10);\n",
      "  assign when_SdramCtrl_l265_7 = (bubbleInserter_timings_banks_2_active_counter <= 3'b001);\n",
      "  assign when_Utils_l921_3 = (bubbleInserter_cmd_payload_bank == 2'b11);\n",
      "  assign when_SdramCtrl_l265_8 = (bubbleInserter_timings_banks_3_active_counter <= 3'b001);\n",
      "  assign when_SdramCtrl_l265_9 = (bubbleInserter_timings_banks_0_active_counter <= 3'b101);\n",
      "  assign when_SdramCtrl_l265_10 = (bubbleInserter_timings_banks_1_active_counter <= 3'b101);\n",
      "  assign when_SdramCtrl_l265_11 = (bubbleInserter_timings_banks_2_active_counter <= 3'b101);\n",
      "  assign when_SdramCtrl_l265_12 = (bubbleInserter_timings_banks_3_active_counter <= 3'b101);\n",
      "  assign when_SdramCtrl_l265_13 = (bubbleInserter_timings_write_counter <= 3'b001);\n",
      "  assign when_Utils_l921_4 = (bubbleInserter_cmd_payload_bank == 2'b00);\n",
      "  assign when_SdramCtrl_l265_14 = (bubbleInserter_timings_banks_0_precharge_counter <= 3'b011);\n",
      "  assign when_Utils_l921_5 = (bubbleInserter_cmd_payload_bank == 2'b01);\n",
      "  assign when_SdramCtrl_l265_15 = (bubbleInserter_timings_banks_1_precharge_counter <= 3'b011);\n",
      "  assign when_Utils_l921_6 = (bubbleInserter_cmd_payload_bank == 2'b10);\n",
      "  assign when_SdramCtrl_l265_16 = (bubbleInserter_timings_banks_2_precharge_counter <= 3'b011);\n",
      "  assign when_Utils_l921_7 = (bubbleInserter_cmd_payload_bank == 2'b11);\n",
      "  assign when_SdramCtrl_l265_17 = (bubbleInserter_timings_banks_3_precharge_counter <= 3'b011);\n",
      "  assign when_Utils_l921_8 = (bubbleInserter_cmd_payload_bank == 2'b00);\n",
      "  assign when_SdramCtrl_l265_18 = (bubbleInserter_timings_banks_0_active_counter <= 3'b101);\n",
      "  assign when_Utils_l921_9 = (bubbleInserter_cmd_payload_bank == 2'b01);\n",
      "  assign when_SdramCtrl_l265_19 = (bubbleInserter_timings_banks_1_active_counter <= 3'b101);\n",
      "  assign when_Utils_l921_10 = (bubbleInserter_cmd_payload_bank == 2'b10);\n",
      "  assign when_SdramCtrl_l265_20 = (bubbleInserter_timings_banks_2_active_counter <= 3'b101);\n",
      "  assign when_Utils_l921_11 = (bubbleInserter_cmd_payload_bank == 2'b11);\n",
      "  assign when_SdramCtrl_l265_21 = (bubbleInserter_timings_banks_3_active_counter <= 3'b101);\n",
      "  assign when_SdramCtrl_l265_22 = (bubbleInserter_timings_write_counter <= 3'b100);\n",
      "  assign when_Utils_l921_12 = (bubbleInserter_cmd_payload_bank == 2'b00);\n",
      "  assign when_SdramCtrl_l265_23 = (bubbleInserter_timings_banks_0_precharge_counter <= 3'b001);\n",
      "  assign when_Utils_l921_13 = (bubbleInserter_cmd_payload_bank == 2'b01);\n",
      "  assign when_SdramCtrl_l265_24 = (bubbleInserter_timings_banks_1_precharge_counter <= 3'b001);\n",
      "  assign when_Utils_l921_14 = (bubbleInserter_cmd_payload_bank == 2'b10);\n",
      "  assign when_SdramCtrl_l265_25 = (bubbleInserter_timings_banks_2_precharge_counter <= 3'b001);\n",
      "  assign when_Utils_l921_15 = (bubbleInserter_cmd_payload_bank == 2'b11);\n",
      "  assign when_SdramCtrl_l265_26 = (bubbleInserter_timings_banks_3_precharge_counter <= 3'b001);\n",
      "  assign chip_cmd_valid = bubbleInserter_rsp_valid;\n",
      "  assign bubbleInserter_rsp_ready = chip_cmd_ready;\n",
      "  assign chip_cmd_payload_task = bubbleInserter_rsp_payload_task;\n",
      "  assign chip_cmd_payload_bank = bubbleInserter_rsp_payload_bank;\n",
      "  assign chip_cmd_payload_rowColumn = bubbleInserter_rsp_payload_rowColumn;\n",
      "  assign chip_cmd_payload_data = bubbleInserter_rsp_payload_data;\n",
      "  assign chip_cmd_payload_mask = bubbleInserter_rsp_payload_mask;\n",
      "  assign chip_cmd_payload_context_id = bubbleInserter_rsp_payload_context_id;\n",
      "  assign chip_cmd_payload_context_last = bubbleInserter_rsp_payload_context_last;\n",
      "  assign io_sdram_ADDR = chip_sdram_ADDR;\n",
      "  assign io_sdram_BA = chip_sdram_BA;\n",
      "  assign io_sdram_DQ_write = chip_sdram_DQ_write;\n",
      "  assign io_sdram_DQ_writeEnable = chip_sdram_DQ_writeEnable;\n",
      "  assign io_sdram_DQM = chip_sdram_DQM;\n",
      "  assign io_sdram_CASn = chip_sdram_CASn;\n",
      "  assign io_sdram_CKE = chip_sdram_CKE;\n",
      "  assign io_sdram_CSn = chip_sdram_CSn;\n",
      "  assign io_sdram_RASn = chip_sdram_RASn;\n",
      "  assign io_sdram_WEn = chip_sdram_WEn;\n",
      "  assign t_chip_readHistory_0 = (chip_cmd_valid && ((chip_cmd_payload_task == SdramCtrlBackendTask_READ) || 1'b0));\n",
      "  assign chip_readHistory_0 = t_chip_readHistory_0;\n",
      "  assign chip_readHistory_1 = t_chip_readHistory_1;\n",
      "  assign chip_readHistory_2 = t_chip_readHistory_2;\n",
      "  assign chip_readHistory_3 = t_chip_readHistory_3;\n",
      "  assign chip_readHistory_4 = t_chip_readHistory_4;\n",
      "  assign chip_readHistory_5 = t_chip_readHistory_5;\n",
      "  assign chip_sdramCkeNext = (! (({chip_readHistory_5,{chip_readHistory_4,{chip_readHistory_3,{chip_readHistory_2,{chip_readHistory_1,chip_readHistory_0}}}}} != 6'h0) && (! io_bus_rsp_ready)));\n",
      "  assign chip_remoteCke = chip_sdramCkeInternal_regNext;\n",
      "  assign t_chip_sdram_DQM = (! chip_readHistory_1);\n",
      "  assign chip_backupIn_valid = (chip_readHistory_5 && chip_remoteCke);\n",
      "  assign chip_backupIn_payload_data = chip_sdram_DQ_read;\n",
      "  assign chip_backupIn_payload_context_id = chip_contextDelayed_id;\n",
      "  assign chip_backupIn_payload_context_last = chip_contextDelayed_last;\n",
      "  assign io_bus_rsp_valid = chip_backupIn_fifo_io_pop_valid;\n",
      "  assign io_bus_rsp_payload_data = chip_backupIn_fifo_io_pop_payload_data;\n",
      "  assign io_bus_rsp_payload_context_id = chip_backupIn_fifo_io_pop_payload_context_id;\n",
      "  assign io_bus_rsp_payload_context_last = chip_backupIn_fifo_io_pop_payload_context_last;\n",
      "  assign chip_cmd_ready = chip_remoteCke;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      refresh_counter_value <= 10'h0;\n",
      "      refresh_pending <= 1'b0;\n",
      "      powerup_counter <= 14'h0;\n",
      "      powerup_done <= 1'b0;\n",
      "      frontend_banks_0_active <= 1'b0;\n",
      "      frontend_banks_1_active <= 1'b0;\n",
      "      frontend_banks_2_active <= 1'b0;\n",
      "      frontend_banks_3_active <= 1'b0;\n",
      "      frontend_state <= SdramCtrlFrontendState_BOOT_PRECHARGE;\n",
      "      frontend_bootRefreshCounter_value <= 3'b000;\n",
      "      frontend_rsp_rValid <= 1'b0;\n",
      "      bubbleInserter_timings_read_counter <= 1'b0;\n",
      "      bubbleInserter_timings_write_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_0_precharge_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_0_active_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_1_precharge_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_1_active_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_2_precharge_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_2_active_counter <= 3'b000;\n",
      "      bubbleInserter_timings_banks_3_precharge_counter <= 3'b000;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      bubbleInserter_timings_banks_3_active_counter <= 3'b000;\n",
      "      t_chip_readHistory_1 <= 1'b0;\n",
      "      t_chip_readHistory_2 <= 1'b0;\n",
      "      t_chip_readHistory_3 <= 1'b0;\n",
      "      t_chip_readHistory_4 <= 1'b0;\n",
      "      t_chip_readHistory_5 <= 1'b0;\n",
      "      chip_sdramCkeInternal <= 1'b1;\n",
      "      chip_sdramCkeInternal_regNext <= 1'b1;\n",
      "    end else begin\n",
      "      refresh_counter_value <= refresh_counter_valueNext;\n",
      "      if(refresh_counter_willOverflow) begin\n",
      "        refresh_pending <= 1'b1;\n",
      "      end\n",
      "      if(when_SdramCtrl_l146) begin\n",
      "        powerup_counter <= (powerup_counter + 14'h0001);\n",
      "        if(when_SdramCtrl_l148) begin\n",
      "          powerup_done <= 1'b1;\n",
      "        end\n",
      "      end\n",
      "      frontend_bootRefreshCounter_value <= frontend_bootRefreshCounter_valueNext;\n",
      "      case(frontend_state)\n",
      "        SdramCtrlFrontendState_BOOT_PRECHARGE : begin\n",
      "          if(powerup_done) begin\n",
      "            if(frontend_rsp_ready) begin\n",
      "              frontend_state <= SdramCtrlFrontendState_BOOT_REFRESH;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "        SdramCtrlFrontendState_BOOT_REFRESH : begin\n",
      "          if(frontend_rsp_ready) begin\n",
      "            if(frontend_bootRefreshCounter_willOverflowIfInc) begin\n",
      "              frontend_state <= SdramCtrlFrontendState_BOOT_MODE;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "        SdramCtrlFrontendState_BOOT_MODE : begin\n",
      "          if(frontend_rsp_ready) begin\n",
      "            frontend_state <= SdramCtrlFrontendState_RUN;\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "          if(refresh_pending) begin\n",
      "            if(when_SdramCtrl_l210) begin\n",
      "              if(frontend_rsp_ready) begin\n",
      "                frontend_banks_0_active <= 1'b0;\n",
      "                frontend_banks_1_active <= 1'b0;\n",
      "                frontend_banks_2_active <= 1'b0;\n",
      "                frontend_banks_3_active <= 1'b0;\n",
      "              end\n",
      "            end else begin\n",
      "              if(frontend_rsp_ready) begin\n",
      "                refresh_pending <= 1'b0;\n",
      "              end\n",
      "            end\n",
      "          end else begin\n",
      "            if(io_bus_cmd_valid) begin\n",
      "              if(when_SdramCtrl_l224) begin\n",
      "                if(frontend_rsp_ready) begin\n",
      "                  if(t_2) begin\n",
      "                    frontend_banks_0_active <= 1'b0;\n",
      "                  end\n",
      "                  if(t_3) begin\n",
      "                    frontend_banks_1_active <= 1'b0;\n",
      "                  end\n",
      "                  if(t_4) begin\n",
      "                    frontend_banks_2_active <= 1'b0;\n",
      "                  end\n",
      "                  if(t_5) begin\n",
      "                    frontend_banks_3_active <= 1'b0;\n",
      "                  end\n",
      "                end\n",
      "              end else begin\n",
      "                if(when_SdramCtrl_l229) begin\n",
      "                  if(frontend_rsp_ready) begin\n",
      "                    if(t_2) begin\n",
      "                      frontend_banks_0_active <= 1'b1;\n",
      "                    end\n",
      "                    if(t_3) begin\n",
      "                      frontend_banks_1_active <= 1'b1;\n",
      "                    end\n",
      "                    if(t_4) begin\n",
      "                      frontend_banks_2_active <= 1'b1;\n",
      "                    end\n",
      "                    if(t_5) begin\n",
      "                      frontend_banks_3_active <= 1'b1;\n",
      "                    end\n",
      "                  end\n",
      "                end\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      endcase\n",
      "      if(frontend_rsp_ready) begin\n",
      "        frontend_rsp_rValid <= frontend_rsp_valid;\n",
      "      end\n",
      "      if(when_SdramCtrl_l256) begin\n",
      "        bubbleInserter_timings_read_counter <= (bubbleInserter_timings_read_counter - 1'b1);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_1) begin\n",
      "        bubbleInserter_timings_write_counter <= (bubbleInserter_timings_write_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_2) begin\n",
      "        bubbleInserter_timings_banks_0_precharge_counter <= (bubbleInserter_timings_banks_0_precharge_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_3) begin\n",
      "        bubbleInserter_timings_banks_0_active_counter <= (bubbleInserter_timings_banks_0_active_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_4) begin\n",
      "        bubbleInserter_timings_banks_1_precharge_counter <= (bubbleInserter_timings_banks_1_precharge_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_5) begin\n",
      "        bubbleInserter_timings_banks_1_active_counter <= (bubbleInserter_timings_banks_1_active_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_6) begin\n",
      "        bubbleInserter_timings_banks_2_precharge_counter <= (bubbleInserter_timings_banks_2_precharge_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_7) begin\n",
      "        bubbleInserter_timings_banks_2_active_counter <= (bubbleInserter_timings_banks_2_active_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_8) begin\n",
      "        bubbleInserter_timings_banks_3_precharge_counter <= (bubbleInserter_timings_banks_3_precharge_counter - 3'b001);\n",
      "      end\n",
      "      if(when_SdramCtrl_l256_9) begin\n",
      "        bubbleInserter_timings_banks_3_active_counter <= (bubbleInserter_timings_banks_3_active_counter - 3'b001);\n",
      "      end\n",
      "      if(bubbleInserter_cmd_valid) begin\n",
      "        case(bubbleInserter_cmd_payload_task)\n",
      "          SdramCtrlBackendTask_MODE : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_SdramCtrl_l265) begin\n",
      "                bubbleInserter_timings_banks_0_active_counter <= 3'b001;\n",
      "              end\n",
      "              if(when_SdramCtrl_l265_1) begin\n",
      "                bubbleInserter_timings_banks_1_active_counter <= 3'b001;\n",
      "              end\n",
      "              if(when_SdramCtrl_l265_2) begin\n",
      "                bubbleInserter_timings_banks_2_active_counter <= 3'b001;\n",
      "              end\n",
      "              if(when_SdramCtrl_l265_3) begin\n",
      "                bubbleInserter_timings_banks_3_active_counter <= 3'b001;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          SdramCtrlBackendTask_PRECHARGE_ALL : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_SdramCtrl_l265_4) begin\n",
      "                bubbleInserter_timings_banks_0_active_counter <= 3'b001;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          SdramCtrlBackendTask_PRECHARGE_SINGLE : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_Utils_l921) begin\n",
      "                if(when_SdramCtrl_l265_5) begin\n",
      "                  bubbleInserter_timings_banks_0_active_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_1) begin\n",
      "                if(when_SdramCtrl_l265_6) begin\n",
      "                  bubbleInserter_timings_banks_1_active_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_2) begin\n",
      "                if(when_SdramCtrl_l265_7) begin\n",
      "                  bubbleInserter_timings_banks_2_active_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_3) begin\n",
      "                if(when_SdramCtrl_l265_8) begin\n",
      "                  bubbleInserter_timings_banks_3_active_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          SdramCtrlBackendTask_REFRESH : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_SdramCtrl_l265_9) begin\n",
      "                bubbleInserter_timings_banks_0_active_counter <= 3'b101;\n",
      "              end\n",
      "              if(when_SdramCtrl_l265_10) begin\n",
      "                bubbleInserter_timings_banks_1_active_counter <= 3'b101;\n",
      "              end\n",
      "              if(when_SdramCtrl_l265_11) begin\n",
      "                bubbleInserter_timings_banks_2_active_counter <= 3'b101;\n",
      "              end\n",
      "              if(when_SdramCtrl_l265_12) begin\n",
      "                bubbleInserter_timings_banks_3_active_counter <= 3'b101;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          SdramCtrlBackendTask_ACTIVE : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_SdramCtrl_l265_13) begin\n",
      "                bubbleInserter_timings_write_counter <= 3'b001;\n",
      "              end\n",
      "              bubbleInserter_timings_read_counter <= 1'b1;\n",
      "              if(when_Utils_l921_4) begin\n",
      "                if(when_SdramCtrl_l265_14) begin\n",
      "                  bubbleInserter_timings_banks_0_precharge_counter <= 3'b011;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_5) begin\n",
      "                if(when_SdramCtrl_l265_15) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                  bubbleInserter_timings_banks_1_precharge_counter <= 3'b011;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_6) begin\n",
      "                if(when_SdramCtrl_l265_16) begin\n",
      "                  bubbleInserter_timings_banks_2_precharge_counter <= 3'b011;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_7) begin\n",
      "                if(when_SdramCtrl_l265_17) begin\n",
      "                  bubbleInserter_timings_banks_3_precharge_counter <= 3'b011;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_8) begin\n",
      "                if(when_SdramCtrl_l265_18) begin\n",
      "                  bubbleInserter_timings_banks_0_active_counter <= 3'b101;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_9) begin\n",
      "                if(when_SdramCtrl_l265_19) begin\n",
      "                  bubbleInserter_timings_banks_1_active_counter <= 3'b101;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_10) begin\n",
      "                if(when_SdramCtrl_l265_20) begin\n",
      "                  bubbleInserter_timings_banks_2_active_counter <= 3'b101;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_11) begin\n",
      "                if(when_SdramCtrl_l265_21) begin\n",
      "                  bubbleInserter_timings_banks_3_active_counter <= 3'b101;\n",
      "                end\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          SdramCtrlBackendTask_READ : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_SdramCtrl_l265_22) begin\n",
      "                bubbleInserter_timings_write_counter <= 3'b100;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          default : begin\n",
      "            if(bubbleInserter_cmd_ready) begin\n",
      "              if(when_Utils_l921_12) begin\n",
      "                if(when_SdramCtrl_l265_23) begin\n",
      "                  bubbleInserter_timings_banks_0_precharge_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_13) begin\n",
      "                if(when_SdramCtrl_l265_24) begin\n",
      "                  bubbleInserter_timings_banks_1_precharge_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_14) begin\n",
      "                if(when_SdramCtrl_l265_25) begin\n",
      "                  bubbleInserter_timings_banks_2_precharge_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "              if(when_Utils_l921_15) begin\n",
      "                if(when_SdramCtrl_l265_26) begin\n",
      "                  bubbleInserter_timings_banks_3_precharge_counter <= 3'b001;\n",
      "                end\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "      if(chip_remoteCke) begin\n",
      "        t_chip_readHistory_1 <= t_chip_readHistory_0;\n",
      "      end\n",
      "      if(chip_remoteCke) begin\n",
      "        t_chip_readHistory_2 <= t_chip_readHistory_1;\n",
      "      end\n",
      "      if(chip_remoteCke) begin\n",
      "        t_chip_readHistory_3 <= t_chip_readHistory_2;\n",
      "      end\n",
      "      if(chip_remoteCke) begin\n",
      "        t_chip_readHistory_4 <= t_chip_readHistory_3;\n",
      "      end\n",
      "      if(chip_remoteCke) begin\n",
      "        t_chip_readHistory_5 <= t_chip_readHistory_4;\n",
      "      end\n",
      "      chip_sdramCkeInternal <= chip_sdramCkeNext;\n",
      "      chip_sdramCkeInternal_regNext <= chip_sdramCkeInternal;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    case(frontend_state)\n",
      "      SdramCtrlFrontendState_BOOT_PRECHARGE : begin\n",
      "      end\n",
      "      SdramCtrlFrontendState_BOOT_REFRESH : begin\n",
      "      end\n",
      "      SdramCtrlFrontendState_BOOT_MODE : begin\n",
      "      end\n",
      "      default : begin\n",
      "        if(!refresh_pending) begin\n",
      "          if(io_bus_cmd_valid) begin\n",
      "            if(!when_SdramCtrl_l224) begin\n",
      "              if(when_SdramCtrl_l229) begin\n",
      "                if(t_2) begin\n",
      "                  frontend_banks_0_row <= frontend_address_row;\n",
      "                end\n",
      "                if(t_3) begin\n",
      "                  frontend_banks_1_row <= frontend_address_row;\n",
      "                end\n",
      "                if(t_4) begin\n",
      "                  frontend_banks_2_row <= frontend_address_row;\n",
      "                end\n",
      "                if(t_5) begin\n",
      "                  frontend_banks_3_row <= frontend_address_row;\n",
      "                end\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    endcase\n",
      "    if(frontend_rsp_ready) begin\n",
      "      frontend_rsp_rData_task <= frontend_rsp_payload_task;\n",
      "      frontend_rsp_rData_bank <= frontend_rsp_payload_bank;\n",
      "      frontend_rsp_rData_rowColumn <= frontend_rsp_payload_rowColumn;\n",
      "      frontend_rsp_rData_data <= frontend_rsp_payload_data;\n",
      "      frontend_rsp_rData_mask <= frontend_rsp_payload_mask;\n",
      "      frontend_rsp_rData_context_id <= frontend_rsp_payload_context_id;\n",
      "      frontend_rsp_rData_context_last <= frontend_rsp_payload_context_last;\n",
      "    end\n",
      "    if(chip_remoteCke) begin\n",
      "      chip_cmd_payload_context_delay_1_id <= chip_cmd_payload_context_id;\n",
      "      chip_cmd_payload_context_delay_1_last <= chip_cmd_payload_context_last;\n",
      "    end\n",
      "    if(chip_remoteCke) begin\n",
      "      chip_cmd_payload_context_delay_2_id <= chip_cmd_payload_context_delay_1_id;\n",
      "      chip_cmd_payload_context_delay_2_last <= chip_cmd_payload_context_delay_1_last;\n",
      "    end\n",
      "    if(chip_remoteCke) begin\n",
      "      chip_cmd_payload_context_delay_3_id <= chip_cmd_payload_context_delay_2_id;\n",
      "      chip_cmd_payload_context_delay_3_last <= chip_cmd_payload_context_delay_2_last;\n",
      "    end\n",
      "    if(chip_remoteCke) begin\n",
      "      chip_cmd_payload_context_delay_4_id <= chip_cmd_payload_context_delay_3_id;\n",
      "      chip_cmd_payload_context_delay_4_last <= chip_cmd_payload_context_delay_3_last;\n",
      "    end\n",
      "    if(chip_remoteCke) begin\n",
      "      chip_contextDelayed_id <= chip_cmd_payload_context_delay_4_id;\n",
      "      chip_contextDelayed_last <= chip_cmd_payload_context_delay_4_last;\n",
      "    end\n",
      "    chip_sdram_CKE <= chip_sdramCkeNext;\n",
      "    if(chip_remoteCke) begin\n",
      "      chip_sdram_DQ_read <= io_sdram_DQ_read;\n",
      "      chip_sdram_CSn <= 1'b0;\n",
      "      chip_sdram_RASn <= 1'b1;\n",
      "      chip_sdram_CASn <= 1'b1;\n",
      "      chip_sdram_WEn <= 1'b1;\n",
      "      chip_sdram_DQ_write <= chip_cmd_payload_data;\n",
      "      chip_sdram_DQ_writeEnable <= 16'h0;\n",
      "      chip_sdram_DQM[0] <= t_chip_sdram_DQM;\n",
      "      chip_sdram_DQM[1] <= t_chip_sdram_DQM;\n",
      "      if(chip_cmd_valid) begin\n",
      "        case(chip_cmd_payload_task)\n",
      "          SdramCtrlBackendTask_PRECHARGE_ALL : begin\n",
      "            chip_sdram_ADDR[10] <= 1'b1;\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b0;\n",
      "            chip_sdram_CASn <= 1'b1;\n",
      "            chip_sdram_WEn <= 1'b0;\n",
      "          end\n",
      "          SdramCtrlBackendTask_REFRESH : begin\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b0;\n",
      "            chip_sdram_CASn <= 1'b0;\n",
      "            chip_sdram_WEn <= 1'b1;\n",
      "          end\n",
      "          SdramCtrlBackendTask_MODE : begin\n",
      "            chip_sdram_ADDR <= 13'h0;\n",
      "            chip_sdram_ADDR[2 : 0] <= 3'b000;\n",
      "            chip_sdram_ADDR[3] <= 1'b0;\n",
      "            chip_sdram_ADDR[6 : 4] <= 3'b011;\n",
      "            chip_sdram_ADDR[8 : 7] <= 2'b00;\n",
      "            chip_sdram_ADDR[9] <= 1'b0;\n",
      "            chip_sdram_BA <= 2'b00;\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b0;\n",
      "            chip_sdram_CASn <= 1'b0;\n",
      "            chip_sdram_WEn <= 1'b0;\n",
      "          end\n",
      "          SdramCtrlBackendTask_ACTIVE : begin\n",
      "            chip_sdram_ADDR <= chip_cmd_payload_rowColumn;\n",
      "            chip_sdram_BA <= chip_cmd_payload_bank;\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b0;\n",
      "            chip_sdram_CASn <= 1'b1;\n",
      "            chip_sdram_WEn <= 1'b1;\n",
      "          end\n",
      "          SdramCtrlBackendTask_WRITE : begin\n",
      "            chip_sdram_ADDR <= chip_cmd_payload_rowColumn;\n",
      "            chip_sdram_ADDR[10] <= 1'b0;\n",
      "            chip_sdram_DQ_writeEnable <= 16'hffff;\n",
      "            chip_sdram_DQ_write <= chip_cmd_payload_data;\n",
      "            chip_sdram_DQM <= (~ chip_cmd_payload_mask);\n",
      "            chip_sdram_BA <= chip_cmd_payload_bank;\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b1;\n",
      "            chip_sdram_CASn <= 1'b0;\n",
      "            chip_sdram_WEn <= 1'b0;\n",
      "          end\n",
      "          SdramCtrlBackendTask_READ : begin\n",
      "            chip_sdram_ADDR <= chip_cmd_payload_rowColumn;\n",
      "            chip_sdram_ADDR[10] <= 1'b0;\n",
      "            chip_sdram_BA <= chip_cmd_payload_bank;\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b1;\n",
      "            chip_sdram_CASn <= 1'b0;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "            chip_sdram_WEn <= 1'b1;\n",
      "          end\n",
      "          default : begin\n",
      "            chip_sdram_BA <= chip_cmd_payload_bank;\n",
      "            chip_sdram_ADDR[10] <= 1'b0;\n",
      "            chip_sdram_CSn <= 1'b0;\n",
      "            chip_sdram_RASn <= 1'b0;\n",
      "            chip_sdram_CASn <= 1'b1;\n",
      "            chip_sdram_WEn <= 1'b0;\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamFork (\n",
      "  input               io_input_valid,\n",
      "  output reg          io_input_ready,\n",
      "  input               io_input_payload_wr,\n",
      "  input      [31:0]   io_input_payload_address,\n",
      "  input      [31:0]   io_input_payload_data,\n",
      "  input      [1:0]    io_input_payload_size,\n",
      "  output              io_outputs_0_valid,\n",
      "  input               io_outputs_0_ready,\n",
      "  output              io_outputs_0_payload_wr,\n",
      "  output     [31:0]   io_outputs_0_payload_address,\n",
      "  output     [1:0]    io_outputs_0_payload_size,\n",
      "  output              io_outputs_1_valid,\n",
      "  input               io_outputs_1_ready,\n",
      "  output              io_outputs_1_payload_wr,\n",
      "  output     [31:0]   io_outputs_1_payload_address,\n",
      "  output     [31:0]   io_outputs_1_payload_data,\n",
      "  output     [1:0]    io_outputs_1_payload_size,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_coreReset\n",
      ");\n",
      "\n",
      "  reg                 t_io_outputs_0_valid;\n",
      "  reg                 t_io_outputs_1_valid;\n",
      "  wire                when_Stream_l825;\n",
      "  wire                when_Stream_l825_1;\n",
      "  wire                io_outputs_0_fire;\n",
      "  wire                io_outputs_1_fire;\n",
      "\n",
      "  always @(*) begin\n",
      "    io_input_ready = 1'b1;\n",
      "    if(when_Stream_l825) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "    if(when_Stream_l825_1) begin\n",
      "      io_input_ready = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l825 = ((! io_outputs_0_ready) && t_io_outputs_0_valid);\n",
      "  assign when_Stream_l825_1 = ((! io_outputs_1_ready) && t_io_outputs_1_valid);\n",
      "  assign io_outputs_0_valid = (io_input_valid && t_io_outputs_0_valid);\n",
      "  assign io_outputs_0_payload_wr = io_input_payload_wr;\n",
      "  assign io_outputs_0_payload_address = io_input_payload_address;\n",
      "  assign io_outputs_0_payload_size = io_input_payload_size;\n",
      "  assign io_outputs_0_fire = (io_outputs_0_valid && io_outputs_0_ready);\n",
      "  assign io_outputs_1_valid = (io_input_valid && t_io_outputs_1_valid);\n",
      "  assign io_outputs_1_payload_wr = io_input_payload_wr;\n",
      "  assign io_outputs_1_payload_address = io_input_payload_address;\n",
      "  assign io_outputs_1_payload_data = io_input_payload_data;\n",
      "  assign io_outputs_1_payload_size = io_input_payload_size;\n",
      "  assign io_outputs_1_fire = (io_outputs_1_valid && io_outputs_1_ready);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_coreReset) begin\n",
      "    if(!resetCtrl_coreReset) begin\n",
      "      t_io_outputs_0_valid <= 1'b1;\n",
      "      t_io_outputs_1_valid <= 1'b1;\n",
      "    end else begin\n",
      "      if(io_outputs_0_fire) begin\n",
      "        t_io_outputs_0_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_outputs_1_fire) begin\n",
      "        t_io_outputs_1_valid <= 1'b0;\n",
      "      end\n",
      "      if(io_input_ready) begin\n",
      "        t_io_outputs_0_valid <= 1'b1;\n",
      "        t_io_outputs_1_valid <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module RiscvCore (\n",
      "  input               io_interrupt_1,\n",
      "  input               io_interrupt_0,\n",
      "  input               io_interrupt_3,\n",
      "  input               io_interrupt_2,\n",
      "  output              io_i_cmd_valid,\n",
      "  input               io_i_cmd_ready,\n",
      "  output     [31:0]   io_i_cmd_payload_address,\n",
      "  input               io_i_rsp_valid,\n",
      "  input      [31:0]   io_i_rsp_payload_data,\n",
      "  output              io_d_cmd_valid,\n",
      "  input               io_d_cmd_ready,\n",
      "  output              io_d_cmd_payload_wr,\n",
      "  output     [31:0]   io_d_cmd_payload_address,\n",
      "  output     [31:0]   io_d_cmd_payload_data,\n",
      "  output     [1:0]    io_d_cmd_payload_size,\n",
      "  input               io_d_rsp_valid,\n",
      "  output              io_d_rsp_ready,\n",
      "  input      [31:0]   io_d_rsp_payload,\n",
      "  input               t_4,\n",
      "  input               t_5,\n",
      "  input      [7:0]    t_decode_regFileReadAddress0,\n",
      "  input      [31:0]   t_prefetch_pc,\n",
      "  output reg [31:0]   t_io_debugBus_PRDATA,\n",
      "  output              t_io_debugResetOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_coreReset,\n",
      "  input               io_debugResetIn\n",
      ");\n",
      "  localparam BR_N = 4'd8;\n",
      "  localparam BR_NE = 4'd1;\n",
      "  localparam BR_EQ = 4'd0;\n",
      "  localparam BR_GE = 4'd5;\n",
      "  localparam BR_GEU = 4'd7;\n",
      "  localparam BR_LT = 4'd4;\n",
      "  localparam BR_LTU = 4'd6;\n",
      "  localparam BR_J = 4'd2;\n",
      "  localparam BR_JR = 4'd3;\n",
      "  localparam OP0_RS = 2'd0;\n",
      "  localparam OP0_IMU = 2'd1;\n",
      "  localparam OP0_IMZ = 2'd2;\n",
      "  localparam OP0_IMJB = 2'd3;\n",
      "  localparam OP1_RS = 2'd0;\n",
      "  localparam OP1_IMI = 2'd1;\n",
      "  localparam OP1_IMS = 2'd2;\n",
      "  localparam OP1_PC = 2'd3;\n",
      "  localparam ALU_ADD = 4'd0;\n",
      "  localparam ALU_SLL1 = 4'd1;\n",
      "  localparam ALU_SLT = 4'd2;\n",
      "  localparam ALU_SLTU = 4'd3;\n",
      "  localparam ALU_XOR_1 = 4'd4;\n",
      "  localparam ALU_SRL_1 = 4'd5;\n",
      "  localparam ALU_OR_1 = 4'd6;\n",
      "  localparam ALU_AND_1 = 4'd7;\n",
      "  localparam ALU_SUB = 4'd8;\n",
      "  localparam ALU_COPY = 4'd15;\n",
      "  localparam ALU_SRA_1 = 4'd13;\n",
      "  localparam WB_ALU = 2'd0;\n",
      "  localparam WB_MEM = 2'd1;\n",
      "  localparam WB_PC4 = 2'd2;\n",
      "  localparam WB_CSR1 = 2'd3;\n",
      "  localparam M_XRD = 1'd0;\n",
      "  localparam M_XWR = 1'd1;\n",
      "  localparam MSK_B = 2'd0;\n",
      "  localparam MSK_H = 2'd1;\n",
      "  localparam MSK_W = 2'd2;\n",
      "  localparam PC_INC = 2'd0;\n",
      "  localparam PC_BRA = 2'd1;\n",
      "  localparam PC_J = 2'd2;\n",
      "  localparam PC_JR = 2'd3;\n",
      "\n",
      "  reg                 DivExtension_divider_io_cmd_valid;\n",
      "  wire                DivExtension_divider_io_cmd_payload_signed;\n",
      "  reg                 DivExtension_divider_io_rsp_ready;\n",
      "  reg        [31:0]   t_regFile_port0;\n",
      "  reg        [31:0]   t_regFile_port1;\n",
      "  reg        [24:0]   t_brancheCache_port1;\n",
      "  wire       [31:0]   execute0_alu_io_result;\n",
      "  wire       [31:0]   execute0_alu_io_adder;\n",
      "  wire                DivExtension_divider_io_cmd_ready;\n",
      "  wire                DivExtension_divider_io_rsp_valid;\n",
      "  wire       [31:0]   DivExtension_divider_io_rsp_payload_quotient;\n",
      "  wire       [31:0]   DivExtension_divider_io_rsp_payload_remainder;\n",
      "  wire                CachedInstructionBus_cache_io_flush_cmd_ready;\n",
      "  wire                CachedInstructionBus_cache_io_cpu_cmd_ready;\n",
      "  wire                CachedInstructionBus_cache_io_cpu_rsp_valid;\n",
      "  wire       [31:0]   CachedInstructionBus_cache_io_cpu_rsp_payload_address;\n",
      "  wire       [31:0]   CachedInstructionBus_cache_io_cpu_rsp_payload_data;\n",
      "  wire                CachedInstructionBus_cache_io_mem_cmd_valid;\n",
      "  wire       [31:0]   CachedInstructionBus_cache_io_mem_cmd_payload_address;\n",
      "  wire       [1:0]    t_fetch_throwRemaining;\n",
      "  wire       [0:0]    t_fetch_throwRemaining_1;\n",
      "  wire                t_regFile_port;\n",
      "  wire                t_decode_src0;\n",
      "  wire                t_regFile_port_1;\n",
      "  wire                t_decode_src1;\n",
      "  wire       [19:0]   t_t_decode_brjmpImm;\n",
      "  wire       [11:0]   t_t_decode_brjmpImm_2;\n",
      "  wire       [31:0]   t_decode_brJumpPc;\n",
      "  wire       [4:0]    t_t_decode_outInst_payload_alu_op0;\n",
      "  wire       [11:0]   t_t_decode_outInst_payload_alu_op1_2;\n",
      "  wire       [3:0]    t_execute0_br_signed;\n",
      "  wire       [32:0]   t_execute0_br_ltx;\n",
      "  wire       [2:0]    t_execute1_newHistory;\n",
      "  wire       [2:0]    t_execute1_newHistory_1;\n",
      "  wire       [1:0]    t_execute1_newHistory_2;\n",
      "  wire       [1:0]    t_execute1_newHistory_3;\n",
      "  wire       [1:0]    t_execute1_newHistory_4;\n",
      "  wire       [0:0]    t_execute1_line_history;\n",
      "  wire       [1:0]    t_when_RiscvCore_l793;\n",
      "  wire       [1:0]    t_when_RiscvCore_l793_1;\n",
      "  wire       [1:0]    t_when_RiscvCore_l793_2;\n",
      "  wire       [1:0]    t_when_RiscvCore_l793_3;\n",
      "  wire       [6:0]    t_brancheCache_port;\n",
      "  wire       [24:0]   t_brancheCache_port_1;\n",
      "  wire       [49:0]   t_MulExtension_s2_low;\n",
      "  wire       [49:0]   t_MulExtension_s2_low_1;\n",
      "  wire       [35:0]   t_MulExtension_s2_low_2;\n",
      "  wire       [35:0]   t_MulExtension_s2_low_3;\n",
      "  wire       [35:0]   t_MulExtension_s2_low_4;\n",
      "  wire       [32:0]   t_MulExtension_s2_low_5;\n",
      "  wire       [49:0]   t_MulExtension_s2_low_6;\n",
      "  wire       [49:0]   t_MulExtension_s2_low_7;\n",
      "  wire       [65:0]   t_MulExtension_s3_result;\n",
      "  wire       [65:0]   t_MulExtension_s3_result_1;\n",
      "  wire       [31:0]   t_writeBack_inInst_payload_result;\n",
      "  wire       [31:0]   t_writeBack_inInst_payload_result_1;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [31:0]   t_BarrelShifterFullExtension_s1_shiftRight;\n",
      "  wire       [32:0]   t_BarrelShifterFullExtension_s1_shiftRight_1;\n",
      "  wire       [32:0]   t_BarrelShifterFullExtension_s1_shiftRight_2;\n",
      "  reg                 t_1;\n",
      "  reg                 t_2;\n",
      "  reg                 iCmd_valid;\n",
      "  wire                iCmd_ready;\n",
      "  wire       [31:0]   iCmd_payload_pc;\n",
      "  wire                iRsp_valid;\n",
      "  reg                 iRsp_ready;\n",
      "  wire       [31:0]   iRsp_payload_instruction;\n",
      "  wire       [31:0]   iRsp_payload_pc;\n",
      "  wire       [22:0]   iRsp_payload_branchCacheLine_pc;\n",
      "  wire       [1:0]    iRsp_payload_branchCacheLine_history;\n",
      "  wire                dCmd_valid;\n",
      "  wire                dCmd_ready;\n",
      "  wire                dCmd_payload_wr;\n",
      "  wire       [31:0]   dCmd_payload_address;\n",
      "  wire       [31:0]   dCmd_payload_data;\n",
      "  wire       [1:0]    dCmd_payload_size;\n",
      "  wire                dRsp_valid;\n",
      "  reg                 dRsp_ready;\n",
      "  wire       [31:0]   dRsp_payload;\n",
      "  reg                 prefetch_halt;\n",
      "  reg        [31:0]   prefetch_pc;\n",
      "  reg                 prefetch_inc;\n",
      "  (* keep *) wire       [31:0]   t_prefetch_pcNext;\n",
      "  reg        [31:0]   prefetch_pcNext;\n",
      "  reg                 prefetch_pcLoad_valid;\n",
      "  reg        [31:0]   prefetch_pcLoad_payload;\n",
      "  reg                 prefetch_resetDone;\n",
      "  wire                iCmd_fire;\n",
      "  wire                when_RiscvCore_l530;\n",
      "  wire                iCmd_fire_1;\n",
      "  wire                fetch_outInst_valid;\n",
      "  reg                 fetch_outInst_ready;\n",
      "  wire       [31:0]   fetch_outInst_payload_pc;\n",
      "  wire       [31:0]   fetch_outInst_payload_instruction;\n",
      "  wire       [22:0]   fetch_outInst_payload_branchCacheLine_pc;\n",
      "  wire       [1:0]    fetch_outInst_payload_branchCacheLine_history;\n",
      "  reg                 fetch_throwIt;\n",
      "  reg                 fetch_flush;\n",
      "  wire                iCmd_fire_2;\n",
      "  wire                iRsp_fire;\n",
      "  reg                 fetch_pendingPrefetch_incrementIt;\n",
      "  reg                 fetch_pendingPrefetch_decrementIt;\n",
      "  wire       [1:0]    fetch_pendingPrefetch_valueNext;\n",
      "  reg        [1:0]    fetch_pendingPrefetch_value;\n",
      "  reg        [1:0]    fetch_pendingPrefetch_finalIncrement;\n",
      "  wire                when_Utils_l640;\n",
      "  wire                when_Utils_l642;\n",
      "  wire                when_RiscvCore_l552;\n",
      "  reg        [1:0]    fetch_throwRemaining;\n",
      "  wire                fetch_throwNextIRsp;\n",
      "  wire                iRsp_fire_1;\n",
      "  wire                when_RiscvCore_l558;\n",
      "  wire                when_Stream_l408;\n",
      "  reg                 iRsp_thrown_valid;\n",
      "  wire                iRsp_thrown_ready;\n",
      "  wire                decode_inInst_valid;\n",
      "  reg                 decode_inInst_ready;\n",
      "  wire       [31:0]   decode_inInst_payload_pc;\n",
      "  wire       [31:0]   decode_inInst_payload_instruction;\n",
      "  wire       [22:0]   decode_inInst_payload_branchCacheLine_pc;\n",
      "  wire       [1:0]    decode_inInst_payload_branchCacheLine_history;\n",
      "  reg                 fetch_outInst_rValid;\n",
      "  reg        [31:0]   fetch_outInst_rData_pc;\n",
      "  reg        [31:0]   fetch_outInst_rData_instruction;\n",
      "  reg        [22:0]   fetch_outInst_rData_branchCacheLine_pc;\n",
      "  reg        [1:0]    fetch_outInst_rData_branchCacheLine_history;\n",
      "  wire                when_Stream_l342;\n",
      "  reg                 decode_ctrl_instVal;\n",
      "  reg        [3:0]    decode_ctrl_br;\n",
      "  reg                 decode_ctrl_jmp;\n",
      "  reg        [1:0]    decode_ctrl_op0;\n",
      "  reg        [1:0]    decode_ctrl_op1;\n",
      "  reg        [3:0]    decode_ctrl_alu;\n",
      "  reg        [1:0]    decode_ctrl_wb;\n",
      "  reg                 decode_ctrl_rfen;\n",
      "  reg                 decode_ctrl_execute0AluBypass;\n",
      "  reg                 decode_ctrl_execute1AluBypass;\n",
      "  wire                decode_ctrl_canInternalyStallWriteBack0;\n",
      "  reg                 decode_ctrl_men;\n",
      "  reg        [0:0]    decode_ctrl_m;\n",
      "  wire       [1:0]    decode_ctrl_msk;\n",
      "  reg                 decode_ctrl_useSrc0;\n",
      "  reg                 decode_ctrl_useSrc1;\n",
      "  reg        [2:0]    decode_ctrl_extensionTag;\n",
      "  reg                 decode_ctrl_fencei;\n",
      "  wire       [1:0]    t_decode_ctrl_msk;\n",
      "  wire                when_Misc_l166;\n",
      "  wire                when_Misc_l168;\n",
      "  wire                when_Misc_l174;\n",
      "  wire                when_Misc_l185;\n",
      "  wire                when_Misc_l195;\n",
      "  wire                when_Misc_l204;\n",
      "  wire                t_decode_ctrl_alu;\n",
      "  wire                when_Misc_l206;\n",
      "  wire                when_Misc_l207;\n",
      "  wire       [3:0]    t_decode_ctrl_alu_1;\n",
      "  wire                when_Misc_l219;\n",
      "  wire                when_Misc_l220;\n",
      "  wire       [3:0]    t_decode_ctrl_alu_2;\n",
      "  wire                when_Misc_l235;\n",
      "  wire                when_Misc_l245;\n",
      "  wire                when_Misc_l256;\n",
      "  wire       [3:0]    t_decode_ctrl_br;\n",
      "  wire                when_Misc_l265;\n",
      "  wire                when_Misc_l267;\n",
      "  wire                when_MulExtension_l89;\n",
      "  wire                when_DivExtension_l52;\n",
      "  wire                when_SimpleInterruptExtension_l85;\n",
      "  wire                when_SimpleInterruptExtension_l90;\n",
      "  wire                when_DebugExtension_l192;\n",
      "  wire                decode_hazard;\n",
      "  reg                 decode_throwIt;\n",
      "  reg                 decode_halt;\n",
      "  wire       [4:0]    decode_addr0;\n",
      "  wire       [4:0]    decode_addr1;\n",
      "  wire                decode_addr0IsZero;\n",
      "  wire                decode_addr1IsZero;\n",
      "  wire                decode_inInst_isStall;\n",
      "  wire       [31:0]   decode_srcInstruction;\n",
      "  reg        [4:0]    decode_regFileReadAddress0;\n",
      "  wire       [4:0]    decode_regFileReadAddress1;\n",
      "  reg        [31:0]   decode_src0;\n",
      "  reg        [31:0]   decode_src1;\n",
      "  wire                t_decode_brjmpImm;\n",
      "  reg        [10:0]   t_decode_brjmpImm_1;\n",
      "  wire                t_decode_brjmpImm_2;\n",
      "  reg        [18:0]   t_decode_brjmpImm_3;\n",
      "  wire       [31:0]   decode_brjmpImm;\n",
      "  wire       [31:0]   decode_brJumpPc;\n",
      "  wire                decode_branchCacheHit;\n",
      "  wire                decode_staticBranchPrediction;\n",
      "  reg                 decode_shouldTakeBranch;\n",
      "  wire                decode_outInst_valid;\n",
      "  wire                decode_outInst_ready;\n",
      "  wire       [31:0]   decode_outInst_payload_pc;\n",
      "  wire       [31:0]   decode_outInst_payload_instruction;\n",
      "  wire                decode_outInst_payload_ctrl_instVal;\n",
      "  wire       [3:0]    decode_outInst_payload_ctrl_br;\n",
      "  wire       [1:0]    decode_outInst_payload_ctrl_op0;\n",
      "  wire       [1:0]    decode_outInst_payload_ctrl_op1;\n",
      "  wire       [3:0]    decode_outInst_payload_ctrl_alu;\n",
      "  wire       [1:0]    decode_outInst_payload_ctrl_wb;\n",
      "  wire                decode_outInst_payload_ctrl_rfen;\n",
      "  wire                decode_outInst_payload_ctrl_execute0AluBypass;\n",
      "  wire                decode_outInst_payload_ctrl_execute1AluBypass;\n",
      "  wire                decode_outInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  wire                decode_outInst_payload_ctrl_men;\n",
      "  wire       [0:0]    decode_outInst_payload_ctrl_m;\n",
      "  wire       [1:0]    decode_outInst_payload_ctrl_msk;\n",
      "  wire       [2:0]    decode_outInst_payload_ctrl_extensionTag;\n",
      "  wire                decode_outInst_payload_ctrl_fencei;\n",
      "  wire       [31:0]   decode_outInst_payload_src0;\n",
      "  wire       [31:0]   decode_outInst_payload_src1;\n",
      "  wire       [31:0]   decode_outInst_payload_alu_op0;\n",
      "  wire       [31:0]   decode_outInst_payload_alu_op1;\n",
      "  wire                decode_outInst_payload_doSub;\n",
      "  wire                decode_outInst_payload_predictorHasBranch;\n",
      "  wire                decode_outInst_payload_branchHistory_valid;\n",
      "  wire       [1:0]    decode_outInst_payload_branchHistory_payload;\n",
      "  wire                decode_pcLoad_valid;\n",
      "  wire       [31:0]   decode_pcLoad_payload;\n",
      "  reg                 decode_inInst_thrown_valid;\n",
      "  wire                decode_inInst_thrown_ready;\n",
      "  wire                t_decode_outInst_valid;\n",
      "  reg        [31:0]   t_decode_outInst_payload_alu_op0;\n",
      "  wire                t_decode_outInst_payload_alu_op1;\n",
      "  reg        [19:0]   t_decode_outInst_payload_alu_op1_1;\n",
      "  wire                t_decode_outInst_payload_alu_op1_2;\n",
      "  reg        [19:0]   t_decode_outInst_payload_alu_op1_3;\n",
      "  reg        [31:0]   t_decode_outInst_payload_alu_op1_4;\n",
      "  wire                decode_flush;\n",
      "  wire                execute0_inInst_valid;\n",
      "  reg                 execute0_inInst_ready;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [31:0]   execute0_inInst_payload_pc;\n",
      "  wire       [31:0]   execute0_inInst_payload_instruction;\n",
      "  wire                execute0_inInst_payload_ctrl_instVal;\n",
      "  wire       [3:0]    execute0_inInst_payload_ctrl_br;\n",
      "  wire       [3:0]    execute0_inInst_payload_ctrl_alu;\n",
      "  wire       [1:0]    execute0_inInst_payload_ctrl_wb;\n",
      "  wire                execute0_inInst_payload_ctrl_rfen;\n",
      "  wire                execute0_inInst_payload_ctrl_execute0AluBypass;\n",
      "  wire                execute0_inInst_payload_ctrl_execute1AluBypass;\n",
      "  wire                execute0_inInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  wire                execute0_inInst_payload_ctrl_men;\n",
      "  wire       [0:0]    execute0_inInst_payload_ctrl_m;\n",
      "  wire       [1:0]    execute0_inInst_payload_ctrl_msk;\n",
      "  wire       [2:0]    execute0_inInst_payload_ctrl_extensionTag;\n",
      "  wire                execute0_inInst_payload_ctrl_fencei;\n",
      "  wire       [31:0]   execute0_inInst_payload_src0;\n",
      "  wire       [31:0]   execute0_inInst_payload_src1;\n",
      "  wire       [31:0]   execute0_inInst_payload_alu_op0;\n",
      "  wire       [31:0]   execute0_inInst_payload_alu_op1;\n",
      "  wire                execute0_inInst_payload_doSub;\n",
      "  wire                execute0_inInst_payload_predictorHasBranch;\n",
      "  wire                execute0_inInst_payload_branchHistory_valid;\n",
      "  wire       [1:0]    execute0_inInst_payload_branchHistory_payload;\n",
      "  reg                 decode_outInst_rValid;\n",
      "  reg        [31:0]   decode_outInst_rData_pc;\n",
      "  reg        [31:0]   decode_outInst_rData_instruction;\n",
      "  reg                 decode_outInst_rData_ctrl_instVal;\n",
      "  reg        [3:0]    decode_outInst_rData_ctrl_br;\n",
      "  reg        [3:0]    decode_outInst_rData_ctrl_alu;\n",
      "  reg        [1:0]    decode_outInst_rData_ctrl_wb;\n",
      "  reg                 decode_outInst_rData_ctrl_rfen;\n",
      "  reg                 decode_outInst_rData_ctrl_execute0AluBypass;\n",
      "  reg                 decode_outInst_rData_ctrl_execute1AluBypass;\n",
      "  reg                 decode_outInst_rData_ctrl_canInternalyStallWriteBack0;\n",
      "  reg                 decode_outInst_rData_ctrl_men;\n",
      "  reg        [0:0]    decode_outInst_rData_ctrl_m;\n",
      "  reg        [1:0]    decode_outInst_rData_ctrl_msk;\n",
      "  reg        [2:0]    decode_outInst_rData_ctrl_extensionTag;\n",
      "  reg                 decode_outInst_rData_ctrl_fencei;\n",
      "  reg        [31:0]   decode_outInst_rData_src0;\n",
      "  reg        [31:0]   decode_outInst_rData_src1;\n",
      "  reg        [31:0]   decode_outInst_rData_alu_op0;\n",
      "  reg        [31:0]   decode_outInst_rData_alu_op1;\n",
      "  reg                 decode_outInst_rData_doSub;\n",
      "  reg                 decode_outInst_rData_predictorHasBranch;\n",
      "  reg                 decode_outInst_rData_branchHistory_valid;\n",
      "  reg        [1:0]    decode_outInst_rData_branchHistory_payload;\n",
      "  reg                 execute0_throwIt;\n",
      "  reg                 execute0_halt;\n",
      "  wire                execute0_haltFromDataRequest;\n",
      "  wire                execute0_br_signed;\n",
      "  wire       [32:0]   execute0_br_src0Ext;\n",
      "  wire       [32:0]   execute0_br_src1Ext;\n",
      "  wire                execute0_br_ltx;\n",
      "  wire                execute0_br_eq;\n",
      "  reg        [1:0]    execute0_br_pc_sel;\n",
      "  wire                execute0_outInst_valid;\n",
      "  wire                execute0_outInst_ready;\n",
      "  wire       [31:0]   execute0_outInst_payload_pc;\n",
      "  wire       [31:0]   execute0_outInst_payload_instruction;\n",
      "  wire                execute0_outInst_payload_ctrl_instVal;\n",
      "  wire       [3:0]    execute0_outInst_payload_ctrl_br;\n",
      "  wire       [3:0]    execute0_outInst_payload_ctrl_alu;\n",
      "  wire       [1:0]    execute0_outInst_payload_ctrl_wb;\n",
      "  wire                execute0_outInst_payload_ctrl_rfen;\n",
      "  wire                execute0_outInst_payload_ctrl_execute0AluBypass;\n",
      "  wire                execute0_outInst_payload_ctrl_execute1AluBypass;\n",
      "  wire                execute0_outInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  wire       [1:0]    execute0_outInst_payload_ctrl_msk;\n",
      "  wire       [2:0]    execute0_outInst_payload_ctrl_extensionTag;\n",
      "  wire                execute0_outInst_payload_ctrl_fencei;\n",
      "  wire       [31:0]   execute0_outInst_payload_result;\n",
      "  wire       [31:0]   execute0_outInst_payload_adder;\n",
      "  wire                execute0_outInst_payload_predictorHasBranch;\n",
      "  wire                execute0_outInst_payload_branchHistory_valid;\n",
      "  wire       [1:0]    execute0_outInst_payload_branchHistory_payload;\n",
      "  wire       [31:0]   execute0_outInst_payload_pcPlus4;\n",
      "  wire       [1:0]    execute0_outInst_payload_pc_sel;\n",
      "  wire                execute0_outInst_payload_unalignedMemoryAccessException;\n",
      "  wire                execute0_outInst_payload_needMemRsp;\n",
      "  reg                 execute0_inInst_thrown_valid;\n",
      "  wire                execute0_inInst_thrown_ready;\n",
      "  wire                t_execute0_outInst_valid;\n",
      "  reg                 t_execute0_outInst_payload_unalignedMemoryAccessException;\n",
      "  reg        [1:0]    t_dCmd_payload_size;\n",
      "  reg        [1:0]    execute0_pendingDataCmd_readCount;\n",
      "  wire                dCmd_fire;\n",
      "  wire                execute0_pendingDataCmd_readCountInc;\n",
      "  wire                execute0_pendingDataCmd_readCountDec;\n",
      "  wire                when_RiscvCore_l742;\n",
      "  wire                when_RiscvCore_l745;\n",
      "  reg                 execute0_flush;\n",
      "  wire                execute1_inInst_valid;\n",
      "  reg                 execute1_inInst_ready;\n",
      "  wire       [31:0]   execute1_inInst_payload_pc;\n",
      "  wire       [31:0]   execute1_inInst_payload_instruction;\n",
      "  wire                execute1_inInst_payload_ctrl_instVal;\n",
      "  wire       [3:0]    execute1_inInst_payload_ctrl_br;\n",
      "  wire       [3:0]    execute1_inInst_payload_ctrl_alu;\n",
      "  wire       [1:0]    execute1_inInst_payload_ctrl_wb;\n",
      "  wire                execute1_inInst_payload_ctrl_rfen;\n",
      "  wire                execute1_inInst_payload_ctrl_execute1AluBypass;\n",
      "  wire                execute1_inInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  wire       [1:0]    execute1_inInst_payload_ctrl_msk;\n",
      "  wire       [2:0]    execute1_inInst_payload_ctrl_extensionTag;\n",
      "  wire                execute1_inInst_payload_ctrl_fencei;\n",
      "  wire       [31:0]   execute1_inInst_payload_result;\n",
      "  reg        [31:0]   execute1_inInst_payload_adder;\n",
      "  wire                execute1_inInst_payload_predictorHasBranch;\n",
      "  wire                execute1_inInst_payload_branchHistory_valid;\n",
      "  wire       [1:0]    execute1_inInst_payload_branchHistory_payload;\n",
      "  wire       [31:0]   execute1_inInst_payload_pcPlus4;\n",
      "  reg        [1:0]    execute1_inInst_payload_pc_sel;\n",
      "  wire                execute1_inInst_payload_unalignedMemoryAccessException;\n",
      "  wire                execute1_inInst_payload_needMemRsp;\n",
      "  reg                 execute0_outInst_rValid;\n",
      "  reg        [31:0]   execute0_outInst_rData_pc;\n",
      "  reg        [31:0]   execute0_outInst_rData_instruction;\n",
      "  reg                 execute0_outInst_rData_ctrl_instVal;\n",
      "  reg        [3:0]    execute0_outInst_rData_ctrl_br;\n",
      "  reg        [3:0]    execute0_outInst_rData_ctrl_alu;\n",
      "  reg        [1:0]    execute0_outInst_rData_ctrl_wb;\n",
      "  reg                 execute0_outInst_rData_ctrl_rfen;\n",
      "  reg                 execute0_outInst_rData_ctrl_execute1AluBypass;\n",
      "  reg                 execute0_outInst_rData_ctrl_canInternalyStallWriteBack0;\n",
      "  reg        [1:0]    execute0_outInst_rData_ctrl_msk;\n",
      "  reg        [2:0]    execute0_outInst_rData_ctrl_extensionTag;\n",
      "  reg                 execute0_outInst_rData_ctrl_fencei;\n",
      "  reg        [31:0]   execute0_outInst_rData_result;\n",
      "  reg        [31:0]   execute0_outInst_rData_adder;\n",
      "  reg                 execute0_outInst_rData_predictorHasBranch;\n",
      "  reg                 execute0_outInst_rData_branchHistory_valid;\n",
      "  reg        [1:0]    execute0_outInst_rData_branchHistory_payload;\n",
      "  reg        [31:0]   execute0_outInst_rData_pcPlus4;\n",
      "  reg        [1:0]    execute0_outInst_rData_pc_sel;\n",
      "  reg                 execute0_outInst_rData_unalignedMemoryAccessException;\n",
      "  reg                 execute0_outInst_rData_needMemRsp;\n",
      "  reg                 execute1_halt;\n",
      "  reg                 execute1_throwIt;\n",
      "  wire                execute1_pcLoad_valid;\n",
      "  wire       [31:0]   execute1_pcLoad_payload;\n",
      "  wire                execute1_inInst_fire;\n",
      "  reg                 t_execute1_pcLoad_valid;\n",
      "  reg        [31:0]   t_execute1_pcLoad_payload;\n",
      "  wire       [22:0]   execute1_line_pc;\n",
      "  reg        [1:0]    execute1_line_history;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [2:0]    execute1_newHistory;\n",
      "  wire                execute1_inInst_fire_1;\n",
      "  wire                when_RiscvCore_l792;\n",
      "  wire                when_RiscvCore_l793;\n",
      "  wire                execute1_outInst_valid;\n",
      "  wire                execute1_outInst_ready;\n",
      "  wire       [31:0]   execute1_outInst_payload_pc;\n",
      "  wire       [31:0]   execute1_outInst_payload_instruction;\n",
      "  wire                execute1_outInst_payload_ctrl_instVal;\n",
      "  wire       [1:0]    execute1_outInst_payload_ctrl_wb;\n",
      "  wire                execute1_outInst_payload_ctrl_rfen;\n",
      "  wire                execute1_outInst_payload_ctrl_execute1AluBypass;\n",
      "  wire                execute1_outInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  wire       [1:0]    execute1_outInst_payload_ctrl_msk;\n",
      "  wire       [2:0]    execute1_outInst_payload_ctrl_extensionTag;\n",
      "  reg        [31:0]   execute1_outInst_payload_result;\n",
      "  wire       [4:0]    execute1_outInst_payload_regFileAddress;\n",
      "  wire       [31:0]   execute1_outInst_payload_pcPlus4;\n",
      "  wire                execute1_outInst_payload_unalignedMemoryAccessException;\n",
      "  wire                execute1_outInst_payload_needMemRsp;\n",
      "  reg                 execute1_inInst_thrown_valid;\n",
      "  wire                execute1_inInst_thrown_ready;\n",
      "  wire                t_execute1_outInst_valid;\n",
      "  reg                 execute1_flush;\n",
      "  wire                writeBack_inInst_valid;\n",
      "  reg                 writeBack_inInst_ready;\n",
      "  wire       [31:0]   writeBack_inInst_payload_pc;\n",
      "  wire       [31:0]   writeBack_inInst_payload_instruction;\n",
      "  wire                writeBack_inInst_payload_ctrl_instVal;\n",
      "  wire       [1:0]    writeBack_inInst_payload_ctrl_wb;\n",
      "  wire                writeBack_inInst_payload_ctrl_rfen;\n",
      "  wire                writeBack_inInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  wire       [1:0]    writeBack_inInst_payload_ctrl_msk;\n",
      "  wire       [2:0]    writeBack_inInst_payload_ctrl_extensionTag;\n",
      "  reg        [31:0]   writeBack_inInst_payload_result;\n",
      "  wire       [4:0]    writeBack_inInst_payload_regFileAddress;\n",
      "  wire       [31:0]   writeBack_inInst_payload_pcPlus4;\n",
      "  wire                writeBack_inInst_payload_unalignedMemoryAccessException;\n",
      "  wire                writeBack_inInst_payload_needMemRsp;\n",
      "  reg                 execute1_outInst_rValid;\n",
      "  reg        [31:0]   execute1_outInst_rData_pc;\n",
      "  reg        [31:0]   execute1_outInst_rData_instruction;\n",
      "  reg                 execute1_outInst_rData_ctrl_instVal;\n",
      "  reg        [1:0]    execute1_outInst_rData_ctrl_wb;\n",
      "  reg                 execute1_outInst_rData_ctrl_rfen;\n",
      "  reg                 execute1_outInst_rData_ctrl_canInternalyStallWriteBack0;\n",
      "  reg        [1:0]    execute1_outInst_rData_ctrl_msk;\n",
      "  reg        [2:0]    execute1_outInst_rData_ctrl_extensionTag;\n",
      "  reg        [31:0]   execute1_outInst_rData_result;\n",
      "  reg        [4:0]    execute1_outInst_rData_regFileAddress;\n",
      "  reg        [31:0]   execute1_outInst_rData_pcPlus4;\n",
      "  reg                 execute1_outInst_rData_unalignedMemoryAccessException;\n",
      "  reg                 execute1_outInst_rData_needMemRsp;\n",
      "  reg                 writeBack_throwIt;\n",
      "  reg                 writeBack_halt;\n",
      "  reg        [7:0]    writeBack_irq_sources;\n",
      "  reg        [7:0]    writeBack_irq_mask;\n",
      "  wire       [7:0]    writeBack_irq_masked;\n",
      "  reg                 writeBack_irq_inhibate;\n",
      "  wire                when_RiscvCore_l828;\n",
      "  wire                when_RiscvCore_l834;\n",
      "  reg                 writeBack_pcLoad_valid;\n",
      "  reg        [31:0]   writeBack_pcLoad_payload;\n",
      "  reg                 writeBack_flushMemoryResponse;\n",
      "  wire                when_RiscvCore_l857;\n",
      "  wire                when_RiscvCore_l858;\n",
      "  wire                when_RiscvCore_l864;\n",
      "  wire                t_writeBack_dataRspFormated;\n",
      "  reg        [31:0]   t_writeBack_dataRspFormated_1;\n",
      "  wire                t_writeBack_dataRspFormated_2;\n",
      "  reg        [31:0]   t_writeBack_dataRspFormated_3;\n",
      "  reg        [31:0]   writeBack_dataRspFormated;\n",
      "  reg        [31:0]   writeBack_regFileData;\n",
      "  wire                writeBack_outInst_valid;\n",
      "  wire                writeBack_outInst_ready;\n",
      "  wire       [4:0]    writeBack_outInst_payload_addr;\n",
      "  wire       [31:0]   writeBack_outInst_payload_data;\n",
      "  reg                 writeBack_inInst_thrown_valid;\n",
      "  wire                writeBack_inInst_thrown_ready;\n",
      "  wire                t_writeBack_outInst_valid;\n",
      "  reg                 writeBack_regFileWrite_valid;\n",
      "  reg        [4:0]    writeBack_regFileWrite_payload_address;\n",
      "  reg        [31:0]   writeBack_regFileWrite_payload_data;\n",
      "  wire                writeBack_outInst_fire;\n",
      "  reg                 writeBack_flush;\n",
      "  wire                writeBackBuffer_inInst_valid;\n",
      "  wire                writeBackBuffer_inInst_ready;\n",
      "  wire       [4:0]    writeBackBuffer_inInst_payload_addr;\n",
      "  wire       [31:0]   writeBackBuffer_inInst_payload_data;\n",
      "  reg                 writeBack_outInst_rValid;\n",
      "  reg        [4:0]    writeBack_outInst_rData_addr;\n",
      "  reg        [31:0]   writeBack_outInst_rData_data;\n",
      "  reg                 hazardTracker_src0Hazard;\n",
      "  reg                 hazardTracker_src1Hazard;\n",
      "  wire                hazardTracker_W2R_addr0Match;\n",
      "  wire                hazardTracker_W2R_addr1Match;\n",
      "  wire                hazardTracker_A_addr0Match;\n",
      "  wire                hazardTracker_A_addr1Match;\n",
      "  wire                when_RiscvCore_l980;\n",
      "  wire                when_RiscvCore_l989;\n",
      "  wire                hazardTracker_E1_addr0Match;\n",
      "  wire                hazardTracker_E1_addr1Match;\n",
      "  wire                when_RiscvCore_l1004;\n",
      "  wire                when_RiscvCore_l1015;\n",
      "  wire                hazardTracker_E0_addr0Match;\n",
      "  wire                hazardTracker_E0_addr1Match;\n",
      "  wire                when_RiscvCore_l1030;\n",
      "  wire                when_RiscvCore_l1041;\n",
      "  wire                when_RiscvCore_l1052;\n",
      "  wire                when_RiscvCore_l1055;\n",
      "  wire                when_RiscvCore_l1063;\n",
      "  wire                when_RiscvCore_l1064;\n",
      "  wire                writeBack_inInst_isStall;\n",
      "  wire                when_RiscvCore_l1067;\n",
      "  reg                 MulExtension_s1_aSigned;\n",
      "  reg                 MulExtension_s1_bSigned;\n",
      "  wire       [31:0]   MulExtension_s1_a;\n",
      "  wire       [31:0]   MulExtension_s1_b;\n",
      "  wire       [1:0]    switch_MulExtension_l30;\n",
      "  wire       [15:0]   MulExtension_s1_aULow;\n",
      "  wire       [15:0]   MulExtension_s1_bULow;\n",
      "  wire       [16:0]   MulExtension_s1_aSLow;\n",
      "  wire       [16:0]   MulExtension_s1_bSLow;\n",
      "  wire       [16:0]   MulExtension_s1_aHigh;\n",
      "  wire       [16:0]   MulExtension_s1_bHigh;\n",
      "  wire       [31:0]   MulExtension_s1_mul_ll;\n",
      "  wire       [33:0]   MulExtension_s1_mul_lh;\n",
      "  wire       [33:0]   MulExtension_s1_mul_hl;\n",
      "  wire       [33:0]   MulExtension_s1_mul_hh;\n",
      "  reg        [31:0]   MulExtension_s2_mul_ll;\n",
      "  reg        [33:0]   MulExtension_s2_mul_lh;\n",
      "  reg        [33:0]   MulExtension_s2_mul_hl;\n",
      "  reg        [33:0]   MulExtension_s2_mul_hh;\n",
      "  wire       [49:0]   MulExtension_s2_low;\n",
      "  reg        [49:0]   MulExtension_s3_low;\n",
      "  reg        [33:0]   MulExtension_s3_mul_hh;\n",
      "  wire       [65:0]   MulExtension_s3_result;\n",
      "  wire                when_MulExtension_l74;\n",
      "  wire       [1:0]    switch_MulExtension_l75;\n",
      "  reg                 DivExtension_rspReady;\n",
      "  reg        [31:0]   DivExtension_rsp;\n",
      "  wire                when_DivExtension_l26;\n",
      "  wire                when_DivExtension_l28;\n",
      "  wire                when_DivExtension_l33;\n",
      "  wire                when_DivExtension_l36;\n",
      "  wire       [4:0]    BarrelShifterFullExtension_s1_amplitude;\n",
      "  reg        [31:0]   t_BarrelShifterFullExtension_s1_reversed;\n",
      "  wire       [31:0]   BarrelShifterFullExtension_s1_reversed;\n",
      "  wire       [31:0]   BarrelShifterFullExtension_s1_shiftRight;\n",
      "  reg        [31:0]   BarrelShifterFullExtension_s2_shiftRight;\n",
      "  reg        [31:0]   t_execute1_outInst_payload_result;\n",
      "  reg                 SimpleInterrupExtension_inIrq;\n",
      "  reg        [31:0]   SimpleInterrupExtension_exitPc;\n",
      "  reg        [7:0]    SimpleInterrupExtension_irqValue;\n",
      "  wire                when_SimpleInterruptExtension_l34;\n",
      "  reg                 t_SimpleInterrupExtension_irqValue;\n",
      "  wire                when_SimpleInterruptExtension_l38;\n",
      "  wire                when_SimpleInterruptExtension_l39;\n",
      "  wire                when_SimpleInterruptExtension_l48;\n",
      "  reg                 t_3;\n",
      "  wire                when_SimpleInterruptExtension_l57;\n",
      "  wire       [1:0]    switch_SimpleInterruptExtension_l58;\n",
      "  wire                execute1_outInst_fire;\n",
      "  wire                CachedInstructionBus_coreIRsp_valid;\n",
      "  wire                CachedInstructionBus_coreIRsp_ready;\n",
      "  wire       [31:0]   CachedInstructionBus_coreIRsp_payload_instruction;\n",
      "  wire       [31:0]   CachedInstructionBus_coreIRsp_payload_pc;\n",
      "  wire       [22:0]   CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc;\n",
      "  wire       [1:0]    CachedInstructionBus_coreIRsp_payload_branchCacheLine_history;\n",
      "  wire                CachedInstructionBus_coreIRsp_s2mPipe_valid;\n",
      "  wire                CachedInstructionBus_coreIRsp_s2mPipe_ready;\n",
      "  wire       [31:0]   CachedInstructionBus_coreIRsp_s2mPipe_payload_instruction;\n",
      "  wire       [31:0]   CachedInstructionBus_coreIRsp_s2mPipe_payload_pc;\n",
      "  wire       [22:0]   CachedInstructionBus_coreIRsp_s2mPipe_payload_branchCacheLine_pc;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  wire       [1:0]    CachedInstructionBus_coreIRsp_s2mPipe_payload_branchCacheLine_history;\n",
      "  reg                 CachedInstructionBus_coreIRsp_rValid;\n",
      "  reg        [31:0]   CachedInstructionBus_coreIRsp_rData_instruction;\n",
      "  reg        [31:0]   CachedInstructionBus_coreIRsp_rData_pc;\n",
      "  reg        [22:0]   CachedInstructionBus_coreIRsp_rData_branchCacheLine_pc;\n",
      "  reg        [1:0]    CachedInstructionBus_coreIRsp_rData_branchCacheLine_history;\n",
      "  wire       [6:0]    t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc;\n",
      "  wire                CachedInstructionBus_cache_io_cpu_cmd_fire;\n",
      "  wire       [24:0]   t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc_1;\n",
      "  reg                 t_io_flush_cmd_valid;\n",
      "  wire                when_InstructionBusExtension_l68;\n",
      "  reg        [31:0]   DebugExtension_busReadDataReg;\n",
      "  reg                 DebugExtension_readRegFileReg;\n",
      "  reg                 DebugExtension_resetIt;\n",
      "  reg                 DebugExtension_haltIt;\n",
      "  reg                 DebugExtension_flushIt;\n",
      "  reg                 DebugExtension_stepIt;\n",
      "  reg                 iCmd_valid_regNext;\n",
      "  reg                 DebugExtension_isPipActive;\n",
      "  reg                 DebugExtension_isPipActive_regNext;\n",
      "  wire                DebugExtension_isPipBusy;\n",
      "  wire                DebugExtension_isInBreakpoint;\n",
      "  wire                when_DebugExtension_l101;\n",
      "  wire       [6:0]    switch_DebugExtension_l102;\n",
      "  wire                when_DebugExtension_l107;\n",
      "  wire                when_DebugExtension_l108;\n",
      "  wire                when_DebugExtension_l109;\n",
      "  wire                when_DebugExtension_l110;\n",
      "  wire                decode_inInst_fire;\n",
      "  reg                 decode_inInst_fire_regNext;\n",
      "  wire                when_DebugExtension_l157;\n",
      "  wire                iCmd_fire_3;\n",
      "  wire                when_DebugExtension_l178;\n",
      "  reg                 DebugExtension_resetIt_regNext;\n",
      "  wire                when_DebugExtension_l184;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [23:0] decode_ctrl_br_string;\n",
      "  reg [31:0] decode_ctrl_op0_string;\n",
      "  reg [23:0] decode_ctrl_op1_string;\n",
      "  reg [39:0] decode_ctrl_alu_string;\n",
      "  reg [31:0] decode_ctrl_wb_string;\n",
      "  reg [23:0] decode_ctrl_m_string;\n",
      "  reg [7:0] decode_ctrl_msk_string;\n",
      "  reg [7:0] t_decode_ctrl_msk_string;\n",
      "  reg [39:0] t_decode_ctrl_alu_1_string;\n",
      "  reg [39:0] t_decode_ctrl_alu_2_string;\n",
      "  reg [23:0] t_decode_ctrl_br_string;\n",
      "  reg [23:0] decode_outInst_payload_ctrl_br_string;\n",
      "  reg [31:0] decode_outInst_payload_ctrl_op0_string;\n",
      "  reg [23:0] decode_outInst_payload_ctrl_op1_string;\n",
      "  reg [39:0] decode_outInst_payload_ctrl_alu_string;\n",
      "  reg [31:0] decode_outInst_payload_ctrl_wb_string;\n",
      "  reg [23:0] decode_outInst_payload_ctrl_m_string;\n",
      "  reg [7:0] decode_outInst_payload_ctrl_msk_string;\n",
      "  reg [23:0] execute0_inInst_payload_ctrl_br_string;\n",
      "  reg [39:0] execute0_inInst_payload_ctrl_alu_string;\n",
      "  reg [31:0] execute0_inInst_payload_ctrl_wb_string;\n",
      "  reg [23:0] execute0_inInst_payload_ctrl_m_string;\n",
      "  reg [7:0] execute0_inInst_payload_ctrl_msk_string;\n",
      "  reg [23:0] decode_outInst_rData_ctrl_br_string;\n",
      "  reg [39:0] decode_outInst_rData_ctrl_alu_string;\n",
      "  reg [31:0] decode_outInst_rData_ctrl_wb_string;\n",
      "  reg [23:0] decode_outInst_rData_ctrl_m_string;\n",
      "  reg [7:0] decode_outInst_rData_ctrl_msk_string;\n",
      "  reg [23:0] execute0_br_pc_sel_string;\n",
      "  reg [23:0] execute0_outInst_payload_ctrl_br_string;\n",
      "  reg [39:0] execute0_outInst_payload_ctrl_alu_string;\n",
      "  reg [31:0] execute0_outInst_payload_ctrl_wb_string;\n",
      "  reg [7:0] execute0_outInst_payload_ctrl_msk_string;\n",
      "  reg [23:0] execute0_outInst_payload_pc_sel_string;\n",
      "  reg [23:0] execute1_inInst_payload_ctrl_br_string;\n",
      "  reg [39:0] execute1_inInst_payload_ctrl_alu_string;\n",
      "  reg [31:0] execute1_inInst_payload_ctrl_wb_string;\n",
      "  reg [7:0] execute1_inInst_payload_ctrl_msk_string;\n",
      "  reg [23:0] execute1_inInst_payload_pc_sel_string;\n",
      "  reg [23:0] execute0_outInst_rData_ctrl_br_string;\n",
      "  reg [39:0] execute0_outInst_rData_ctrl_alu_string;\n",
      "  reg [31:0] execute0_outInst_rData_ctrl_wb_string;\n",
      "  reg [7:0] execute0_outInst_rData_ctrl_msk_string;\n",
      "  reg [23:0] execute0_outInst_rData_pc_sel_string;\n",
      "  reg [31:0] execute1_outInst_payload_ctrl_wb_string;\n",
      "  reg [7:0] execute1_outInst_payload_ctrl_msk_string;\n",
      "  reg [31:0] writeBack_inInst_payload_ctrl_wb_string;\n",
      "  reg [7:0] writeBack_inInst_payload_ctrl_msk_string;\n",
      "  reg [31:0] execute1_outInst_rData_ctrl_wb_string;\n",
      "  reg [7:0] execute1_outInst_rData_ctrl_msk_string;\n",
      "  `endif\n",
      "\n",
      "  reg [31:0] regFile [0:31];\n",
      "  reg [24:0] brancheCache [0:127];\n",
      "\n",
      "  assign t_fetch_throwRemaining_1 = iRsp_valid;\n",
      "  assign t_fetch_throwRemaining = {1'd0, t_fetch_throwRemaining_1};\n",
      "  assign t_t_decode_brjmpImm = {{{decode_inInst_payload_instruction[31],decode_inInst_payload_instruction[19 : 12]},decode_inInst_payload_instruction[20]},decode_inInst_payload_instruction[30 : 21]};\n",
      "  assign t_t_decode_brjmpImm_2 = {{{decode_inInst_payload_instruction[31],decode_inInst_payload_instruction[7]},decode_inInst_payload_instruction[30 : 25]},decode_inInst_payload_instruction[11 : 8]};\n",
      "  assign t_decode_brJumpPc = (decode_inInst_payload_pc + decode_brjmpImm);\n",
      "  assign t_t_decode_outInst_payload_alu_op0 = decode_inInst_payload_instruction[19 : 15];\n",
      "  assign t_t_decode_outInst_payload_alu_op1_2 = {decode_inInst_payload_instruction[31 : 25],decode_inInst_payload_instruction[11 : 7]};\n",
      "  assign t_execute0_br_signed = execute0_inInst_payload_ctrl_br;\n",
      "  assign t_execute0_br_ltx = (execute0_br_src0Ext - execute0_br_src1Ext);\n",
      "  assign t_execute1_newHistory = {{1{execute1_inInst_payload_branchHistory_payload[1]}}, execute1_inInst_payload_branchHistory_payload};\n",
      "  assign t_execute1_newHistory_2 = ((execute1_inInst_payload_pc_sel == PC_INC) ? t_execute1_newHistory_3 : t_execute1_newHistory_4);\n",
      "  assign t_execute1_newHistory_1 = {{1{t_execute1_newHistory_2[1]}}, t_execute1_newHistory_2};\n",
      "  assign t_execute1_newHistory_3 = 2'b01;\n",
      "  assign t_execute1_newHistory_4 = 2'b11;\n",
      "  assign t_execute1_line_history = (execute1_inInst_payload_pc_sel != PC_INC);\n",
      "  assign t_when_RiscvCore_l793 = execute1_newHistory[2 : 1];\n",
      "  assign t_when_RiscvCore_l793_1 = 2'b10;\n",
      "  assign t_when_RiscvCore_l793_2 = execute1_newHistory[2 : 1];\n",
      "  assign t_when_RiscvCore_l793_3 = 2'b01;\n",
      "  assign t_MulExtension_s2_low = ($signed(t_MulExtension_s2_low_1) + $signed(t_MulExtension_s2_low_6));\n",
      "  assign t_MulExtension_s2_low_2 = ($signed(t_MulExtension_s2_low_3) + $signed(t_MulExtension_s2_low_4));\n",
      "  assign t_MulExtension_s2_low_1 = {{14{t_MulExtension_s2_low_2[35]}}, t_MulExtension_s2_low_2};\n",
      "  assign t_MulExtension_s2_low_3 = 36'h0;\n",
      "  assign t_MulExtension_s2_low_5 = {1'b0,MulExtension_s2_mul_ll};\n",
      "  assign t_MulExtension_s2_low_4 = {{3{t_MulExtension_s2_low_5[32]}}, t_MulExtension_s2_low_5};\n",
      "  assign t_MulExtension_s2_low_6 = ({16'd0,MulExtension_s2_mul_lh} <<< 16);\n",
      "  assign t_MulExtension_s2_low_7 = ({16'd0,MulExtension_s2_mul_hl} <<< 16);\n",
      "  assign t_MulExtension_s3_result = {{16{MulExtension_s3_low[49]}}, MulExtension_s3_low};\n",
      "  assign t_MulExtension_s3_result_1 = ({32'd0,MulExtension_s3_mul_hh} <<< 32);\n",
      "  assign t_writeBack_inInst_payload_result = MulExtension_s3_low[31 : 0];\n",
      "  assign t_writeBack_inInst_payload_result_1 = MulExtension_s3_result[63 : 32];\n",
      "  assign t_BarrelShifterFullExtension_s1_shiftRight_1 = ($signed(t_BarrelShifterFullExtension_s1_shiftRight_2) >>> BarrelShifterFullExtension_s1_amplitude);\n",
      "  assign t_BarrelShifterFullExtension_s1_shiftRight = t_BarrelShifterFullExtension_s1_shiftRight_1[31 : 0];\n",
      "  assign t_BarrelShifterFullExtension_s1_shiftRight_2 = {((execute0_inInst_payload_ctrl_alu == ALU_SRA_1) && BarrelShifterFullExtension_s1_reversed[31]),BarrelShifterFullExtension_s1_reversed};\n",
      "  assign t_decode_src0 = 1'b1;\n",
      "  assign t_decode_src1 = 1'b1;\n",
      "  assign t_brancheCache_port = execute1_inInst_payload_pc[8 : 2];\n",
      "  assign t_brancheCache_port_1 = {execute1_line_history,execute1_line_pc};\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_decode_src0) begin\n",
      "      t_regFile_port0 <= regFile[decode_regFileReadAddress0];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_decode_src1) begin\n",
      "      t_regFile_port1 <= regFile[decode_regFileReadAddress1];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      regFile[writeBack_regFileWrite_payload_address] <= writeBack_regFileWrite_payload_data;\n",
      "    end\n",
      "  end\n",
      "\n",
      "integer verilogIndex;\n",
      "\n",
      "initial begin\n",
      "  for (verilogIndex = 0; verilogIndex < 128; verilogIndex = verilogIndex + 1)begin\n",
      "brancheCache[verilogIndex] = -1;\n",
      "  end\n",
      "end\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_2) begin\n",
      "      brancheCache[t_brancheCache_port] <= t_brancheCache_port_1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(CachedInstructionBus_cache_io_cpu_cmd_fire) begin\n",
      "      t_brancheCache_port1 <= brancheCache[t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  Alu_1 execute0_alu (\n",
      "    .io_func      (execute0_inInst_payload_ctrl_alu[3:0]  ), //i\n",
      "    .io_doSub     (execute0_inInst_payload_doSub          ), //i\n",
      "    .io_src0      (execute0_inInst_payload_alu_op0[31:0]  ), //i\n",
      "    .io_src1      (execute0_inInst_payload_alu_op1[31:0]  ), //i\n",
      "    .io_result    (execute0_alu_io_result[31:0]           ), //o\n",
      "    .io_adder     (execute0_alu_io_adder[31:0]            )  //o\n",
      "  );\n",
      "  MixedDivider DivExtension_divider (\n",
      "    .io_flush                      (execute1_throwIt                                     ), //i\n",
      "    .io_cmd_valid                  (DivExtension_divider_io_cmd_valid                    ), //i\n",
      "    .io_cmd_ready                  (DivExtension_divider_io_cmd_ready                    ), //o\n",
      "    .io_cmd_payload_numerator      (execute0_inInst_payload_alu_op0[31:0]                ), //i\n",
      "    .io_cmd_payload_denominator    (execute0_inInst_payload_alu_op1[31:0]                ), //i\n",
      "    .io_cmd_payload_signed         (DivExtension_divider_io_cmd_payload_signed           ), //i\n",
      "    .io_rsp_valid                  (DivExtension_divider_io_rsp_valid                    ), //o\n",
      "    .io_rsp_ready                  (DivExtension_divider_io_rsp_ready                    ), //i\n",
      "    .io_rsp_payload_quotient       (DivExtension_divider_io_rsp_payload_quotient[31:0]   ), //o\n",
      "    .io_rsp_payload_remainder      (DivExtension_divider_io_rsp_payload_remainder[31:0]  ), //o\n",
      "    .io_axiClk                     (io_axiClk                                            ), //i\n",
      "    .resetCtrl_coreReset           (resetCtrl_coreReset                                  )  //i\n",
      "  );\n",
      "  InstructionCache CachedInstructionBus_cache (\n",
      "    .io_flush_cmd_valid            (t_io_flush_cmd_valid                                         ), //i\n",
      "    .io_flush_cmd_ready            (CachedInstructionBus_cache_io_flush_cmd_ready                ), //o\n",
      "    .io_cpu_cmd_valid              (iCmd_valid                                                   ), //i\n",
      "    .io_cpu_cmd_ready              (CachedInstructionBus_cache_io_cpu_cmd_ready                  ), //o\n",
      "    .io_cpu_cmd_payload_address    (iCmd_payload_pc[31:0]                                        ), //i\n",
      "    .io_cpu_rsp_valid              (CachedInstructionBus_cache_io_cpu_rsp_valid                  ), //o\n",
      "    .io_cpu_rsp_ready              (CachedInstructionBus_coreIRsp_ready                          ), //i\n",
      "    .io_cpu_rsp_payload_address    (CachedInstructionBus_cache_io_cpu_rsp_payload_address[31:0]  ), //o\n",
      "    .io_cpu_rsp_payload_data       (CachedInstructionBus_cache_io_cpu_rsp_payload_data[31:0]     ), //o\n",
      "    .io_mem_cmd_valid              (CachedInstructionBus_cache_io_mem_cmd_valid                  ), //o\n",
      "    .io_mem_cmd_ready              (io_i_cmd_ready                                               ), //i\n",
      "    .io_mem_cmd_payload_address    (CachedInstructionBus_cache_io_mem_cmd_payload_address[31:0]  ), //o\n",
      "    .io_mem_rsp_valid              (io_i_rsp_valid                                               ), //i\n",
      "    .io_mem_rsp_payload_data       (io_i_rsp_payload_data[31:0]                                  ), //i\n",
      "    .io_axiClk                     (io_axiClk                                                    ), //i\n",
      "    .resetCtrl_coreReset           (resetCtrl_coreReset                                          )  //i\n",
      "  );\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_br)\n",
      "      BR_N : decode_ctrl_br_string = \"N  \";\n",
      "      BR_NE : decode_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : decode_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : decode_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : decode_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : decode_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : decode_ctrl_br_string = \"LTU\";\n",
      "      BR_J : decode_ctrl_br_string = \"J  \";\n",
      "      BR_JR : decode_ctrl_br_string = \"JR \";\n",
      "      default : decode_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_op0)\n",
      "      OP0_RS : decode_ctrl_op0_string = \"RS  \";\n",
      "      OP0_IMU : decode_ctrl_op0_string = \"IMU \";\n",
      "      OP0_IMZ : decode_ctrl_op0_string = \"IMZ \";\n",
      "      OP0_IMJB : decode_ctrl_op0_string = \"IMJB\";\n",
      "      default : decode_ctrl_op0_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_op1)\n",
      "      OP1_RS : decode_ctrl_op1_string = \"RS \";\n",
      "      OP1_IMI : decode_ctrl_op1_string = \"IMI\";\n",
      "      OP1_IMS : decode_ctrl_op1_string = \"IMS\";\n",
      "      OP1_PC : decode_ctrl_op1_string = \"PC \";\n",
      "      default : decode_ctrl_op1_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_alu)\n",
      "      ALU_ADD : decode_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : decode_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : decode_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : decode_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : decode_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : decode_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : decode_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : decode_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : decode_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : decode_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : decode_ctrl_alu_string = \"SRA_1\";\n",
      "      default : decode_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_wb)\n",
      "      WB_ALU : decode_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : decode_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : decode_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : decode_ctrl_wb_string = \"CSR1\";\n",
      "      default : decode_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_m)\n",
      "      M_XRD : decode_ctrl_m_string = \"XRD\";\n",
      "      M_XWR : decode_ctrl_m_string = \"XWR\";\n",
      "      default : decode_ctrl_m_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_ctrl_msk)\n",
      "      MSK_B : decode_ctrl_msk_string = \"B\";\n",
      "      MSK_H : decode_ctrl_msk_string = \"H\";\n",
      "      MSK_W : decode_ctrl_msk_string = \"W\";\n",
      "      default : decode_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_decode_ctrl_msk)\n",
      "      MSK_B : t_decode_ctrl_msk_string = \"B\";\n",
      "      MSK_H : t_decode_ctrl_msk_string = \"H\";\n",
      "      MSK_W : t_decode_ctrl_msk_string = \"W\";\n",
      "      default : t_decode_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_decode_ctrl_alu_1)\n",
      "      ALU_ADD : t_decode_ctrl_alu_1_string = \"ADD  \";\n",
      "      ALU_SLL1 : t_decode_ctrl_alu_1_string = \"SLL1 \";\n",
      "      ALU_SLT : t_decode_ctrl_alu_1_string = \"SLT  \";\n",
      "      ALU_SLTU : t_decode_ctrl_alu_1_string = \"SLTU \";\n",
      "      ALU_XOR_1 : t_decode_ctrl_alu_1_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : t_decode_ctrl_alu_1_string = \"SRL_1\";\n",
      "      ALU_OR_1 : t_decode_ctrl_alu_1_string = \"OR_1 \";\n",
      "      ALU_AND_1 : t_decode_ctrl_alu_1_string = \"AND_1\";\n",
      "      ALU_SUB : t_decode_ctrl_alu_1_string = \"SUB  \";\n",
      "      ALU_COPY : t_decode_ctrl_alu_1_string = \"COPY \";\n",
      "      ALU_SRA_1 : t_decode_ctrl_alu_1_string = \"SRA_1\";\n",
      "      default : t_decode_ctrl_alu_1_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(t_decode_ctrl_alu_2)\n",
      "      ALU_ADD : t_decode_ctrl_alu_2_string = \"ADD  \";\n",
      "      ALU_SLL1 : t_decode_ctrl_alu_2_string = \"SLL1 \";\n",
      "      ALU_SLT : t_decode_ctrl_alu_2_string = \"SLT  \";\n",
      "      ALU_SLTU : t_decode_ctrl_alu_2_string = \"SLTU \";\n",
      "      ALU_XOR_1 : t_decode_ctrl_alu_2_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : t_decode_ctrl_alu_2_string = \"SRL_1\";\n",
      "      ALU_OR_1 : t_decode_ctrl_alu_2_string = \"OR_1 \";\n",
      "      ALU_AND_1 : t_decode_ctrl_alu_2_string = \"AND_1\";\n",
      "      ALU_SUB : t_decode_ctrl_alu_2_string = \"SUB  \";\n",
      "      ALU_COPY : t_decode_ctrl_alu_2_string = \"COPY \";\n",
      "      ALU_SRA_1 : t_decode_ctrl_alu_2_string = \"SRA_1\";\n",
      "      default : t_decode_ctrl_alu_2_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    case(t_decode_ctrl_br)\n",
      "      BR_N : t_decode_ctrl_br_string = \"N  \";\n",
      "      BR_NE : t_decode_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : t_decode_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : t_decode_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : t_decode_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : t_decode_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : t_decode_ctrl_br_string = \"LTU\";\n",
      "      BR_J : t_decode_ctrl_br_string = \"J  \";\n",
      "      BR_JR : t_decode_ctrl_br_string = \"JR \";\n",
      "      default : t_decode_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_br)\n",
      "      BR_N : decode_outInst_payload_ctrl_br_string = \"N  \";\n",
      "      BR_NE : decode_outInst_payload_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : decode_outInst_payload_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : decode_outInst_payload_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : decode_outInst_payload_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : decode_outInst_payload_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : decode_outInst_payload_ctrl_br_string = \"LTU\";\n",
      "      BR_J : decode_outInst_payload_ctrl_br_string = \"J  \";\n",
      "      BR_JR : decode_outInst_payload_ctrl_br_string = \"JR \";\n",
      "      default : decode_outInst_payload_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_op0)\n",
      "      OP0_RS : decode_outInst_payload_ctrl_op0_string = \"RS  \";\n",
      "      OP0_IMU : decode_outInst_payload_ctrl_op0_string = \"IMU \";\n",
      "      OP0_IMZ : decode_outInst_payload_ctrl_op0_string = \"IMZ \";\n",
      "      OP0_IMJB : decode_outInst_payload_ctrl_op0_string = \"IMJB\";\n",
      "      default : decode_outInst_payload_ctrl_op0_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_op1)\n",
      "      OP1_RS : decode_outInst_payload_ctrl_op1_string = \"RS \";\n",
      "      OP1_IMI : decode_outInst_payload_ctrl_op1_string = \"IMI\";\n",
      "      OP1_IMS : decode_outInst_payload_ctrl_op1_string = \"IMS\";\n",
      "      OP1_PC : decode_outInst_payload_ctrl_op1_string = \"PC \";\n",
      "      default : decode_outInst_payload_ctrl_op1_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_alu)\n",
      "      ALU_ADD : decode_outInst_payload_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : decode_outInst_payload_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : decode_outInst_payload_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : decode_outInst_payload_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : decode_outInst_payload_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : decode_outInst_payload_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : decode_outInst_payload_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : decode_outInst_payload_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : decode_outInst_payload_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : decode_outInst_payload_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : decode_outInst_payload_ctrl_alu_string = \"SRA_1\";\n",
      "      default : decode_outInst_payload_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_wb)\n",
      "      WB_ALU : decode_outInst_payload_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : decode_outInst_payload_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : decode_outInst_payload_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : decode_outInst_payload_ctrl_wb_string = \"CSR1\";\n",
      "      default : decode_outInst_payload_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_m)\n",
      "      M_XRD : decode_outInst_payload_ctrl_m_string = \"XRD\";\n",
      "      M_XWR : decode_outInst_payload_ctrl_m_string = \"XWR\";\n",
      "      default : decode_outInst_payload_ctrl_m_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_msk)\n",
      "      MSK_B : decode_outInst_payload_ctrl_msk_string = \"B\";\n",
      "      MSK_H : decode_outInst_payload_ctrl_msk_string = \"H\";\n",
      "      MSK_W : decode_outInst_payload_ctrl_msk_string = \"W\";\n",
      "      default : decode_outInst_payload_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_br)\n",
      "      BR_N : execute0_inInst_payload_ctrl_br_string = \"N  \";\n",
      "      BR_NE : execute0_inInst_payload_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : execute0_inInst_payload_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : execute0_inInst_payload_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : execute0_inInst_payload_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : execute0_inInst_payload_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : execute0_inInst_payload_ctrl_br_string = \"LTU\";\n",
      "      BR_J : execute0_inInst_payload_ctrl_br_string = \"J  \";\n",
      "      BR_JR : execute0_inInst_payload_ctrl_br_string = \"JR \";\n",
      "      default : execute0_inInst_payload_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_alu)\n",
      "      ALU_ADD : execute0_inInst_payload_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : execute0_inInst_payload_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : execute0_inInst_payload_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : execute0_inInst_payload_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : execute0_inInst_payload_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : execute0_inInst_payload_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : execute0_inInst_payload_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : execute0_inInst_payload_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : execute0_inInst_payload_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : execute0_inInst_payload_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : execute0_inInst_payload_ctrl_alu_string = \"SRA_1\";\n",
      "      default : execute0_inInst_payload_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_wb)\n",
      "      WB_ALU : execute0_inInst_payload_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : execute0_inInst_payload_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : execute0_inInst_payload_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : execute0_inInst_payload_ctrl_wb_string = \"CSR1\";\n",
      "      default : execute0_inInst_payload_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_m)\n",
      "      M_XRD : execute0_inInst_payload_ctrl_m_string = \"XRD\";\n",
      "      M_XWR : execute0_inInst_payload_ctrl_m_string = \"XWR\";\n",
      "      default : execute0_inInst_payload_ctrl_m_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_msk)\n",
      "      MSK_B : execute0_inInst_payload_ctrl_msk_string = \"B\";\n",
      "      MSK_H : execute0_inInst_payload_ctrl_msk_string = \"H\";\n",
      "      MSK_W : execute0_inInst_payload_ctrl_msk_string = \"W\";\n",
      "      default : execute0_inInst_payload_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_rData_ctrl_br)\n",
      "      BR_N : decode_outInst_rData_ctrl_br_string = \"N  \";\n",
      "      BR_NE : decode_outInst_rData_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : decode_outInst_rData_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : decode_outInst_rData_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : decode_outInst_rData_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : decode_outInst_rData_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : decode_outInst_rData_ctrl_br_string = \"LTU\";\n",
      "      BR_J : decode_outInst_rData_ctrl_br_string = \"J  \";\n",
      "      BR_JR : decode_outInst_rData_ctrl_br_string = \"JR \";\n",
      "      default : decode_outInst_rData_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_rData_ctrl_alu)\n",
      "      ALU_ADD : decode_outInst_rData_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : decode_outInst_rData_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : decode_outInst_rData_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : decode_outInst_rData_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : decode_outInst_rData_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : decode_outInst_rData_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : decode_outInst_rData_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : decode_outInst_rData_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : decode_outInst_rData_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : decode_outInst_rData_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : decode_outInst_rData_ctrl_alu_string = \"SRA_1\";\n",
      "      default : decode_outInst_rData_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_rData_ctrl_wb)\n",
      "      WB_ALU : decode_outInst_rData_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : decode_outInst_rData_ctrl_wb_string = \"MEM \";\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      WB_PC4 : decode_outInst_rData_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : decode_outInst_rData_ctrl_wb_string = \"CSR1\";\n",
      "      default : decode_outInst_rData_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_rData_ctrl_m)\n",
      "      M_XRD : decode_outInst_rData_ctrl_m_string = \"XRD\";\n",
      "      M_XWR : decode_outInst_rData_ctrl_m_string = \"XWR\";\n",
      "      default : decode_outInst_rData_ctrl_m_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_rData_ctrl_msk)\n",
      "      MSK_B : decode_outInst_rData_ctrl_msk_string = \"B\";\n",
      "      MSK_H : decode_outInst_rData_ctrl_msk_string = \"H\";\n",
      "      MSK_W : decode_outInst_rData_ctrl_msk_string = \"W\";\n",
      "      default : decode_outInst_rData_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_br_pc_sel)\n",
      "      PC_INC : execute0_br_pc_sel_string = \"INC\";\n",
      "      PC_BRA : execute0_br_pc_sel_string = \"BRA\";\n",
      "      PC_J : execute0_br_pc_sel_string = \"J  \";\n",
      "      PC_JR : execute0_br_pc_sel_string = \"JR \";\n",
      "      default : execute0_br_pc_sel_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_payload_ctrl_br)\n",
      "      BR_N : execute0_outInst_payload_ctrl_br_string = \"N  \";\n",
      "      BR_NE : execute0_outInst_payload_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : execute0_outInst_payload_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : execute0_outInst_payload_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : execute0_outInst_payload_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : execute0_outInst_payload_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : execute0_outInst_payload_ctrl_br_string = \"LTU\";\n",
      "      BR_J : execute0_outInst_payload_ctrl_br_string = \"J  \";\n",
      "      BR_JR : execute0_outInst_payload_ctrl_br_string = \"JR \";\n",
      "      default : execute0_outInst_payload_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_payload_ctrl_alu)\n",
      "      ALU_ADD : execute0_outInst_payload_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : execute0_outInst_payload_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : execute0_outInst_payload_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : execute0_outInst_payload_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : execute0_outInst_payload_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : execute0_outInst_payload_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : execute0_outInst_payload_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : execute0_outInst_payload_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : execute0_outInst_payload_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : execute0_outInst_payload_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : execute0_outInst_payload_ctrl_alu_string = \"SRA_1\";\n",
      "      default : execute0_outInst_payload_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_payload_ctrl_wb)\n",
      "      WB_ALU : execute0_outInst_payload_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : execute0_outInst_payload_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : execute0_outInst_payload_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : execute0_outInst_payload_ctrl_wb_string = \"CSR1\";\n",
      "      default : execute0_outInst_payload_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_payload_ctrl_msk)\n",
      "      MSK_B : execute0_outInst_payload_ctrl_msk_string = \"B\";\n",
      "      MSK_H : execute0_outInst_payload_ctrl_msk_string = \"H\";\n",
      "      MSK_W : execute0_outInst_payload_ctrl_msk_string = \"W\";\n",
      "      default : execute0_outInst_payload_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_payload_pc_sel)\n",
      "      PC_INC : execute0_outInst_payload_pc_sel_string = \"INC\";\n",
      "      PC_BRA : execute0_outInst_payload_pc_sel_string = \"BRA\";\n",
      "      PC_J : execute0_outInst_payload_pc_sel_string = \"J  \";\n",
      "      PC_JR : execute0_outInst_payload_pc_sel_string = \"JR \";\n",
      "      default : execute0_outInst_payload_pc_sel_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_ctrl_br)\n",
      "      BR_N : execute1_inInst_payload_ctrl_br_string = \"N  \";\n",
      "      BR_NE : execute1_inInst_payload_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : execute1_inInst_payload_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : execute1_inInst_payload_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : execute1_inInst_payload_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : execute1_inInst_payload_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : execute1_inInst_payload_ctrl_br_string = \"LTU\";\n",
      "      BR_J : execute1_inInst_payload_ctrl_br_string = \"J  \";\n",
      "      BR_JR : execute1_inInst_payload_ctrl_br_string = \"JR \";\n",
      "      default : execute1_inInst_payload_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_ctrl_alu)\n",
      "      ALU_ADD : execute1_inInst_payload_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : execute1_inInst_payload_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : execute1_inInst_payload_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : execute1_inInst_payload_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : execute1_inInst_payload_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : execute1_inInst_payload_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : execute1_inInst_payload_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : execute1_inInst_payload_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : execute1_inInst_payload_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : execute1_inInst_payload_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : execute1_inInst_payload_ctrl_alu_string = \"SRA_1\";\n",
      "      default : execute1_inInst_payload_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_ctrl_wb)\n",
      "      WB_ALU : execute1_inInst_payload_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : execute1_inInst_payload_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : execute1_inInst_payload_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : execute1_inInst_payload_ctrl_wb_string = \"CSR1\";\n",
      "      default : execute1_inInst_payload_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_ctrl_msk)\n",
      "      MSK_B : execute1_inInst_payload_ctrl_msk_string = \"B\";\n",
      "      MSK_H : execute1_inInst_payload_ctrl_msk_string = \"H\";\n",
      "      MSK_W : execute1_inInst_payload_ctrl_msk_string = \"W\";\n",
      "      default : execute1_inInst_payload_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_pc_sel)\n",
      "      PC_INC : execute1_inInst_payload_pc_sel_string = \"INC\";\n",
      "      PC_BRA : execute1_inInst_payload_pc_sel_string = \"BRA\";\n",
      "      PC_J : execute1_inInst_payload_pc_sel_string = \"J  \";\n",
      "      PC_JR : execute1_inInst_payload_pc_sel_string = \"JR \";\n",
      "      default : execute1_inInst_payload_pc_sel_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_rData_ctrl_br)\n",
      "      BR_N : execute0_outInst_rData_ctrl_br_string = \"N  \";\n",
      "      BR_NE : execute0_outInst_rData_ctrl_br_string = \"NE \";\n",
      "      BR_EQ : execute0_outInst_rData_ctrl_br_string = \"EQ \";\n",
      "      BR_GE : execute0_outInst_rData_ctrl_br_string = \"GE \";\n",
      "      BR_GEU : execute0_outInst_rData_ctrl_br_string = \"GEU\";\n",
      "      BR_LT : execute0_outInst_rData_ctrl_br_string = \"LT \";\n",
      "      BR_LTU : execute0_outInst_rData_ctrl_br_string = \"LTU\";\n",
      "      BR_J : execute0_outInst_rData_ctrl_br_string = \"J  \";\n",
      "      BR_JR : execute0_outInst_rData_ctrl_br_string = \"JR \";\n",
      "      default : execute0_outInst_rData_ctrl_br_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_rData_ctrl_alu)\n",
      "      ALU_ADD : execute0_outInst_rData_ctrl_alu_string = \"ADD  \";\n",
      "      ALU_SLL1 : execute0_outInst_rData_ctrl_alu_string = \"SLL1 \";\n",
      "      ALU_SLT : execute0_outInst_rData_ctrl_alu_string = \"SLT  \";\n",
      "      ALU_SLTU : execute0_outInst_rData_ctrl_alu_string = \"SLTU \";\n",
      "      ALU_XOR_1 : execute0_outInst_rData_ctrl_alu_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : execute0_outInst_rData_ctrl_alu_string = \"SRL_1\";\n",
      "      ALU_OR_1 : execute0_outInst_rData_ctrl_alu_string = \"OR_1 \";\n",
      "      ALU_AND_1 : execute0_outInst_rData_ctrl_alu_string = \"AND_1\";\n",
      "      ALU_SUB : execute0_outInst_rData_ctrl_alu_string = \"SUB  \";\n",
      "      ALU_COPY : execute0_outInst_rData_ctrl_alu_string = \"COPY \";\n",
      "      ALU_SRA_1 : execute0_outInst_rData_ctrl_alu_string = \"SRA_1\";\n",
      "      default : execute0_outInst_rData_ctrl_alu_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_rData_ctrl_wb)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      WB_ALU : execute0_outInst_rData_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : execute0_outInst_rData_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : execute0_outInst_rData_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : execute0_outInst_rData_ctrl_wb_string = \"CSR1\";\n",
      "      default : execute0_outInst_rData_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_rData_ctrl_msk)\n",
      "      MSK_B : execute0_outInst_rData_ctrl_msk_string = \"B\";\n",
      "      MSK_H : execute0_outInst_rData_ctrl_msk_string = \"H\";\n",
      "      MSK_W : execute0_outInst_rData_ctrl_msk_string = \"W\";\n",
      "      default : execute0_outInst_rData_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_rData_pc_sel)\n",
      "      PC_INC : execute0_outInst_rData_pc_sel_string = \"INC\";\n",
      "      PC_BRA : execute0_outInst_rData_pc_sel_string = \"BRA\";\n",
      "      PC_J : execute0_outInst_rData_pc_sel_string = \"J  \";\n",
      "      PC_JR : execute0_outInst_rData_pc_sel_string = \"JR \";\n",
      "      default : execute0_outInst_rData_pc_sel_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_outInst_payload_ctrl_wb)\n",
      "      WB_ALU : execute1_outInst_payload_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : execute1_outInst_payload_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : execute1_outInst_payload_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : execute1_outInst_payload_ctrl_wb_string = \"CSR1\";\n",
      "      default : execute1_outInst_payload_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_outInst_payload_ctrl_msk)\n",
      "      MSK_B : execute1_outInst_payload_ctrl_msk_string = \"B\";\n",
      "      MSK_H : execute1_outInst_payload_ctrl_msk_string = \"H\";\n",
      "      MSK_W : execute1_outInst_payload_ctrl_msk_string = \"W\";\n",
      "      default : execute1_outInst_payload_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(writeBack_inInst_payload_ctrl_wb)\n",
      "      WB_ALU : writeBack_inInst_payload_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : writeBack_inInst_payload_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : writeBack_inInst_payload_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : writeBack_inInst_payload_ctrl_wb_string = \"CSR1\";\n",
      "      default : writeBack_inInst_payload_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(writeBack_inInst_payload_ctrl_msk)\n",
      "      MSK_B : writeBack_inInst_payload_ctrl_msk_string = \"B\";\n",
      "      MSK_H : writeBack_inInst_payload_ctrl_msk_string = \"H\";\n",
      "      MSK_W : writeBack_inInst_payload_ctrl_msk_string = \"W\";\n",
      "      default : writeBack_inInst_payload_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_outInst_rData_ctrl_wb)\n",
      "      WB_ALU : execute1_outInst_rData_ctrl_wb_string = \"ALU \";\n",
      "      WB_MEM : execute1_outInst_rData_ctrl_wb_string = \"MEM \";\n",
      "      WB_PC4 : execute1_outInst_rData_ctrl_wb_string = \"PC4 \";\n",
      "      WB_CSR1 : execute1_outInst_rData_ctrl_wb_string = \"CSR1\";\n",
      "      default : execute1_outInst_rData_ctrl_wb_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(execute1_outInst_rData_ctrl_msk)\n",
      "      MSK_B : execute1_outInst_rData_ctrl_msk_string = \"B\";\n",
      "      MSK_H : execute1_outInst_rData_ctrl_msk_string = \"H\";\n",
      "      MSK_W : execute1_outInst_rData_ctrl_msk_string = \"W\";\n",
      "      default : execute1_outInst_rData_ctrl_msk_string = \"?\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  always @(*) begin\n",
      "    t_1 = 1'b0;\n",
      "    if(writeBack_regFileWrite_valid) begin\n",
      "      t_1 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_2 = 1'b0;\n",
      "    if(when_RiscvCore_l792) begin\n",
      "      if(when_RiscvCore_l793) begin\n",
      "        t_2 = 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    prefetch_halt = 1'b0;\n",
      "    if(DebugExtension_haltIt) begin\n",
      "      prefetch_halt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_prefetch_pcNext = (prefetch_pc + 32'h00000004);\n",
      "  always @(*) begin\n",
      "    prefetch_pcNext = (prefetch_inc ? t_prefetch_pcNext : prefetch_pc);\n",
      "    if(prefetch_pcLoad_valid) begin\n",
      "      prefetch_pcNext = prefetch_pcLoad_payload;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    iCmd_valid = (prefetch_resetDone && (! prefetch_halt));\n",
      "    if(when_RiscvCore_l552) begin\n",
      "      iCmd_valid = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign iCmd_payload_pc = prefetch_pcNext;\n",
      "  assign iCmd_fire = (iCmd_valid && iCmd_ready);\n",
      "  assign when_RiscvCore_l530 = (iCmd_fire || prefetch_pcLoad_valid);\n",
      "  assign iCmd_fire_1 = (iCmd_valid && iCmd_ready);\n",
      "  always @(*) begin\n",
      "    fetch_throwIt = 1'b0;\n",
      "    if(fetch_flush) begin\n",
      "      fetch_throwIt = 1'b1;\n",
      "    end\n",
      "    decode_throwIt = 1'b0;\n",
      "    decode_halt = 1'b0;\n",
      "    if(decode_hazard) begin\n",
      "      decode_halt = 1'b1;\n",
      "    end\n",
      "    if(decode_flush) begin\n",
      "      fetch_throwIt = 1'b1;\n",
      "      decode_throwIt = 1'b1;\n",
      "    end\n",
      "    execute0_throwIt = 1'b0;\n",
      "    if(execute0_flush) begin\n",
      "      fetch_throwIt = 1'b1;\n",
      "      decode_throwIt = 1'b1;\n",
      "      execute0_throwIt = 1'b1;\n",
      "    end\n",
      "    execute1_throwIt = 1'b0;\n",
      "    if(execute1_flush) begin\n",
      "      fetch_throwIt = 1'b1;\n",
      "      decode_throwIt = 1'b1;\n",
      "      execute0_throwIt = 1'b1;\n",
      "      execute1_throwIt = 1'b1;\n",
      "    end\n",
      "    writeBack_throwIt = (! writeBack_inInst_payload_ctrl_rfen);\n",
      "    writeBack_pcLoad_valid = 1'b0;\n",
      "    writeBack_pcLoad_payload = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;\n",
      "    if(writeBack_flush) begin\n",
      "      fetch_throwIt = 1'b1;\n",
      "      decode_throwIt = 1'b1;\n",
      "      execute0_throwIt = 1'b1;\n",
      "      execute1_throwIt = 1'b1;\n",
      "      writeBack_throwIt = 1'b1;\n",
      "    end\n",
      "    if(when_SimpleInterruptExtension_l38) begin\n",
      "      if(when_SimpleInterruptExtension_l39) begin\n",
      "        writeBack_throwIt = 1'b1;\n",
      "        writeBack_pcLoad_valid = 1'b1;\n",
      "        writeBack_pcLoad_payload = 32'h00000020;\n",
      "      end else begin\n",
      "        if(t_3) begin\n",
      "          decode_halt = 1'b1;\n",
      "          if(when_SimpleInterruptExtension_l48) begin\n",
      "            writeBack_pcLoad_valid = 1'b1;\n",
      "            writeBack_pcLoad_payload = 32'h00000020;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    fetch_flush = 1'b0;\n",
      "    if(decode_pcLoad_valid) begin\n",
      "      fetch_flush = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign iCmd_fire_2 = (iCmd_valid && iCmd_ready);\n",
      "  assign iRsp_fire = (iRsp_valid && iRsp_ready);\n",
      "  always @(*) begin\n",
      "    fetch_pendingPrefetch_incrementIt = 1'b0;\n",
      "    if(iCmd_fire_2) begin\n",
      "      fetch_pendingPrefetch_incrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    fetch_pendingPrefetch_decrementIt = 1'b0;\n",
      "    if(iRsp_fire) begin\n",
      "      fetch_pendingPrefetch_decrementIt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l640 = (fetch_pendingPrefetch_incrementIt && (! fetch_pendingPrefetch_decrementIt));\n",
      "  always @(*) begin\n",
      "    if(when_Utils_l640) begin\n",
      "      fetch_pendingPrefetch_finalIncrement = 2'b01;\n",
      "    end else begin\n",
      "      if(when_Utils_l642) begin\n",
      "        fetch_pendingPrefetch_finalIncrement = 2'b11;\n",
      "      end else begin\n",
      "        fetch_pendingPrefetch_finalIncrement = 2'b00;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Utils_l642 = ((! fetch_pendingPrefetch_incrementIt) && fetch_pendingPrefetch_decrementIt);\n",
      "  assign fetch_pendingPrefetch_valueNext = (fetch_pendingPrefetch_value + fetch_pendingPrefetch_finalIncrement);\n",
      "  assign when_RiscvCore_l552 = (fetch_pendingPrefetch_value == 2'b11);\n",
      "  assign fetch_throwNextIRsp = (fetch_throwRemaining != 2'b00);\n",
      "  assign iRsp_fire_1 = (iRsp_valid && iRsp_ready);\n",
      "  assign when_RiscvCore_l558 = (fetch_throwNextIRsp && iRsp_fire_1);\n",
      "  assign when_Stream_l408 = (fetch_throwIt || fetch_throwNextIRsp);\n",
      "  always @(*) begin\n",
      "    iRsp_thrown_valid = iRsp_valid;\n",
      "    iRsp_ready = iRsp_thrown_ready;\n",
      "    if(when_Stream_l408) begin\n",
      "      iRsp_thrown_valid = 1'b0;\n",
      "      iRsp_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign fetch_outInst_valid = iRsp_thrown_valid;\n",
      "  assign iRsp_thrown_ready = fetch_outInst_ready;\n",
      "  assign fetch_outInst_payload_pc = iRsp_payload_pc;\n",
      "  assign fetch_outInst_payload_instruction = iRsp_payload_instruction;\n",
      "  assign fetch_outInst_payload_branchCacheLine_pc = iRsp_payload_branchCacheLine_pc;\n",
      "  assign fetch_outInst_payload_branchCacheLine_history = iRsp_payload_branchCacheLine_history;\n",
      "  always @(*) begin\n",
      "    fetch_outInst_ready = decode_inInst_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      fetch_outInst_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! decode_inInst_valid);\n",
      "  assign decode_inInst_valid = fetch_outInst_rValid;\n",
      "  assign decode_inInst_payload_pc = fetch_outInst_rData_pc;\n",
      "  assign decode_inInst_payload_instruction = fetch_outInst_rData_instruction;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign decode_inInst_payload_branchCacheLine_pc = fetch_outInst_rData_branchCacheLine_pc;\n",
      "  assign decode_inInst_payload_branchCacheLine_history = fetch_outInst_rData_branchCacheLine_history;\n",
      "  always @(*) begin\n",
      "    decode_ctrl_instVal = 1'b0;\n",
      "    decode_ctrl_br = BR_N;\n",
      "    decode_ctrl_jmp = 1'b0;\n",
      "    decode_ctrl_op0 = OP0_RS;\n",
      "    decode_ctrl_op1 = OP1_RS;\n",
      "    decode_ctrl_alu = ALU_ADD;\n",
      "    decode_ctrl_wb = WB_ALU;\n",
      "    decode_ctrl_rfen = 1'b0;\n",
      "    decode_ctrl_execute0AluBypass = 1'b0;\n",
      "    decode_ctrl_execute1AluBypass = 1'b0;\n",
      "    decode_ctrl_men = 1'b0;\n",
      "    decode_ctrl_m = M_XRD;\n",
      "    decode_ctrl_useSrc0 = 1'b0;\n",
      "    decode_ctrl_useSrc1 = 1'b0;\n",
      "    decode_ctrl_extensionTag = 3'b000;\n",
      "    decode_ctrl_fencei = 1'b0;\n",
      "    if(when_Misc_l166) begin\n",
      "      decode_ctrl_fencei = ((decode_inInst_payload_instruction & 32'hfffffffc) == 32'h0000100c);\n",
      "      if(when_Misc_l168) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        decode_ctrl_op0 = OP0_RS;\n",
      "        decode_ctrl_alu = ALU_ADD;\n",
      "        decode_ctrl_men = 1'b1;\n",
      "        decode_ctrl_useSrc0 = 1'b1;\n",
      "        if(when_Misc_l174) begin\n",
      "          decode_ctrl_op1 = OP1_IMI;\n",
      "          decode_ctrl_wb = WB_MEM;\n",
      "          decode_ctrl_rfen = 1'b1;\n",
      "          decode_ctrl_m = M_XRD;\n",
      "        end else begin\n",
      "          decode_ctrl_op1 = OP1_IMS;\n",
      "          decode_ctrl_m = M_XWR;\n",
      "          decode_ctrl_useSrc1 = 1'b1;\n",
      "        end\n",
      "      end\n",
      "      if(when_Misc_l185) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        decode_ctrl_op0 = OP0_IMU;\n",
      "        decode_ctrl_op1 = OP1_PC;\n",
      "        decode_ctrl_alu = ALU_ADD;\n",
      "        decode_ctrl_wb = WB_ALU;\n",
      "        decode_ctrl_rfen = 1'b1;\n",
      "        decode_ctrl_execute0AluBypass = 1'b1;\n",
      "        decode_ctrl_execute1AluBypass = 1'b1;\n",
      "      end\n",
      "      if(when_Misc_l195) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        decode_ctrl_op0 = OP0_IMU;\n",
      "        decode_ctrl_alu = ALU_COPY;\n",
      "        decode_ctrl_wb = WB_ALU;\n",
      "        decode_ctrl_rfen = 1'b1;\n",
      "        decode_ctrl_execute0AluBypass = 1'b1;\n",
      "        decode_ctrl_execute1AluBypass = 1'b1;\n",
      "      end\n",
      "      if(when_Misc_l204) begin\n",
      "        if(when_Misc_l206) begin\n",
      "          if(when_Misc_l207) begin\n",
      "            decode_ctrl_instVal = 1'b1;\n",
      "            decode_ctrl_op0 = OP0_RS;\n",
      "            decode_ctrl_op1 = OP1_IMI;\n",
      "            decode_ctrl_alu = t_decode_ctrl_alu_1;\n",
      "            decode_ctrl_wb = WB_ALU;\n",
      "            decode_ctrl_rfen = 1'b1;\n",
      "            decode_ctrl_execute0AluBypass = (! t_decode_ctrl_alu);\n",
      "            decode_ctrl_execute1AluBypass = 1'b1;\n",
      "            decode_ctrl_useSrc0 = 1'b1;\n",
      "          end\n",
      "        end else begin\n",
      "          if(when_Misc_l219) begin\n",
      "            if(when_Misc_l220) begin\n",
      "              decode_ctrl_instVal = 1'b1;\n",
      "              decode_ctrl_op0 = OP0_RS;\n",
      "              decode_ctrl_op1 = OP1_RS;\n",
      "              decode_ctrl_alu = t_decode_ctrl_alu_2;\n",
      "              decode_ctrl_wb = WB_ALU;\n",
      "              decode_ctrl_rfen = 1'b1;\n",
      "              decode_ctrl_execute0AluBypass = (! t_decode_ctrl_alu);\n",
      "              decode_ctrl_execute1AluBypass = 1'b1;\n",
      "              decode_ctrl_useSrc0 = 1'b1;\n",
      "              decode_ctrl_useSrc1 = 1'b1;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      if(when_Misc_l235) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        decode_ctrl_br = BR_J;\n",
      "        decode_ctrl_alu = ALU_ADD;\n",
      "        decode_ctrl_op0 = OP0_IMJB;\n",
      "        decode_ctrl_op1 = OP1_PC;\n",
      "        decode_ctrl_jmp = 1'b1;\n",
      "        decode_ctrl_wb = WB_PC4;\n",
      "        decode_ctrl_rfen = 1'b1;\n",
      "      end\n",
      "      if(when_Misc_l245) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        decode_ctrl_br = BR_JR;\n",
      "        decode_ctrl_jmp = 1'b1;\n",
      "        decode_ctrl_op0 = OP0_RS;\n",
      "        decode_ctrl_op1 = OP1_IMI;\n",
      "        decode_ctrl_alu = ALU_ADD;\n",
      "        decode_ctrl_wb = WB_PC4;\n",
      "        decode_ctrl_rfen = 1'b1;\n",
      "        decode_ctrl_useSrc0 = 1'b1;\n",
      "      end\n",
      "      if(when_Misc_l256) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        decode_ctrl_alu = ALU_ADD;\n",
      "        decode_ctrl_op0 = OP0_IMJB;\n",
      "        decode_ctrl_op1 = OP1_PC;\n",
      "        decode_ctrl_br = t_decode_ctrl_br;\n",
      "        decode_ctrl_useSrc0 = 1'b1;\n",
      "        decode_ctrl_useSrc1 = 1'b1;\n",
      "      end\n",
      "      if(when_Misc_l265) begin\n",
      "        decode_ctrl_instVal = 1'b1;\n",
      "        if(when_Misc_l267) begin\n",
      "          decode_ctrl_op0 = OP0_IMZ;\n",
      "        end else begin\n",
      "          decode_ctrl_op0 = OP0_RS;\n",
      "        end\n",
      "        decode_ctrl_alu = ALU_COPY;\n",
      "        decode_ctrl_wb = WB_CSR1;\n",
      "        decode_ctrl_rfen = 1'b1;\n",
      "      end\n",
      "    end\n",
      "    if(when_MulExtension_l89) begin\n",
      "      decode_ctrl_extensionTag = 3'b001;\n",
      "      decode_ctrl_instVal = 1'b1;\n",
      "      decode_ctrl_op0 = OP0_RS;\n",
      "      decode_ctrl_op1 = OP1_RS;\n",
      "      decode_ctrl_wb = WB_ALU;\n",
      "      decode_ctrl_rfen = 1'b1;\n",
      "      decode_ctrl_execute0AluBypass = 1'b0;\n",
      "      decode_ctrl_execute1AluBypass = 1'b0;\n",
      "      decode_ctrl_useSrc0 = 1'b1;\n",
      "      decode_ctrl_useSrc1 = 1'b1;\n",
      "    end\n",
      "    if(when_DivExtension_l52) begin\n",
      "      decode_ctrl_extensionTag = 3'b010;\n",
      "      decode_ctrl_instVal = 1'b1;\n",
      "      decode_ctrl_op0 = OP0_RS;\n",
      "      decode_ctrl_op1 = OP1_RS;\n",
      "      decode_ctrl_wb = WB_ALU;\n",
      "      decode_ctrl_rfen = 1'b1;\n",
      "      decode_ctrl_execute0AluBypass = 1'b0;\n",
      "      decode_ctrl_execute1AluBypass = 1'b1;\n",
      "      decode_ctrl_useSrc0 = 1'b1;\n",
      "      decode_ctrl_useSrc1 = 1'b1;\n",
      "    end\n",
      "    if(when_SimpleInterruptExtension_l85) begin\n",
      "      decode_ctrl_extensionTag = 3'b011;\n",
      "      decode_ctrl_instVal = 1'b1;\n",
      "      decode_ctrl_wb = WB_ALU;\n",
      "      decode_ctrl_alu = ALU_COPY;\n",
      "      if(when_SimpleInterruptExtension_l90) begin\n",
      "        decode_ctrl_rfen = 1'b1;\n",
      "      end\n",
      "    end\n",
      "    if(when_DebugExtension_l192) begin\n",
      "      decode_ctrl_extensionTag = 3'b100;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign decode_ctrl_canInternalyStallWriteBack0 = 1'b0;\n",
      "  assign t_decode_ctrl_msk = decode_inInst_payload_instruction[13 : 12];\n",
      "  assign decode_ctrl_msk = t_decode_ctrl_msk;\n",
      "  assign when_Misc_l166 = ((decode_inInst_payload_instruction & 32'h00000003) == 32'h00000003);\n",
      "  assign when_Misc_l168 = ((decode_inInst_payload_instruction & 32'h0000005c) == 32'h0);\n",
      "  assign when_Misc_l174 = ((decode_inInst_payload_instruction & 32'h00000020) == 32'h0);\n",
      "  assign when_Misc_l185 = ((decode_inInst_payload_instruction & 32'h0000007c) == 32'h00000014);\n",
      "  assign when_Misc_l195 = ((decode_inInst_payload_instruction & 32'h0000007c) == 32'h00000034);\n",
      "  assign when_Misc_l204 = ((decode_inInst_payload_instruction & 32'h0000005c) == 32'h00000010);\n",
      "  assign t_decode_ctrl_alu = ((decode_inInst_payload_instruction & 32'h00003000) == 32'h00001000);\n",
      "  assign when_Misc_l206 = ((decode_inInst_payload_instruction & 32'h00000020) == 32'h0);\n",
      "  assign when_Misc_l207 = ((! t_decode_ctrl_alu) || (((decode_inInst_payload_instruction & 32'hbe000000) == 32'h0) && (! (decode_inInst_payload_instruction[30] && (! decode_inInst_payload_instruction[14])))));\n",
      "  assign t_decode_ctrl_alu_1 = {(t_decode_ctrl_alu && decode_inInst_payload_instruction[30]),decode_inInst_payload_instruction[14 : 12]};\n",
      "  assign when_Misc_l219 = ((decode_inInst_payload_instruction & 32'hbe000000) == 32'h0);\n",
      "  assign when_Misc_l220 = (((decode_inInst_payload_instruction[30] == 1'b0) || (decode_inInst_payload_instruction[14 : 12] == 3'b000)) || (decode_inInst_payload_instruction[14 : 12] == 3'b101));\n",
      "  assign t_decode_ctrl_alu_2 = {decode_inInst_payload_instruction[30],decode_inInst_payload_instruction[14 : 12]};\n",
      "  assign when_Misc_l235 = ((decode_inInst_payload_instruction & 32'h0000007c) == 32'h0000006c);\n",
      "  assign when_Misc_l245 = ((decode_inInst_payload_instruction & 32'h0000007c) == 32'h00000064);\n",
      "  assign when_Misc_l256 = ((decode_inInst_payload_instruction & 32'h0000007c) == 32'h00000060);\n",
      "  assign t_decode_ctrl_br = {1'b0,decode_inInst_payload_instruction[14 : 12]};\n",
      "  assign when_Misc_l265 = ((decode_inInst_payload_instruction & 32'h0000007c) == 32'h00000070);\n",
      "  assign when_Misc_l267 = ((decode_inInst_payload_instruction & 32'h00004000) == 32'h00004000);\n",
      "  assign when_MulExtension_l89 = ((decode_inInst_payload_instruction & 32'hfe00407f) == 32'h02000033);\n",
      "  assign when_DivExtension_l52 = ((decode_inInst_payload_instruction & 32'hfe00407f) == 32'h02004033);\n",
      "  assign when_SimpleInterruptExtension_l85 = ((decode_inInst_payload_instruction & 32'hf800007f) == 32'h0000000b);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign when_SimpleInterruptExtension_l90 = decode_inInst_payload_instruction[25];\n",
      "  assign when_DebugExtension_l192 = (decode_inInst_payload_instruction == 32'h00100073);\n",
      "  assign decode_addr0 = decode_inInst_payload_instruction[19 : 15];\n",
      "  assign decode_addr1 = decode_inInst_payload_instruction[24 : 20];\n",
      "  assign decode_addr0IsZero = (decode_addr0 == 5'h0);\n",
      "  assign decode_addr1IsZero = (decode_addr1 == 5'h0);\n",
      "  assign decode_inInst_isStall = (decode_inInst_valid && (! decode_inInst_ready));\n",
      "  assign decode_srcInstruction = (decode_inInst_isStall ? decode_inInst_payload_instruction : fetch_outInst_payload_instruction);\n",
      "  always @(*) begin\n",
      "    decode_regFileReadAddress0 = decode_srcInstruction[19 : 15];\n",
      "    writeBack_regFileWrite_valid = writeBack_outInst_fire;\n",
      "    writeBack_regFileWrite_payload_address = writeBack_outInst_payload_addr;\n",
      "    writeBack_regFileWrite_payload_data = writeBack_regFileData;\n",
      "    if(t_4) begin\n",
      "      if(!when_DebugExtension_l101) begin\n",
      "        if(t_5) begin\n",
      "          writeBack_regFileWrite_valid = 1'b1;\n",
      "          writeBack_regFileWrite_payload_address = t_decode_regFileReadAddress0[4 : 0];\n",
      "          writeBack_regFileWrite_payload_data = t_prefetch_pc;\n",
      "        end else begin\n",
      "          decode_regFileReadAddress0 = t_decode_regFileReadAddress0[4 : 0];\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign decode_regFileReadAddress1 = decode_srcInstruction[24 : 20];\n",
      "  always @(*) begin\n",
      "    decode_src0 = t_regFile_port0;\n",
      "    decode_src1 = t_regFile_port1;\n",
      "    hazardTracker_src0Hazard = 1'b0;\n",
      "    hazardTracker_src1Hazard = 1'b0;\n",
      "    if(writeBackBuffer_inInst_valid) begin\n",
      "      if(hazardTracker_W2R_addr0Match) begin\n",
      "        decode_src0 = writeBackBuffer_inInst_payload_data;\n",
      "      end\n",
      "      if(hazardTracker_W2R_addr1Match) begin\n",
      "        decode_src1 = writeBackBuffer_inInst_payload_data;\n",
      "      end\n",
      "    end\n",
      "    if(when_RiscvCore_l980) begin\n",
      "      if(hazardTracker_A_addr0Match) begin\n",
      "        decode_src0 = writeBack_regFileData;\n",
      "      end\n",
      "      if(hazardTracker_A_addr1Match) begin\n",
      "        decode_src1 = writeBack_regFileData;\n",
      "      end\n",
      "      if(when_RiscvCore_l989) begin\n",
      "        if(hazardTracker_A_addr0Match) begin\n",
      "          hazardTracker_src0Hazard = 1'b1;\n",
      "        end\n",
      "        if(hazardTracker_A_addr1Match) begin\n",
      "          hazardTracker_src1Hazard = 1'b1;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    if(when_RiscvCore_l1004) begin\n",
      "      if(execute1_outInst_payload_ctrl_execute1AluBypass) begin\n",
      "        if(hazardTracker_E1_addr0Match) begin\n",
      "          decode_src0 = execute1_outInst_payload_result;\n",
      "        end\n",
      "        if(hazardTracker_E1_addr1Match) begin\n",
      "          decode_src1 = execute1_outInst_payload_result;\n",
      "        end\n",
      "      end\n",
      "      if(when_RiscvCore_l1015) begin\n",
      "        if(hazardTracker_E1_addr0Match) begin\n",
      "          hazardTracker_src0Hazard = 1'b1;\n",
      "        end\n",
      "        if(hazardTracker_E1_addr1Match) begin\n",
      "          hazardTracker_src1Hazard = 1'b1;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    if(when_RiscvCore_l1030) begin\n",
      "      if(execute0_outInst_payload_ctrl_execute0AluBypass) begin\n",
      "        if(hazardTracker_E0_addr0Match) begin\n",
      "          decode_src0 = execute0_outInst_payload_result;\n",
      "        end\n",
      "        if(hazardTracker_E0_addr1Match) begin\n",
      "          decode_src1 = execute0_outInst_payload_result;\n",
      "        end\n",
      "      end\n",
      "      if(when_RiscvCore_l1041) begin\n",
      "        if(hazardTracker_E0_addr0Match) begin\n",
      "          hazardTracker_src0Hazard = 1'b1;\n",
      "        end\n",
      "        if(hazardTracker_E0_addr1Match) begin\n",
      "          hazardTracker_src1Hazard = 1'b1;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    if(when_RiscvCore_l1052) begin\n",
      "      hazardTracker_src0Hazard = 1'b0;\n",
      "    end\n",
      "    if(when_RiscvCore_l1055) begin\n",
      "      hazardTracker_src1Hazard = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_decode_brjmpImm = t_t_decode_brjmpImm[19];\n",
      "  always @(*) begin\n",
      "    t_decode_brjmpImm_1[10] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[9] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[8] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[7] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[6] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[5] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[4] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[3] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[2] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[1] = t_decode_brjmpImm;\n",
      "    t_decode_brjmpImm_1[0] = t_decode_brjmpImm;\n",
      "  end\n",
      "\n",
      "  assign t_decode_brjmpImm_2 = t_t_decode_brjmpImm_2[11];\n",
      "  always @(*) begin\n",
      "    t_decode_brjmpImm_3[18] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[17] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[16] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[15] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[14] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[13] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[12] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[11] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[10] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[9] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[8] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[7] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[6] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[5] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[4] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[3] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[2] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[1] = t_decode_brjmpImm_2;\n",
      "    t_decode_brjmpImm_3[0] = t_decode_brjmpImm_2;\n",
      "  end\n",
      "\n",
      "  assign decode_brjmpImm = (decode_ctrl_jmp ? {{t_decode_brjmpImm_1,{{{decode_inInst_payload_instruction[31],decode_inInst_payload_instruction[19 : 12]},decode_inInst_payload_instruction[20]},decode_inInst_payload_instruction[30 : 21]}},1'b0} : {{t_decode_brjmpImm_3,{{{decode_inInst_payload_instruction[31],decode_inInst_payload_instruction[7]},decode_inInst_payload_instruction[30 : 25]},decode_inInst_payload_instruction[11 : 8]}},1'b0});\n",
      "  assign decode_brJumpPc = t_decode_brJumpPc;\n",
      "  assign decode_branchCacheHit = (decode_inInst_payload_branchCacheLine_pc == decode_inInst_payload_pc[31 : 9]);\n",
      "  assign decode_staticBranchPrediction = (decode_brjmpImm[31] || (decode_ctrl_br == BR_J));\n",
      "  always @(*) begin\n",
      "    decode_shouldTakeBranch = decode_staticBranchPrediction;\n",
      "    if(decode_branchCacheHit) begin\n",
      "      decode_shouldTakeBranch = decode_inInst_payload_branchCacheLine_history[1];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign decode_pcLoad_valid = ((((((decode_inInst_valid && (! decode_throwIt)) && (! decode_hazard)) && decode_outInst_ready) && ((decode_ctrl_br != BR_JR) && (decode_ctrl_br != BR_N))) && decode_ctrl_instVal) && decode_shouldTakeBranch);\n",
      "  assign decode_pcLoad_payload = decode_brJumpPc;\n",
      "  always @(*) begin\n",
      "    decode_inInst_thrown_valid = decode_inInst_valid;\n",
      "    decode_inInst_ready = decode_inInst_thrown_ready;\n",
      "    if(decode_throwIt) begin\n",
      "      decode_inInst_thrown_valid = 1'b0;\n",
      "      decode_inInst_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_decode_outInst_valid = (! decode_halt);\n",
      "  assign decode_inInst_thrown_ready = (decode_outInst_ready && t_decode_outInst_valid);\n",
      "  assign decode_outInst_valid = (decode_inInst_thrown_valid && t_decode_outInst_valid);\n",
      "  assign decode_outInst_payload_pc = decode_inInst_payload_pc;\n",
      "  assign decode_outInst_payload_instruction = decode_inInst_payload_instruction;\n",
      "  assign decode_outInst_payload_ctrl_instVal = decode_ctrl_instVal;\n",
      "  assign decode_outInst_payload_ctrl_br = decode_ctrl_br;\n",
      "  assign decode_outInst_payload_ctrl_op0 = decode_ctrl_op0;\n",
      "  assign decode_outInst_payload_ctrl_op1 = decode_ctrl_op1;\n",
      "  assign decode_outInst_payload_ctrl_alu = decode_ctrl_alu;\n",
      "  assign decode_outInst_payload_ctrl_wb = decode_ctrl_wb;\n",
      "  assign decode_outInst_payload_ctrl_rfen = decode_ctrl_rfen;\n",
      "  assign decode_outInst_payload_ctrl_execute0AluBypass = decode_ctrl_execute0AluBypass;\n",
      "  assign decode_outInst_payload_ctrl_execute1AluBypass = decode_ctrl_execute1AluBypass;\n",
      "  assign decode_outInst_payload_ctrl_canInternalyStallWriteBack0 = decode_ctrl_canInternalyStallWriteBack0;\n",
      "  assign decode_outInst_payload_ctrl_men = decode_ctrl_men;\n",
      "  assign decode_outInst_payload_ctrl_m = decode_ctrl_m;\n",
      "  assign decode_outInst_payload_ctrl_msk = decode_ctrl_msk;\n",
      "  assign decode_outInst_payload_ctrl_extensionTag = decode_ctrl_extensionTag;\n",
      "  assign decode_outInst_payload_ctrl_fencei = decode_ctrl_fencei;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign decode_outInst_payload_doSub = (decode_outInst_payload_ctrl_alu != ALU_ADD);\n",
      "  assign decode_outInst_payload_src0 = ((! decode_addr0IsZero) ? decode_src0 : 32'h0);\n",
      "  assign decode_outInst_payload_src1 = ((! decode_addr1IsZero) ? decode_src1 : 32'h0);\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_op0)\n",
      "      OP0_IMU : begin\n",
      "        t_decode_outInst_payload_alu_op0 = {decode_inInst_payload_instruction[31 : 12],12'h0};\n",
      "      end\n",
      "      OP0_IMZ : begin\n",
      "        t_decode_outInst_payload_alu_op0 = {27'd0, t_t_decode_outInst_payload_alu_op0};\n",
      "      end\n",
      "      OP0_IMJB : begin\n",
      "        t_decode_outInst_payload_alu_op0 = decode_brjmpImm;\n",
      "      end\n",
      "      default : begin\n",
      "        t_decode_outInst_payload_alu_op0 = decode_outInst_payload_src0;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign decode_outInst_payload_alu_op0 = t_decode_outInst_payload_alu_op0;\n",
      "  assign t_decode_outInst_payload_alu_op1 = decode_inInst_payload_instruction[31];\n",
      "  always @(*) begin\n",
      "    t_decode_outInst_payload_alu_op1_1[19] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[18] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[17] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[16] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[15] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[14] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[13] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[12] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[11] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[10] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[9] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[8] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[7] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[6] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[5] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[4] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[3] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[2] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[1] = t_decode_outInst_payload_alu_op1;\n",
      "    t_decode_outInst_payload_alu_op1_1[0] = t_decode_outInst_payload_alu_op1;\n",
      "  end\n",
      "\n",
      "  assign t_decode_outInst_payload_alu_op1_2 = t_t_decode_outInst_payload_alu_op1_2[11];\n",
      "  always @(*) begin\n",
      "    t_decode_outInst_payload_alu_op1_3[19] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[18] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[17] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[16] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[15] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[14] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[13] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[12] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[11] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[10] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[9] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[8] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[7] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[6] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[5] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[4] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[3] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[2] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[1] = t_decode_outInst_payload_alu_op1_2;\n",
      "    t_decode_outInst_payload_alu_op1_3[0] = t_decode_outInst_payload_alu_op1_2;\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(decode_outInst_payload_ctrl_op1)\n",
      "      OP1_IMI : begin\n",
      "        t_decode_outInst_payload_alu_op1_4 = {t_decode_outInst_payload_alu_op1_1,decode_inInst_payload_instruction[31 : 20]};\n",
      "      end\n",
      "      OP1_IMS : begin\n",
      "        t_decode_outInst_payload_alu_op1_4 = {t_decode_outInst_payload_alu_op1_3,{decode_inInst_payload_instruction[31 : 25],decode_inInst_payload_instruction[11 : 7]}};\n",
      "      end\n",
      "      OP1_PC : begin\n",
      "        t_decode_outInst_payload_alu_op1_4 = decode_inInst_payload_pc;\n",
      "      end\n",
      "      default : begin\n",
      "        t_decode_outInst_payload_alu_op1_4 = decode_outInst_payload_src1;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign decode_outInst_payload_alu_op1 = t_decode_outInst_payload_alu_op1_4;\n",
      "  assign decode_outInst_payload_predictorHasBranch = decode_pcLoad_valid;\n",
      "  assign decode_outInst_payload_branchHistory_valid = decode_branchCacheHit;\n",
      "  assign decode_outInst_payload_branchHistory_payload = decode_inInst_payload_branchCacheLine_history;\n",
      "  assign decode_flush = 1'b0;\n",
      "  assign decode_outInst_ready = execute0_inInst_ready;\n",
      "  assign execute0_inInst_valid = decode_outInst_rValid;\n",
      "  assign execute0_inInst_payload_pc = decode_outInst_rData_pc;\n",
      "  assign execute0_inInst_payload_instruction = decode_outInst_rData_instruction;\n",
      "  assign execute0_inInst_payload_ctrl_instVal = decode_outInst_rData_ctrl_instVal;\n",
      "  assign execute0_inInst_payload_ctrl_br = decode_outInst_rData_ctrl_br;\n",
      "  assign execute0_inInst_payload_ctrl_alu = decode_outInst_rData_ctrl_alu;\n",
      "  assign execute0_inInst_payload_ctrl_wb = decode_outInst_rData_ctrl_wb;\n",
      "  assign execute0_inInst_payload_ctrl_rfen = decode_outInst_rData_ctrl_rfen;\n",
      "  assign execute0_inInst_payload_ctrl_execute0AluBypass = decode_outInst_rData_ctrl_execute0AluBypass;\n",
      "  assign execute0_inInst_payload_ctrl_execute1AluBypass = decode_outInst_rData_ctrl_execute1AluBypass;\n",
      "  assign execute0_inInst_payload_ctrl_canInternalyStallWriteBack0 = decode_outInst_rData_ctrl_canInternalyStallWriteBack0;\n",
      "  assign execute0_inInst_payload_ctrl_men = decode_outInst_rData_ctrl_men;\n",
      "  assign execute0_inInst_payload_ctrl_m = decode_outInst_rData_ctrl_m;\n",
      "  assign execute0_inInst_payload_ctrl_msk = decode_outInst_rData_ctrl_msk;\n",
      "  assign execute0_inInst_payload_ctrl_extensionTag = decode_outInst_rData_ctrl_extensionTag;\n",
      "  assign execute0_inInst_payload_ctrl_fencei = decode_outInst_rData_ctrl_fencei;\n",
      "  assign execute0_inInst_payload_src0 = decode_outInst_rData_src0;\n",
      "  assign execute0_inInst_payload_src1 = decode_outInst_rData_src1;\n",
      "  assign execute0_inInst_payload_alu_op0 = decode_outInst_rData_alu_op0;\n",
      "  assign execute0_inInst_payload_alu_op1 = decode_outInst_rData_alu_op1;\n",
      "  assign execute0_inInst_payload_doSub = decode_outInst_rData_doSub;\n",
      "  assign execute0_inInst_payload_predictorHasBranch = decode_outInst_rData_predictorHasBranch;\n",
      "  assign execute0_inInst_payload_branchHistory_valid = decode_outInst_rData_branchHistory_valid;\n",
      "  assign execute0_inInst_payload_branchHistory_payload = decode_outInst_rData_branchHistory_payload;\n",
      "  always @(*) begin\n",
      "    execute0_halt = 1'b0;\n",
      "    if(when_RiscvCore_l745) begin\n",
      "      execute0_halt = 1'b1;\n",
      "    end\n",
      "    writeBack_halt = 1'b0;\n",
      "    if(when_RiscvCore_l828) begin\n",
      "      writeBack_halt = 1'b1;\n",
      "    end\n",
      "    dRsp_ready = 1'b1;\n",
      "    if(when_RiscvCore_l857) begin\n",
      "      if(when_RiscvCore_l858) begin\n",
      "        writeBack_halt = 1'b1;\n",
      "      end\n",
      "    end\n",
      "    if(writeBack_flushMemoryResponse) begin\n",
      "      dRsp_ready = 1'b1;\n",
      "      writeBack_halt = 1'b1;\n",
      "    end\n",
      "    if(when_RiscvCore_l1063) begin\n",
      "      if(when_RiscvCore_l1064) begin\n",
      "        execute0_halt = 1'b1;\n",
      "      end\n",
      "      if(when_RiscvCore_l1067) begin\n",
      "        execute0_halt = 1'b1;\n",
      "      end\n",
      "    end\n",
      "    DivExtension_divider_io_cmd_valid = 1'b0;\n",
      "    if(when_DivExtension_l26) begin\n",
      "      DivExtension_divider_io_cmd_valid = execute0_outInst_valid;\n",
      "      if(when_DivExtension_l28) begin\n",
      "        execute0_halt = 1'b1;\n",
      "      end\n",
      "    end\n",
      "    if(when_DebugExtension_l157) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "      execute0_halt = 1'b1;\n",
      "    end\n",
      "    if(DebugExtension_isInBreakpoint) begin\n",
      "      execute0_halt = 1'b1;\n",
      "      writeBack_halt = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign execute0_haltFromDataRequest = ((execute0_inInst_valid && execute0_inInst_payload_ctrl_men) && (! dCmd_ready));\n",
      "  assign execute0_br_signed = (! t_execute0_br_signed[1]);\n",
      "  assign execute0_br_src0Ext = {(execute0_inInst_payload_src0[31] && execute0_br_signed),execute0_inInst_payload_src0};\n",
      "  assign execute0_br_src1Ext = {(execute0_inInst_payload_src1[31] && execute0_br_signed),execute0_inInst_payload_src1};\n",
      "  assign execute0_br_ltx = t_execute0_br_ltx[32];\n",
      "  assign execute0_br_eq = (execute0_inInst_payload_src0 == execute0_inInst_payload_src1);\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_br)\n",
      "      BR_NE : begin\n",
      "        execute0_br_pc_sel = ((! execute0_br_eq) ? PC_BRA : PC_INC);\n",
      "      end\n",
      "      BR_EQ : begin\n",
      "        execute0_br_pc_sel = (execute0_br_eq ? PC_BRA : PC_INC);\n",
      "      end\n",
      "      BR_GE, BR_GEU : begin\n",
      "        execute0_br_pc_sel = ((! execute0_br_ltx) ? PC_BRA : PC_INC);\n",
      "      end\n",
      "      BR_LT, BR_LTU : begin\n",
      "        execute0_br_pc_sel = (execute0_br_ltx ? PC_BRA : PC_INC);\n",
      "      end\n",
      "      BR_J : begin\n",
      "        execute0_br_pc_sel = PC_J;\n",
      "      end\n",
      "      BR_JR : begin\n",
      "        execute0_br_pc_sel = PC_JR;\n",
      "      end\n",
      "      default : begin\n",
      "        execute0_br_pc_sel = PC_INC;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    execute0_inInst_thrown_valid = execute0_inInst_valid;\n",
      "    execute0_inInst_ready = execute0_inInst_thrown_ready;\n",
      "    if(execute0_throwIt) begin\n",
      "      execute0_inInst_thrown_valid = 1'b0;\n",
      "      execute0_inInst_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_execute0_outInst_valid = (! (execute0_halt || execute0_haltFromDataRequest));\n",
      "  assign execute0_inInst_thrown_ready = (execute0_outInst_ready && t_execute0_outInst_valid);\n",
      "  assign execute0_outInst_valid = (execute0_inInst_thrown_valid && t_execute0_outInst_valid);\n",
      "  assign execute0_outInst_payload_pc = execute0_inInst_payload_pc;\n",
      "  assign execute0_outInst_payload_instruction = execute0_inInst_payload_instruction;\n",
      "  assign execute0_outInst_payload_predictorHasBranch = execute0_inInst_payload_predictorHasBranch;\n",
      "  assign execute0_outInst_payload_branchHistory_valid = execute0_inInst_payload_branchHistory_valid;\n",
      "  assign execute0_outInst_payload_branchHistory_payload = execute0_inInst_payload_branchHistory_payload;\n",
      "  assign execute0_outInst_payload_ctrl_instVal = execute0_inInst_payload_ctrl_instVal;\n",
      "  assign execute0_outInst_payload_ctrl_br = execute0_inInst_payload_ctrl_br;\n",
      "  assign execute0_outInst_payload_ctrl_alu = execute0_inInst_payload_ctrl_alu;\n",
      "  assign execute0_outInst_payload_ctrl_wb = execute0_inInst_payload_ctrl_wb;\n",
      "  assign execute0_outInst_payload_ctrl_rfen = execute0_inInst_payload_ctrl_rfen;\n",
      "  assign execute0_outInst_payload_ctrl_execute0AluBypass = execute0_inInst_payload_ctrl_execute0AluBypass;\n",
      "  assign execute0_outInst_payload_ctrl_execute1AluBypass = execute0_inInst_payload_ctrl_execute1AluBypass;\n",
      "  assign execute0_outInst_payload_ctrl_canInternalyStallWriteBack0 = execute0_inInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  assign execute0_outInst_payload_ctrl_msk = execute0_inInst_payload_ctrl_msk;\n",
      "  assign execute0_outInst_payload_ctrl_extensionTag = execute0_inInst_payload_ctrl_extensionTag;\n",
      "  assign execute0_outInst_payload_ctrl_fencei = execute0_inInst_payload_ctrl_fencei;\n",
      "  assign execute0_outInst_payload_pc_sel = execute0_br_pc_sel;\n",
      "  assign execute0_outInst_payload_result = execute0_alu_io_result;\n",
      "  assign execute0_outInst_payload_adder = execute0_alu_io_adder;\n",
      "  assign execute0_outInst_payload_pcPlus4 = (execute0_inInst_payload_pc + 32'h00000004);\n",
      "  assign execute0_outInst_payload_needMemRsp = (execute0_inInst_payload_ctrl_men && (execute0_inInst_payload_ctrl_m == M_XRD));\n",
      "  always @(*) begin\n",
      "    case(execute0_outInst_payload_ctrl_msk)\n",
      "      MSK_H : begin\n",
      "        t_execute0_outInst_payload_unalignedMemoryAccessException = dCmd_payload_address[0];\n",
      "      end\n",
      "      MSK_W : begin\n",
      "        t_execute0_outInst_payload_unalignedMemoryAccessException = (dCmd_payload_address[0] || dCmd_payload_address[1]);\n",
      "      end\n",
      "      default : begin\n",
      "        t_execute0_outInst_payload_unalignedMemoryAccessException = 1'b0;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign execute0_outInst_payload_unalignedMemoryAccessException = (execute0_inInst_payload_ctrl_men && t_execute0_outInst_payload_unalignedMemoryAccessException);\n",
      "  assign dCmd_valid = (((((execute0_inInst_valid && execute0_inInst_payload_ctrl_men) && (! execute0_outInst_payload_unalignedMemoryAccessException)) && (! execute0_halt)) && (! execute0_throwIt)) && execute0_outInst_ready);\n",
      "  assign dCmd_payload_wr = (execute0_inInst_payload_ctrl_m == M_XWR);\n",
      "  assign dCmd_payload_address = execute0_outInst_payload_adder;\n",
      "  assign dCmd_payload_data = execute0_inInst_payload_src1;\n",
      "  always @(*) begin\n",
      "    case(execute0_inInst_payload_ctrl_msk)\n",
      "      MSK_B : begin\n",
      "        t_dCmd_payload_size = 2'b00;\n",
      "      end\n",
      "      MSK_H : begin\n",
      "        t_dCmd_payload_size = 2'b01;\n",
      "      end\n",
      "      default : begin\n",
      "        t_dCmd_payload_size = 2'b10;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign dCmd_payload_size = t_dCmd_payload_size;\n",
      "  assign dCmd_fire = (dCmd_valid && dCmd_ready);\n",
      "  assign execute0_pendingDataCmd_readCountInc = (dCmd_fire && (! dCmd_payload_wr));\n",
      "  assign execute0_pendingDataCmd_readCountDec = (dRsp_valid && dRsp_ready);\n",
      "  assign when_RiscvCore_l742 = (execute0_pendingDataCmd_readCountInc != execute0_pendingDataCmd_readCountDec);\n",
      "  assign when_RiscvCore_l745 = (((execute0_inInst_valid && execute0_inInst_payload_ctrl_men) && (execute0_inInst_payload_ctrl_m == M_XRD)) && (execute0_pendingDataCmd_readCount == 2'b10));\n",
      "  always @(*) begin\n",
      "    execute0_flush = 1'b0;\n",
      "    execute1_flush = 1'b0;\n",
      "    prefetch_pcLoad_valid = decode_pcLoad_valid;\n",
      "    prefetch_pcLoad_payload = decode_pcLoad_payload;\n",
      "    if(execute1_pcLoad_valid) begin\n",
      "      execute0_flush = 1'b1;\n",
      "      prefetch_pcLoad_valid = 1'b1;\n",
      "      prefetch_pcLoad_payload = execute1_pcLoad_payload;\n",
      "    end\n",
      "    if(writeBack_pcLoad_valid) begin\n",
      "      execute1_flush = 1'b1;\n",
      "      prefetch_pcLoad_valid = 1'b1;\n",
      "      prefetch_pcLoad_payload = writeBack_pcLoad_payload;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign execute0_outInst_ready = execute1_inInst_ready;\n",
      "  assign execute1_inInst_valid = execute0_outInst_rValid;\n",
      "  assign execute1_inInst_payload_pc = execute0_outInst_rData_pc;\n",
      "  assign execute1_inInst_payload_instruction = execute0_outInst_rData_instruction;\n",
      "  assign execute1_inInst_payload_ctrl_instVal = execute0_outInst_rData_ctrl_instVal;\n",
      "  assign execute1_inInst_payload_ctrl_br = execute0_outInst_rData_ctrl_br;\n",
      "  assign execute1_inInst_payload_ctrl_alu = execute0_outInst_rData_ctrl_alu;\n",
      "  assign execute1_inInst_payload_ctrl_wb = execute0_outInst_rData_ctrl_wb;\n",
      "  assign execute1_inInst_payload_ctrl_rfen = execute0_outInst_rData_ctrl_rfen;\n",
      "  assign execute1_inInst_payload_ctrl_execute1AluBypass = execute0_outInst_rData_ctrl_execute1AluBypass;\n",
      "  assign execute1_inInst_payload_ctrl_canInternalyStallWriteBack0 = execute0_outInst_rData_ctrl_canInternalyStallWriteBack0;\n",
      "  assign execute1_inInst_payload_ctrl_msk = execute0_outInst_rData_ctrl_msk;\n",
      "  assign execute1_inInst_payload_ctrl_extensionTag = execute0_outInst_rData_ctrl_extensionTag;\n",
      "  assign execute1_inInst_payload_ctrl_fencei = execute0_outInst_rData_ctrl_fencei;\n",
      "  assign execute1_inInst_payload_result = execute0_outInst_rData_result;\n",
      "  always @(*) begin\n",
      "    execute1_inInst_payload_adder = execute0_outInst_rData_adder;\n",
      "    execute1_inInst_payload_pc_sel = execute0_outInst_rData_pc_sel;\n",
      "    execute1_halt = 1'b0;\n",
      "    execute1_outInst_payload_result = execute1_inInst_payload_result;\n",
      "    DivExtension_divider_io_rsp_ready = 1'b0;\n",
      "    if(when_DivExtension_l33) begin\n",
      "      DivExtension_divider_io_rsp_ready = (execute1_inInst_ready && DivExtension_rspReady);\n",
      "      if(when_DivExtension_l36) begin\n",
      "        execute1_halt = 1'b1;\n",
      "      end\n",
      "      execute1_outInst_payload_result = DivExtension_rsp;\n",
      "    end\n",
      "    case(execute1_inInst_payload_ctrl_alu)\n",
      "      ALU_SLL1 : begin\n",
      "        execute1_outInst_payload_result = t_execute1_outInst_payload_result;\n",
      "      end\n",
      "      ALU_SRL_1, ALU_SRA_1 : begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "        execute1_outInst_payload_result = BarrelShifterFullExtension_s2_shiftRight;\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "    if(execute1_inInst_valid) begin\n",
      "      if(when_SimpleInterruptExtension_l57) begin\n",
      "        case(switch_SimpleInterruptExtension_l58)\n",
      "          2'b00 : begin\n",
      "            execute1_inInst_payload_pc_sel = PC_J;\n",
      "            execute1_inInst_payload_adder = SimpleInterrupExtension_exitPc;\n",
      "          end\n",
      "          2'b01 : begin\n",
      "            execute1_outInst_payload_result = {24'd0, SimpleInterrupExtension_irqValue};\n",
      "          end\n",
      "          2'b10 : begin\n",
      "          end\n",
      "          default : begin\n",
      "            execute1_outInst_payload_result = {24'd0, writeBack_irq_mask};\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign execute1_inInst_payload_predictorHasBranch = execute0_outInst_rData_predictorHasBranch;\n",
      "  assign execute1_inInst_payload_branchHistory_valid = execute0_outInst_rData_branchHistory_valid;\n",
      "  assign execute1_inInst_payload_branchHistory_payload = execute0_outInst_rData_branchHistory_payload;\n",
      "  assign execute1_inInst_payload_pcPlus4 = execute0_outInst_rData_pcPlus4;\n",
      "  assign execute1_inInst_payload_unalignedMemoryAccessException = execute0_outInst_rData_unalignedMemoryAccessException;\n",
      "  assign execute1_inInst_payload_needMemRsp = execute0_outInst_rData_needMemRsp;\n",
      "  assign execute1_inInst_fire = (execute1_inInst_valid && execute1_inInst_ready);\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_pc_sel)\n",
      "      PC_INC : begin\n",
      "        t_execute1_pcLoad_valid = execute1_inInst_payload_predictorHasBranch;\n",
      "      end\n",
      "      default : begin\n",
      "        t_execute1_pcLoad_valid = (! execute1_inInst_payload_predictorHasBranch);\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign execute1_pcLoad_valid = (((! execute1_throwIt) && execute1_inInst_fire) && t_execute1_pcLoad_valid);\n",
      "  always @(*) begin\n",
      "    case(execute1_inInst_payload_pc_sel)\n",
      "      PC_INC : begin\n",
      "        t_execute1_pcLoad_payload = execute1_inInst_payload_pcPlus4;\n",
      "      end\n",
      "      default : begin\n",
      "        t_execute1_pcLoad_payload = execute1_inInst_payload_adder;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign execute1_pcLoad_payload = t_execute1_pcLoad_payload;\n",
      "  assign execute1_newHistory = ($signed(t_execute1_newHistory) + $signed(t_execute1_newHistory_1));\n",
      "  assign execute1_line_pc = execute1_inInst_payload_pc[31 : 9];\n",
      "  always @(*) begin\n",
      "    if(execute1_inInst_payload_branchHistory_valid) begin\n",
      "      execute1_line_history = execute1_newHistory[1:0];\n",
      "    end else begin\n",
      "      execute1_line_history = {{1{t_execute1_line_history[0]}}, t_execute1_line_history};\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign execute1_inInst_fire_1 = (execute1_inInst_valid && execute1_inInst_ready);\n",
      "  assign when_RiscvCore_l792 = (((execute1_inInst_fire_1 && (execute1_inInst_payload_ctrl_br != BR_JR)) && (execute1_inInst_payload_ctrl_br != BR_N)) && (execute1_inInst_payload_ctrl_br != BR_J));\n",
      "  assign when_RiscvCore_l793 = (($signed(t_when_RiscvCore_l793) != $signed(t_when_RiscvCore_l793_1)) && ($signed(t_when_RiscvCore_l793_2) != $signed(t_when_RiscvCore_l793_3)));\n",
      "  always @(*) begin\n",
      "    execute1_inInst_thrown_valid = execute1_inInst_valid;\n",
      "    execute1_inInst_ready = execute1_inInst_thrown_ready;\n",
      "    if(execute1_throwIt) begin\n",
      "      execute1_inInst_thrown_valid = 1'b0;\n",
      "      execute1_inInst_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_execute1_outInst_valid = (! execute1_halt);\n",
      "  assign execute1_inInst_thrown_ready = (execute1_outInst_ready && t_execute1_outInst_valid);\n",
      "  assign execute1_outInst_valid = (execute1_inInst_thrown_valid && t_execute1_outInst_valid);\n",
      "  assign execute1_outInst_payload_pc = execute1_inInst_payload_pc;\n",
      "  assign execute1_outInst_payload_regFileAddress = execute1_inInst_payload_instruction[11 : 7];\n",
      "  assign execute1_outInst_payload_ctrl_instVal = execute1_inInst_payload_ctrl_instVal;\n",
      "  assign execute1_outInst_payload_ctrl_wb = execute1_inInst_payload_ctrl_wb;\n",
      "  assign execute1_outInst_payload_ctrl_rfen = execute1_inInst_payload_ctrl_rfen;\n",
      "  assign execute1_outInst_payload_ctrl_execute1AluBypass = execute1_inInst_payload_ctrl_execute1AluBypass;\n",
      "  assign execute1_outInst_payload_ctrl_canInternalyStallWriteBack0 = execute1_inInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "  assign execute1_outInst_payload_ctrl_msk = execute1_inInst_payload_ctrl_msk;\n",
      "  assign execute1_outInst_payload_ctrl_extensionTag = execute1_inInst_payload_ctrl_extensionTag;\n",
      "  assign execute1_outInst_payload_instruction = execute1_inInst_payload_instruction;\n",
      "  assign execute1_outInst_payload_pcPlus4 = execute1_inInst_payload_pcPlus4;\n",
      "  assign execute1_outInst_payload_unalignedMemoryAccessException = execute1_inInst_payload_unalignedMemoryAccessException;\n",
      "  assign execute1_outInst_payload_needMemRsp = execute1_inInst_payload_needMemRsp;\n",
      "  assign execute1_outInst_ready = writeBack_inInst_ready;\n",
      "  assign writeBack_inInst_valid = execute1_outInst_rValid;\n",
      "  assign writeBack_inInst_payload_pc = execute1_outInst_rData_pc;\n",
      "  assign writeBack_inInst_payload_instruction = execute1_outInst_rData_instruction;\n",
      "  assign writeBack_inInst_payload_ctrl_instVal = execute1_outInst_rData_ctrl_instVal;\n",
      "  assign writeBack_inInst_payload_ctrl_wb = execute1_outInst_rData_ctrl_wb;\n",
      "  assign writeBack_inInst_payload_ctrl_rfen = execute1_outInst_rData_ctrl_rfen;\n",
      "  assign writeBack_inInst_payload_ctrl_canInternalyStallWriteBack0 = execute1_outInst_rData_ctrl_canInternalyStallWriteBack0;\n",
      "  assign writeBack_inInst_payload_ctrl_msk = execute1_outInst_rData_ctrl_msk;\n",
      "  assign writeBack_inInst_payload_ctrl_extensionTag = execute1_outInst_rData_ctrl_extensionTag;\n",
      "  always @(*) begin\n",
      "    writeBack_inInst_payload_result = execute1_outInst_rData_result;\n",
      "    if(when_MulExtension_l74) begin\n",
      "      case(switch_MulExtension_l75)\n",
      "        2'b00 : begin\n",
      "          writeBack_inInst_payload_result = t_writeBack_inInst_payload_result;\n",
      "        end\n",
      "        default : begin\n",
      "          writeBack_inInst_payload_result = t_writeBack_inInst_payload_result_1;\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign writeBack_inInst_payload_regFileAddress = execute1_outInst_rData_regFileAddress;\n",
      "  assign writeBack_inInst_payload_pcPlus4 = execute1_outInst_rData_pcPlus4;\n",
      "  assign writeBack_inInst_payload_unalignedMemoryAccessException = execute1_outInst_rData_unalignedMemoryAccessException;\n",
      "  assign writeBack_inInst_payload_needMemRsp = execute1_outInst_rData_needMemRsp;\n",
      "  always @(*) begin\n",
      "    writeBack_irq_sources = 8'h0;\n",
      "    if(writeBack_inInst_valid) begin\n",
      "      if(when_RiscvCore_l834) begin\n",
      "        writeBack_irq_sources[0] = 1'b1;\n",
      "      end\n",
      "      if(writeBack_inInst_payload_unalignedMemoryAccessException) begin\n",
      "        writeBack_irq_sources[1] = 1'b1;\n",
      "      end\n",
      "    end\n",
      "    writeBack_irq_sources[5] = io_interrupt_1;\n",
      "    writeBack_irq_sources[4] = io_interrupt_0;\n",
      "    writeBack_irq_sources[7] = io_interrupt_3;\n",
      "    writeBack_irq_sources[6] = io_interrupt_2;\n",
      "  end\n",
      "\n",
      "  assign writeBack_irq_masked = (writeBack_irq_sources & writeBack_irq_mask);\n",
      "  always @(*) begin\n",
      "    writeBack_irq_inhibate = 1'b0;\n",
      "    if(when_DebugExtension_l184) begin\n",
      "      writeBack_irq_inhibate = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_RiscvCore_l828 = (((writeBack_irq_sources & (~ writeBack_irq_mask)) & 8'h02) != 8'h0);\n",
      "  assign when_RiscvCore_l834 = (! writeBack_inInst_payload_ctrl_instVal);\n",
      "  assign when_RiscvCore_l857 = (writeBack_inInst_valid && writeBack_inInst_payload_needMemRsp);\n",
      "  assign when_RiscvCore_l858 = (! dRsp_valid);\n",
      "  assign when_RiscvCore_l864 = (execute0_pendingDataCmd_readCount == 2'b00);\n",
      "  assign t_writeBack_dataRspFormated = (dRsp_payload[7] && (! writeBack_inInst_payload_instruction[14]));\n",
      "  always @(*) begin\n",
      "    t_writeBack_dataRspFormated_1[31] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[30] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[29] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[28] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[27] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[26] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[25] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[24] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[23] = t_writeBack_dataRspFormated;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    t_writeBack_dataRspFormated_1[22] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[21] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[20] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[19] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[18] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[17] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[16] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[15] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[14] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[13] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[12] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[11] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[10] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[9] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[8] = t_writeBack_dataRspFormated;\n",
      "    t_writeBack_dataRspFormated_1[7 : 0] = dRsp_payload[7 : 0];\n",
      "  end\n",
      "\n",
      "  assign t_writeBack_dataRspFormated_2 = (dRsp_payload[15] && (! writeBack_inInst_payload_instruction[14]));\n",
      "  always @(*) begin\n",
      "    t_writeBack_dataRspFormated_3[31] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[30] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[29] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[28] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[27] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[26] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[25] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[24] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[23] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[22] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[21] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[20] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[19] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[18] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[17] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[16] = t_writeBack_dataRspFormated_2;\n",
      "    t_writeBack_dataRspFormated_3[15 : 0] = dRsp_payload[15 : 0];\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(writeBack_inInst_payload_ctrl_msk)\n",
      "      MSK_B : begin\n",
      "        writeBack_dataRspFormated = t_writeBack_dataRspFormated_1;\n",
      "      end\n",
      "      MSK_H : begin\n",
      "        writeBack_dataRspFormated = t_writeBack_dataRspFormated_3;\n",
      "      end\n",
      "      default : begin\n",
      "        writeBack_dataRspFormated = dRsp_payload;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    case(writeBack_inInst_payload_ctrl_wb)\n",
      "      WB_ALU : begin\n",
      "        writeBack_regFileData = writeBack_inInst_payload_result;\n",
      "      end\n",
      "      WB_MEM : begin\n",
      "        writeBack_regFileData = writeBack_dataRspFormated;\n",
      "      end\n",
      "      WB_PC4 : begin\n",
      "        writeBack_regFileData = writeBack_inInst_payload_pcPlus4;\n",
      "      end\n",
      "      default : begin\n",
      "        writeBack_regFileData = 32'h0;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    writeBack_inInst_thrown_valid = writeBack_inInst_valid;\n",
      "    writeBack_inInst_ready = writeBack_inInst_thrown_ready;\n",
      "    if(writeBack_throwIt) begin\n",
      "      writeBack_inInst_thrown_valid = 1'b0;\n",
      "      writeBack_inInst_ready = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign t_writeBack_outInst_valid = (! writeBack_halt);\n",
      "  assign writeBack_inInst_thrown_ready = (writeBack_outInst_ready && t_writeBack_outInst_valid);\n",
      "  assign writeBack_outInst_valid = (writeBack_inInst_thrown_valid && t_writeBack_outInst_valid);\n",
      "  assign writeBack_outInst_payload_addr = writeBack_inInst_payload_regFileAddress;\n",
      "  assign writeBack_outInst_payload_data = writeBack_regFileData;\n",
      "  assign writeBack_outInst_fire = (writeBack_outInst_valid && writeBack_outInst_ready);\n",
      "  always @(*) begin\n",
      "    writeBack_flush = 1'b0;\n",
      "    if(DebugExtension_flushIt) begin\n",
      "      writeBack_flush = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign writeBack_outInst_ready = writeBackBuffer_inInst_ready;\n",
      "  assign writeBackBuffer_inInst_valid = writeBack_outInst_rValid;\n",
      "  assign writeBackBuffer_inInst_payload_addr = writeBack_outInst_rData_addr;\n",
      "  assign writeBackBuffer_inInst_payload_data = writeBack_outInst_rData_data;\n",
      "  assign writeBackBuffer_inInst_ready = 1'b1;\n",
      "  assign decode_hazard = (hazardTracker_src0Hazard || hazardTracker_src1Hazard);\n",
      "  assign hazardTracker_W2R_addr0Match = (writeBackBuffer_inInst_payload_addr == decode_addr0);\n",
      "  assign hazardTracker_W2R_addr1Match = (writeBackBuffer_inInst_payload_addr == decode_addr1);\n",
      "  assign hazardTracker_A_addr0Match = (writeBack_outInst_payload_addr == decode_addr0);\n",
      "  assign hazardTracker_A_addr1Match = (writeBack_outInst_payload_addr == decode_addr1);\n",
      "  assign when_RiscvCore_l980 = (writeBack_inInst_valid && writeBack_inInst_payload_ctrl_rfen);\n",
      "  assign when_RiscvCore_l989 = (1'b0 || (! writeBack_outInst_valid));\n",
      "  assign hazardTracker_E1_addr0Match = (execute1_outInst_payload_instruction[11 : 7] == decode_addr0);\n",
      "  assign hazardTracker_E1_addr1Match = (execute1_outInst_payload_instruction[11 : 7] == decode_addr1);\n",
      "  assign when_RiscvCore_l1004 = (execute1_inInst_valid && execute1_outInst_payload_ctrl_rfen);\n",
      "  assign when_RiscvCore_l1015 = ((1'b0 || (! execute1_inInst_payload_ctrl_execute1AluBypass)) || (! execute1_outInst_valid));\n",
      "  assign hazardTracker_E0_addr0Match = (execute0_outInst_payload_instruction[11 : 7] == decode_addr0);\n",
      "  assign hazardTracker_E0_addr1Match = (execute0_outInst_payload_instruction[11 : 7] == decode_addr1);\n",
      "  assign when_RiscvCore_l1030 = (execute0_inInst_valid && execute0_outInst_payload_ctrl_rfen);\n",
      "  assign when_RiscvCore_l1041 = ((1'b0 || (! execute0_inInst_payload_ctrl_execute0AluBypass)) || (! execute0_outInst_valid));\n",
      "  assign when_RiscvCore_l1052 = (decode_addr0IsZero || (! decode_ctrl_useSrc0));\n",
      "  assign when_RiscvCore_l1055 = (decode_addr1IsZero || (! decode_ctrl_useSrc1));\n",
      "  assign when_RiscvCore_l1063 = ((execute0_inInst_valid && execute0_inInst_payload_ctrl_men) && (execute0_inInst_payload_ctrl_m == M_XRD));\n",
      "  assign when_RiscvCore_l1064 = (execute1_inInst_valid && execute1_inInst_payload_ctrl_canInternalyStallWriteBack0);\n",
      "  assign writeBack_inInst_isStall = (writeBack_inInst_valid && (! writeBack_inInst_ready));\n",
      "  assign when_RiscvCore_l1067 = (writeBack_inInst_isStall && writeBack_inInst_payload_ctrl_canInternalyStallWriteBack0);\n",
      "  assign MulExtension_s1_a = execute0_inInst_payload_alu_op0;\n",
      "  assign MulExtension_s1_b = execute0_inInst_payload_alu_op1;\n",
      "  assign switch_MulExtension_l30 = execute0_inInst_payload_instruction[13 : 12];\n",
      "  always @(*) begin\n",
      "    case(switch_MulExtension_l30)\n",
      "      2'b01 : begin\n",
      "        MulExtension_s1_aSigned = 1'b1;\n",
      "        MulExtension_s1_bSigned = 1'b1;\n",
      "      end\n",
      "      2'b10 : begin\n",
      "        MulExtension_s1_aSigned = 1'b1;\n",
      "        MulExtension_s1_bSigned = 1'b0;\n",
      "      end\n",
      "      default : begin\n",
      "        MulExtension_s1_aSigned = 1'b0;\n",
      "        MulExtension_s1_bSigned = 1'b0;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign MulExtension_s1_aULow = MulExtension_s1_a[15 : 0];\n",
      "  assign MulExtension_s1_bULow = MulExtension_s1_b[15 : 0];\n",
      "  assign MulExtension_s1_aSLow = {1'b0,MulExtension_s1_a[15 : 0]};\n",
      "  assign MulExtension_s1_bSLow = {1'b0,MulExtension_s1_b[15 : 0]};\n",
      "  assign MulExtension_s1_aHigh = {(MulExtension_s1_aSigned && MulExtension_s1_a[31]),MulExtension_s1_a[31 : 16]};\n",
      "  assign MulExtension_s1_bHigh = {(MulExtension_s1_bSigned && MulExtension_s1_b[31]),MulExtension_s1_b[31 : 16]};\n",
      "  assign MulExtension_s1_mul_ll = (MulExtension_s1_aULow * MulExtension_s1_bULow);\n",
      "  assign MulExtension_s1_mul_lh = ($signed(MulExtension_s1_aSLow) * $signed(MulExtension_s1_bHigh));\n",
      "  assign MulExtension_s1_mul_hl = ($signed(MulExtension_s1_aHigh) * $signed(MulExtension_s1_bSLow));\n",
      "  assign MulExtension_s1_mul_hh = ($signed(MulExtension_s1_aHigh) * $signed(MulExtension_s1_bHigh));\n",
      "  assign MulExtension_s2_low = ($signed(t_MulExtension_s2_low) + $signed(t_MulExtension_s2_low_7));\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign MulExtension_s3_result = ($signed(t_MulExtension_s3_result) + $signed(t_MulExtension_s3_result_1));\n",
      "  assign when_MulExtension_l74 = (writeBack_inInst_payload_ctrl_extensionTag == 3'b001);\n",
      "  assign switch_MulExtension_l75 = writeBack_inInst_payload_instruction[13 : 12];\n",
      "  assign DivExtension_divider_io_cmd_payload_signed = (! execute0_inInst_payload_instruction[12]);\n",
      "  assign when_DivExtension_l26 = (execute0_inInst_valid && (execute0_inInst_payload_ctrl_extensionTag == 3'b010));\n",
      "  assign when_DivExtension_l28 = (! DivExtension_divider_io_cmd_ready);\n",
      "  assign when_DivExtension_l33 = (execute1_inInst_valid && (execute1_inInst_payload_ctrl_extensionTag == 3'b010));\n",
      "  assign when_DivExtension_l36 = (! DivExtension_rspReady);\n",
      "  assign BarrelShifterFullExtension_s1_amplitude = execute0_inInst_payload_alu_op1[4 : 0];\n",
      "  always @(*) begin\n",
      "    t_BarrelShifterFullExtension_s1_reversed[0] = execute0_inInst_payload_alu_op0[31];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[1] = execute0_inInst_payload_alu_op0[30];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[2] = execute0_inInst_payload_alu_op0[29];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[3] = execute0_inInst_payload_alu_op0[28];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[4] = execute0_inInst_payload_alu_op0[27];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[5] = execute0_inInst_payload_alu_op0[26];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[6] = execute0_inInst_payload_alu_op0[25];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[7] = execute0_inInst_payload_alu_op0[24];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[8] = execute0_inInst_payload_alu_op0[23];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[9] = execute0_inInst_payload_alu_op0[22];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[10] = execute0_inInst_payload_alu_op0[21];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[11] = execute0_inInst_payload_alu_op0[20];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[12] = execute0_inInst_payload_alu_op0[19];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[13] = execute0_inInst_payload_alu_op0[18];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[14] = execute0_inInst_payload_alu_op0[17];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[15] = execute0_inInst_payload_alu_op0[16];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[16] = execute0_inInst_payload_alu_op0[15];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[17] = execute0_inInst_payload_alu_op0[14];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[18] = execute0_inInst_payload_alu_op0[13];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[19] = execute0_inInst_payload_alu_op0[12];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[20] = execute0_inInst_payload_alu_op0[11];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[21] = execute0_inInst_payload_alu_op0[10];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[22] = execute0_inInst_payload_alu_op0[9];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[23] = execute0_inInst_payload_alu_op0[8];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[24] = execute0_inInst_payload_alu_op0[7];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[25] = execute0_inInst_payload_alu_op0[6];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[26] = execute0_inInst_payload_alu_op0[5];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[27] = execute0_inInst_payload_alu_op0[4];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[28] = execute0_inInst_payload_alu_op0[3];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[29] = execute0_inInst_payload_alu_op0[2];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[30] = execute0_inInst_payload_alu_op0[1];\n",
      "    t_BarrelShifterFullExtension_s1_reversed[31] = execute0_inInst_payload_alu_op0[0];\n",
      "  end\n",
      "\n",
      "  assign BarrelShifterFullExtension_s1_reversed = ((execute0_inInst_payload_ctrl_alu == ALU_SLL1) ? t_BarrelShifterFullExtension_s1_reversed : execute0_inInst_payload_alu_op0);\n",
      "  assign BarrelShifterFullExtension_s1_shiftRight = t_BarrelShifterFullExtension_s1_shiftRight;\n",
      "  always @(*) begin\n",
      "    t_execute1_outInst_payload_result[0] = BarrelShifterFullExtension_s2_shiftRight[31];\n",
      "    t_execute1_outInst_payload_result[1] = BarrelShifterFullExtension_s2_shiftRight[30];\n",
      "    t_execute1_outInst_payload_result[2] = BarrelShifterFullExtension_s2_shiftRight[29];\n",
      "    t_execute1_outInst_payload_result[3] = BarrelShifterFullExtension_s2_shiftRight[28];\n",
      "    t_execute1_outInst_payload_result[4] = BarrelShifterFullExtension_s2_shiftRight[27];\n",
      "    t_execute1_outInst_payload_result[5] = BarrelShifterFullExtension_s2_shiftRight[26];\n",
      "    t_execute1_outInst_payload_result[6] = BarrelShifterFullExtension_s2_shiftRight[25];\n",
      "    t_execute1_outInst_payload_result[7] = BarrelShifterFullExtension_s2_shiftRight[24];\n",
      "    t_execute1_outInst_payload_result[8] = BarrelShifterFullExtension_s2_shiftRight[23];\n",
      "    t_execute1_outInst_payload_result[9] = BarrelShifterFullExtension_s2_shiftRight[22];\n",
      "    t_execute1_outInst_payload_result[10] = BarrelShifterFullExtension_s2_shiftRight[21];\n",
      "    t_execute1_outInst_payload_result[11] = BarrelShifterFullExtension_s2_shiftRight[20];\n",
      "    t_execute1_outInst_payload_result[12] = BarrelShifterFullExtension_s2_shiftRight[19];\n",
      "    t_execute1_outInst_payload_result[13] = BarrelShifterFullExtension_s2_shiftRight[18];\n",
      "    t_execute1_outInst_payload_result[14] = BarrelShifterFullExtension_s2_shiftRight[17];\n",
      "    t_execute1_outInst_payload_result[15] = BarrelShifterFullExtension_s2_shiftRight[16];\n",
      "    t_execute1_outInst_payload_result[16] = BarrelShifterFullExtension_s2_shiftRight[15];\n",
      "    t_execute1_outInst_payload_result[17] = BarrelShifterFullExtension_s2_shiftRight[14];\n",
      "    t_execute1_outInst_payload_result[18] = BarrelShifterFullExtension_s2_shiftRight[13];\n",
      "    t_execute1_outInst_payload_result[19] = BarrelShifterFullExtension_s2_shiftRight[12];\n",
      "    t_execute1_outInst_payload_result[20] = BarrelShifterFullExtension_s2_shiftRight[11];\n",
      "    t_execute1_outInst_payload_result[21] = BarrelShifterFullExtension_s2_shiftRight[10];\n",
      "    t_execute1_outInst_payload_result[22] = BarrelShifterFullExtension_s2_shiftRight[9];\n",
      "    t_execute1_outInst_payload_result[23] = BarrelShifterFullExtension_s2_shiftRight[8];\n",
      "    t_execute1_outInst_payload_result[24] = BarrelShifterFullExtension_s2_shiftRight[7];\n",
      "    t_execute1_outInst_payload_result[25] = BarrelShifterFullExtension_s2_shiftRight[6];\n",
      "    t_execute1_outInst_payload_result[26] = BarrelShifterFullExtension_s2_shiftRight[5];\n",
      "    t_execute1_outInst_payload_result[27] = BarrelShifterFullExtension_s2_shiftRight[4];\n",
      "    t_execute1_outInst_payload_result[28] = BarrelShifterFullExtension_s2_shiftRight[3];\n",
      "    t_execute1_outInst_payload_result[29] = BarrelShifterFullExtension_s2_shiftRight[2];\n",
      "    t_execute1_outInst_payload_result[30] = BarrelShifterFullExtension_s2_shiftRight[1];\n",
      "    t_execute1_outInst_payload_result[31] = BarrelShifterFullExtension_s2_shiftRight[0];\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    SimpleInterrupExtension_irqValue = 8'h0;\n",
      "    SimpleInterrupExtension_irqValue[5] = writeBack_irq_masked[5];\n",
      "    SimpleInterrupExtension_irqValue[4] = writeBack_irq_masked[4];\n",
      "    SimpleInterrupExtension_irqValue[7] = writeBack_irq_masked[7];\n",
      "    SimpleInterrupExtension_irqValue[1] = t_SimpleInterrupExtension_irqValue;\n",
      "    SimpleInterrupExtension_irqValue[6] = writeBack_irq_masked[6];\n",
      "  end\n",
      "\n",
      "  assign when_SimpleInterruptExtension_l34 = (! SimpleInterrupExtension_inIrq);\n",
      "  assign when_SimpleInterruptExtension_l38 = ((! SimpleInterrupExtension_inIrq) && (! writeBack_irq_inhibate));\n",
      "  assign when_SimpleInterruptExtension_l39 = ((writeBack_irq_masked & 8'h02) != 8'h0);\n",
      "  assign when_SimpleInterruptExtension_l48 = (((decode_inInst_valid && (! execute0_inInst_valid)) && (! execute1_inInst_valid)) && (! writeBack_inInst_valid));\n",
      "  assign when_SimpleInterruptExtension_l57 = (execute1_inInst_payload_ctrl_extensionTag == 3'b011);\n",
      "  assign switch_SimpleInterruptExtension_l58 = execute1_inInst_payload_instruction[26 : 25];\n",
      "  assign execute1_outInst_fire = (execute1_outInst_valid && execute1_outInst_ready);\n",
      "  assign CachedInstructionBus_coreIRsp_ready = (! CachedInstructionBus_coreIRsp_rValid);\n",
      "  assign CachedInstructionBus_coreIRsp_s2mPipe_valid = (CachedInstructionBus_coreIRsp_valid || CachedInstructionBus_coreIRsp_rValid);\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign CachedInstructionBus_coreIRsp_s2mPipe_payload_instruction = (CachedInstructionBus_coreIRsp_rValid ? CachedInstructionBus_coreIRsp_rData_instruction : CachedInstructionBus_coreIRsp_payload_instruction);\n",
      "  assign CachedInstructionBus_coreIRsp_s2mPipe_payload_pc = (CachedInstructionBus_coreIRsp_rValid ? CachedInstructionBus_coreIRsp_rData_pc : CachedInstructionBus_coreIRsp_payload_pc);\n",
      "  assign CachedInstructionBus_coreIRsp_s2mPipe_payload_branchCacheLine_pc = (CachedInstructionBus_coreIRsp_rValid ? CachedInstructionBus_coreIRsp_rData_branchCacheLine_pc : CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc);\n",
      "  assign CachedInstructionBus_coreIRsp_s2mPipe_payload_branchCacheLine_history = (CachedInstructionBus_coreIRsp_rValid ? CachedInstructionBus_coreIRsp_rData_branchCacheLine_history : CachedInstructionBus_coreIRsp_payload_branchCacheLine_history);\n",
      "  assign iRsp_valid = CachedInstructionBus_coreIRsp_s2mPipe_valid;\n",
      "  assign CachedInstructionBus_coreIRsp_s2mPipe_ready = iRsp_ready;\n",
      "  assign iRsp_payload_instruction = CachedInstructionBus_coreIRsp_s2mPipe_payload_instruction;\n",
      "  assign iRsp_payload_pc = CachedInstructionBus_coreIRsp_s2mPipe_payload_pc;\n",
      "  assign iRsp_payload_branchCacheLine_pc = CachedInstructionBus_coreIRsp_s2mPipe_payload_branchCacheLine_pc;\n",
      "  assign iRsp_payload_branchCacheLine_history = CachedInstructionBus_coreIRsp_s2mPipe_payload_branchCacheLine_history;\n",
      "  assign iCmd_ready = CachedInstructionBus_cache_io_cpu_cmd_ready;\n",
      "  assign CachedInstructionBus_coreIRsp_valid = CachedInstructionBus_cache_io_cpu_rsp_valid;\n",
      "  assign CachedInstructionBus_coreIRsp_payload_pc = CachedInstructionBus_cache_io_cpu_rsp_payload_address;\n",
      "  assign CachedInstructionBus_coreIRsp_payload_instruction = CachedInstructionBus_cache_io_cpu_rsp_payload_data;\n",
      "  assign t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc = iCmd_payload_pc[8 : 2];\n",
      "  assign CachedInstructionBus_cache_io_cpu_cmd_fire = (iCmd_valid && CachedInstructionBus_cache_io_cpu_cmd_ready);\n",
      "  assign t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc_1 = t_brancheCache_port1;\n",
      "  assign CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc = t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc_1[22 : 0];\n",
      "  assign CachedInstructionBus_coreIRsp_payload_branchCacheLine_history = t_CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc_1[24 : 23];\n",
      "  assign io_i_cmd_valid = CachedInstructionBus_cache_io_mem_cmd_valid;\n",
      "  assign io_i_cmd_payload_address = CachedInstructionBus_cache_io_mem_cmd_payload_address;\n",
      "  assign when_InstructionBusExtension_l68 = (execute1_inInst_valid && execute1_inInst_payload_ctrl_fencei);\n",
      "  assign io_d_cmd_valid = dCmd_valid;\n",
      "  assign dCmd_ready = io_d_cmd_ready;\n",
      "  assign io_d_cmd_payload_wr = dCmd_payload_wr;\n",
      "  assign io_d_cmd_payload_address = dCmd_payload_address;\n",
      "  assign io_d_cmd_payload_data = dCmd_payload_data;\n",
      "  assign io_d_cmd_payload_size = dCmd_payload_size;\n",
      "  assign dRsp_valid = io_d_rsp_valid;\n",
      "  assign io_d_rsp_ready = dRsp_ready;\n",
      "  assign dRsp_payload = io_d_rsp_payload;\n",
      "  always @(*) begin\n",
      "    t_io_debugBus_PRDATA = DebugExtension_busReadDataReg;\n",
      "    if(DebugExtension_readRegFileReg) begin\n",
      "      t_io_debugBus_PRDATA = decode_src0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign DebugExtension_isPipBusy = (DebugExtension_isPipActive || DebugExtension_isPipActive_regNext);\n",
      "  assign DebugExtension_isInBreakpoint = (writeBack_inInst_valid && (writeBack_inInst_payload_ctrl_extensionTag == 3'b100));\n",
      "  assign when_DebugExtension_l101 = t_decode_regFileReadAddress0[7];\n",
      "  assign switch_DebugExtension_l102 = t_decode_regFileReadAddress0[6 : 0];\n",
      "  assign when_DebugExtension_l107 = t_prefetch_pc[16];\n",
      "  assign when_DebugExtension_l108 = t_prefetch_pc[17];\n",
      "  assign when_DebugExtension_l109 = t_prefetch_pc[24];\n",
      "  assign when_DebugExtension_l110 = t_prefetch_pc[25];\n",
      "  assign decode_inInst_fire = (decode_inInst_valid && decode_inInst_ready);\n",
      "  assign when_DebugExtension_l157 = (execute1_inInst_valid && (execute1_inInst_payload_ctrl_extensionTag == 3'b100));\n",
      "  assign iCmd_fire_3 = (iCmd_valid && iCmd_ready);\n",
      "  assign when_DebugExtension_l178 = (DebugExtension_stepIt && iCmd_fire_3);\n",
      "  assign t_io_debugResetOut = DebugExtension_resetIt_regNext;\n",
      "  assign when_DebugExtension_l184 = (DebugExtension_haltIt || DebugExtension_stepIt);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_coreReset) begin\n",
      "    if(!resetCtrl_coreReset) begin\n",
      "      prefetch_pc <= 32'h0;\n",
      "      prefetch_inc <= 1'b0;\n",
      "      prefetch_resetDone <= 1'b0;\n",
      "      fetch_pendingPrefetch_value <= 2'b00;\n",
      "      fetch_throwRemaining <= 2'b00;\n",
      "      fetch_outInst_rValid <= 1'b0;\n",
      "      decode_outInst_rValid <= 1'b0;\n",
      "      execute0_pendingDataCmd_readCount <= 2'b00;\n",
      "      execute0_outInst_rValid <= 1'b0;\n",
      "      execute1_outInst_rValid <= 1'b0;\n",
      "      writeBack_irq_mask <= 8'h0;\n",
      "      writeBack_flushMemoryResponse <= 1'b0;\n",
      "      writeBack_outInst_rValid <= 1'b0;\n",
      "      DivExtension_rspReady <= 1'b0;\n",
      "      SimpleInterrupExtension_inIrq <= 1'b0;\n",
      "      CachedInstructionBus_coreIRsp_rValid <= 1'b0;\n",
      "      t_io_flush_cmd_valid <= 1'b0;\n",
      "    end else begin\n",
      "      prefetch_resetDone <= 1'b1;\n",
      "      if(when_RiscvCore_l530) begin\n",
      "        prefetch_pc <= prefetch_pcNext;\n",
      "      end\n",
      "      if(iCmd_fire_1) begin\n",
      "        prefetch_inc <= 1'b1;\n",
      "      end else begin\n",
      "        if(prefetch_pcLoad_valid) begin\n",
      "          prefetch_inc <= 1'b0;\n",
      "        end\n",
      "      end\n",
      "      fetch_pendingPrefetch_value <= fetch_pendingPrefetch_valueNext;\n",
      "      if(when_RiscvCore_l558) begin\n",
      "        fetch_throwRemaining <= (fetch_throwRemaining - 2'b01);\n",
      "      end\n",
      "      if(fetch_throwIt) begin\n",
      "        fetch_throwRemaining <= (fetch_pendingPrefetch_value - t_fetch_throwRemaining);\n",
      "      end\n",
      "      if(fetch_outInst_ready) begin\n",
      "        fetch_outInst_rValid <= fetch_outInst_valid;\n",
      "      end\n",
      "      if(decode_outInst_ready) begin\n",
      "        decode_outInst_rValid <= decode_outInst_valid;\n",
      "      end\n",
      "      if(when_RiscvCore_l742) begin\n",
      "        execute0_pendingDataCmd_readCount <= (execute0_pendingDataCmd_readCount + (execute0_pendingDataCmd_readCountInc ? 2'b01 : 2'b11));\n",
      "      end\n",
      "      if(execute0_outInst_ready) begin\n",
      "        execute0_outInst_rValid <= execute0_outInst_valid;\n",
      "      end\n",
      "      if(execute1_outInst_ready) begin\n",
      "        execute1_outInst_rValid <= execute1_outInst_valid;\n",
      "      end\n",
      "      if(when_RiscvCore_l864) begin\n",
      "        writeBack_flushMemoryResponse <= 1'b0;\n",
      "      end\n",
      "      if(writeBack_outInst_ready) begin\n",
      "        writeBack_outInst_rValid <= writeBack_outInst_valid;\n",
      "      end\n",
      "      if(when_DivExtension_l33) begin\n",
      "        DivExtension_rspReady <= (DivExtension_divider_io_rsp_valid && (! execute1_inInst_ready));\n",
      "      end\n",
      "      if(execute1_throwIt) begin\n",
      "        DivExtension_rspReady <= 1'b0;\n",
      "      end\n",
      "      if(when_SimpleInterruptExtension_l38) begin\n",
      "        if(when_SimpleInterruptExtension_l39) begin\n",
      "          writeBack_flushMemoryResponse <= 1'b1;\n",
      "          SimpleInterrupExtension_inIrq <= 1'b1;\n",
      "        end else begin\n",
      "          if(t_3) begin\n",
      "            if(when_SimpleInterruptExtension_l48) begin\n",
      "              SimpleInterrupExtension_inIrq <= 1'b1;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      if(execute1_inInst_valid) begin\n",
      "        if(when_SimpleInterruptExtension_l57) begin\n",
      "          case(switch_SimpleInterruptExtension_l58)\n",
      "            2'b00 : begin\n",
      "              if(execute1_outInst_fire) begin\n",
      "                SimpleInterrupExtension_inIrq <= 1'b0;\n",
      "              end\n",
      "            end\n",
      "            2'b01 : begin\n",
      "            end\n",
      "            2'b10 : begin\n",
      "              writeBack_irq_mask <= execute1_inInst_payload_result[7:0];\n",
      "            end\n",
      "            default : begin\n",
      "            end\n",
      "          endcase\n",
      "        end\n",
      "      end\n",
      "      if(CachedInstructionBus_coreIRsp_valid) begin\n",
      "        CachedInstructionBus_coreIRsp_rValid <= 1'b1;\n",
      "      end\n",
      "      if(CachedInstructionBus_coreIRsp_s2mPipe_ready) begin\n",
      "        CachedInstructionBus_coreIRsp_rValid <= 1'b0;\n",
      "      end\n",
      "      if(CachedInstructionBus_cache_io_flush_cmd_ready) begin\n",
      "        t_io_flush_cmd_valid <= 1'b0;\n",
      "      end\n",
      "      if(when_InstructionBusExtension_l68) begin\n",
      "        if(execute1_inInst_ready) begin\n",
      "          t_io_flush_cmd_valid <= 1'b1;\n",
      "        end\n",
      "      end\n",
      "      if(t_4) begin\n",
      "        if(when_DebugExtension_l101) begin\n",
      "          case(switch_DebugExtension_l102)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "            7'h01 : begin\n",
      "              if(t_5) begin\n",
      "                prefetch_pc <= t_prefetch_pc;\n",
      "                prefetch_inc <= 1'b0;\n",
      "              end\n",
      "            end\n",
      "            7'h02 : begin\n",
      "              if(t_5) begin\n",
      "                fetch_outInst_rValid <= (! decode_inInst_fire_regNext);\n",
      "              end\n",
      "            end\n",
      "            default : begin\n",
      "            end\n",
      "          endcase\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(fetch_outInst_ready) begin\n",
      "      fetch_outInst_rData_pc <= fetch_outInst_payload_pc;\n",
      "      fetch_outInst_rData_instruction <= fetch_outInst_payload_instruction;\n",
      "      fetch_outInst_rData_branchCacheLine_pc <= fetch_outInst_payload_branchCacheLine_pc;\n",
      "      fetch_outInst_rData_branchCacheLine_history <= fetch_outInst_payload_branchCacheLine_history;\n",
      "    end\n",
      "    if(decode_outInst_ready) begin\n",
      "      decode_outInst_rData_pc <= decode_outInst_payload_pc;\n",
      "      decode_outInst_rData_instruction <= decode_outInst_payload_instruction;\n",
      "      decode_outInst_rData_ctrl_instVal <= decode_outInst_payload_ctrl_instVal;\n",
      "      decode_outInst_rData_ctrl_br <= decode_outInst_payload_ctrl_br;\n",
      "      decode_outInst_rData_ctrl_alu <= decode_outInst_payload_ctrl_alu;\n",
      "      decode_outInst_rData_ctrl_wb <= decode_outInst_payload_ctrl_wb;\n",
      "      decode_outInst_rData_ctrl_rfen <= decode_outInst_payload_ctrl_rfen;\n",
      "      decode_outInst_rData_ctrl_execute0AluBypass <= decode_outInst_payload_ctrl_execute0AluBypass;\n",
      "      decode_outInst_rData_ctrl_execute1AluBypass <= decode_outInst_payload_ctrl_execute1AluBypass;\n",
      "      decode_outInst_rData_ctrl_canInternalyStallWriteBack0 <= decode_outInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "      decode_outInst_rData_ctrl_men <= decode_outInst_payload_ctrl_men;\n",
      "      decode_outInst_rData_ctrl_m <= decode_outInst_payload_ctrl_m;\n",
      "      decode_outInst_rData_ctrl_msk <= decode_outInst_payload_ctrl_msk;\n",
      "      decode_outInst_rData_ctrl_extensionTag <= decode_outInst_payload_ctrl_extensionTag;\n",
      "      decode_outInst_rData_ctrl_fencei <= decode_outInst_payload_ctrl_fencei;\n",
      "      decode_outInst_rData_src0 <= decode_outInst_payload_src0;\n",
      "      decode_outInst_rData_src1 <= decode_outInst_payload_src1;\n",
      "      decode_outInst_rData_alu_op0 <= decode_outInst_payload_alu_op0;\n",
      "      decode_outInst_rData_alu_op1 <= decode_outInst_payload_alu_op1;\n",
      "      decode_outInst_rData_doSub <= decode_outInst_payload_doSub;\n",
      "      decode_outInst_rData_predictorHasBranch <= decode_outInst_payload_predictorHasBranch;\n",
      "      decode_outInst_rData_branchHistory_valid <= decode_outInst_payload_branchHistory_valid;\n",
      "      decode_outInst_rData_branchHistory_payload <= decode_outInst_payload_branchHistory_payload;\n",
      "    end\n",
      "    if(execute0_outInst_ready) begin\n",
      "      execute0_outInst_rData_pc <= execute0_outInst_payload_pc;\n",
      "      execute0_outInst_rData_instruction <= execute0_outInst_payload_instruction;\n",
      "      execute0_outInst_rData_ctrl_instVal <= execute0_outInst_payload_ctrl_instVal;\n",
      "      execute0_outInst_rData_ctrl_br <= execute0_outInst_payload_ctrl_br;\n",
      "      execute0_outInst_rData_ctrl_alu <= execute0_outInst_payload_ctrl_alu;\n",
      "      execute0_outInst_rData_ctrl_wb <= execute0_outInst_payload_ctrl_wb;\n",
      "      execute0_outInst_rData_ctrl_rfen <= execute0_outInst_payload_ctrl_rfen;\n",
      "      execute0_outInst_rData_ctrl_execute1AluBypass <= execute0_outInst_payload_ctrl_execute1AluBypass;\n",
      "      execute0_outInst_rData_ctrl_canInternalyStallWriteBack0 <= execute0_outInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "      execute0_outInst_rData_ctrl_msk <= execute0_outInst_payload_ctrl_msk;\n",
      "      execute0_outInst_rData_ctrl_extensionTag <= execute0_outInst_payload_ctrl_extensionTag;\n",
      "      execute0_outInst_rData_ctrl_fencei <= execute0_outInst_payload_ctrl_fencei;\n",
      "      execute0_outInst_rData_result <= execute0_outInst_payload_result;\n",
      "      execute0_outInst_rData_adder <= execute0_outInst_payload_adder;\n",
      "      execute0_outInst_rData_predictorHasBranch <= execute0_outInst_payload_predictorHasBranch;\n",
      "      execute0_outInst_rData_branchHistory_valid <= execute0_outInst_payload_branchHistory_valid;\n",
      "      execute0_outInst_rData_branchHistory_payload <= execute0_outInst_payload_branchHistory_payload;\n",
      "      execute0_outInst_rData_pcPlus4 <= execute0_outInst_payload_pcPlus4;\n",
      "      execute0_outInst_rData_pc_sel <= execute0_outInst_payload_pc_sel;\n",
      "      execute0_outInst_rData_unalignedMemoryAccessException <= execute0_outInst_payload_unalignedMemoryAccessException;\n",
      "      execute0_outInst_rData_needMemRsp <= execute0_outInst_payload_needMemRsp;\n",
      "    end\n",
      "    if(execute1_outInst_ready) begin\n",
      "      execute1_outInst_rData_pc <= execute1_outInst_payload_pc;\n",
      "      execute1_outInst_rData_instruction <= execute1_outInst_payload_instruction;\n",
      "      execute1_outInst_rData_ctrl_instVal <= execute1_outInst_payload_ctrl_instVal;\n",
      "      execute1_outInst_rData_ctrl_wb <= execute1_outInst_payload_ctrl_wb;\n",
      "      execute1_outInst_rData_ctrl_rfen <= execute1_outInst_payload_ctrl_rfen;\n",
      "      execute1_outInst_rData_ctrl_canInternalyStallWriteBack0 <= execute1_outInst_payload_ctrl_canInternalyStallWriteBack0;\n",
      "      execute1_outInst_rData_ctrl_msk <= execute1_outInst_payload_ctrl_msk;\n",
      "      execute1_outInst_rData_ctrl_extensionTag <= execute1_outInst_payload_ctrl_extensionTag;\n",
      "      execute1_outInst_rData_result <= execute1_outInst_payload_result;\n",
      "      execute1_outInst_rData_regFileAddress <= execute1_outInst_payload_regFileAddress;\n",
      "      execute1_outInst_rData_pcPlus4 <= execute1_outInst_payload_pcPlus4;\n",
      "      execute1_outInst_rData_unalignedMemoryAccessException <= execute1_outInst_payload_unalignedMemoryAccessException;\n",
      "      execute1_outInst_rData_needMemRsp <= execute1_outInst_payload_needMemRsp;\n",
      "    end\n",
      "    if(writeBack_outInst_ready) begin\n",
      "      writeBack_outInst_rData_addr <= writeBack_outInst_payload_addr;\n",
      "      writeBack_outInst_rData_data <= writeBack_outInst_payload_data;\n",
      "    end\n",
      "    if(execute0_outInst_ready) begin\n",
      "      MulExtension_s2_mul_ll <= MulExtension_s1_mul_ll;\n",
      "    end\n",
      "    if(execute0_outInst_ready) begin\n",
      "      MulExtension_s2_mul_lh <= MulExtension_s1_mul_lh;\n",
      "    end\n",
      "    if(execute0_outInst_ready) begin\n",
      "      MulExtension_s2_mul_hl <= MulExtension_s1_mul_hl;\n",
      "    end\n",
      "    if(execute0_outInst_ready) begin\n",
      "      MulExtension_s2_mul_hh <= MulExtension_s1_mul_hh;\n",
      "    end\n",
      "    if(execute1_outInst_ready) begin\n",
      "      MulExtension_s3_low <= MulExtension_s2_low;\n",
      "    end\n",
      "    if(execute1_outInst_ready) begin\n",
      "      MulExtension_s3_mul_hh <= MulExtension_s2_mul_hh;\n",
      "    end\n",
      "    DivExtension_rsp <= (execute1_inInst_payload_instruction[13] ? DivExtension_divider_io_rsp_payload_remainder : DivExtension_divider_io_rsp_payload_quotient);\n",
      "    if(execute0_outInst_ready) begin\n",
      "      BarrelShifterFullExtension_s2_shiftRight <= BarrelShifterFullExtension_s1_shiftRight;\n",
      "    end\n",
      "    if(when_SimpleInterruptExtension_l34) begin\n",
      "      t_SimpleInterrupExtension_irqValue <= writeBack_irq_masked[1];\n",
      "    end\n",
      "    if(when_SimpleInterruptExtension_l38) begin\n",
      "      if(when_SimpleInterruptExtension_l39) begin\n",
      "        SimpleInterrupExtension_exitPc <= writeBack_inInst_payload_pc;\n",
      "      end else begin\n",
      "        if(t_3) begin\n",
      "          if(when_SimpleInterruptExtension_l48) begin\n",
      "            SimpleInterrupExtension_exitPc <= decode_inInst_payload_pc;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    if(CachedInstructionBus_coreIRsp_ready) begin\n",
      "      CachedInstructionBus_coreIRsp_rData_instruction <= CachedInstructionBus_coreIRsp_payload_instruction;\n",
      "      CachedInstructionBus_coreIRsp_rData_pc <= CachedInstructionBus_coreIRsp_payload_pc;\n",
      "      CachedInstructionBus_coreIRsp_rData_branchCacheLine_pc <= CachedInstructionBus_coreIRsp_payload_branchCacheLine_pc;\n",
      "      CachedInstructionBus_coreIRsp_rData_branchCacheLine_history <= CachedInstructionBus_coreIRsp_payload_branchCacheLine_history;\n",
      "    end\n",
      "    if(t_4) begin\n",
      "      if(when_DebugExtension_l101) begin\n",
      "        case(switch_DebugExtension_l102)\n",
      "          7'h02 : begin\n",
      "            if(t_5) begin\n",
      "              fetch_outInst_rData_instruction <= t_prefetch_pc;\n",
      "            end\n",
      "          end\n",
      "          default : begin\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    t_3 <= ((writeBack_irq_masked & (~ 8'h02)) != 8'h0);\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    DebugExtension_readRegFileReg <= 1'b0;\n",
      "    DebugExtension_flushIt <= 1'b0;\n",
      "    iCmd_valid_regNext <= iCmd_valid;\n",
      "    DebugExtension_isPipActive <= (((((iCmd_valid_regNext || (fetch_pendingPrefetch_value != 2'b00)) || decode_inInst_valid) || execute0_inInst_valid) || execute1_inInst_valid) || writeBack_inInst_valid);\n",
      "    DebugExtension_isPipActive_regNext <= DebugExtension_isPipActive;\n",
      "    if(t_4) begin\n",
      "      if(when_DebugExtension_l101) begin\n",
      "        case(switch_DebugExtension_l102)\n",
      "          7'h0 : begin\n",
      "            if(t_5) begin\n",
      "              DebugExtension_flushIt <= t_prefetch_pc[2];\n",
      "            end else begin\n",
      "              DebugExtension_busReadDataReg[0] <= DebugExtension_resetIt;\n",
      "              DebugExtension_busReadDataReg[1] <= DebugExtension_haltIt;\n",
      "              DebugExtension_busReadDataReg[2] <= DebugExtension_isPipBusy;\n",
      "              DebugExtension_busReadDataReg[3] <= DebugExtension_isInBreakpoint;\n",
      "              DebugExtension_busReadDataReg[4] <= DebugExtension_stepIt;\n",
      "              DebugExtension_busReadDataReg[5] <= prefetch_inc;\n",
      "            end\n",
      "          end\n",
      "          7'h01 : begin\n",
      "            if(!t_5) begin\n",
      "              if(DebugExtension_isInBreakpoint) begin\n",
      "                DebugExtension_busReadDataReg <= writeBack_inInst_payload_pc;\n",
      "              end else begin\n",
      "                DebugExtension_busReadDataReg <= prefetch_pc;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "          default : begin\n",
      "          end\n",
      "        endcase\n",
      "      end else begin\n",
      "        if(!t_5) begin\n",
      "          DebugExtension_readRegFileReg <= 1'b1;\n",
      "        end\n",
      "      end\n",
      "    end\n",
      "    DebugExtension_resetIt_regNext <= DebugExtension_resetIt;\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk or negedge io_debugResetIn) begin\n",
      "    if(!io_debugResetIn) begin\n",
      "      DebugExtension_resetIt <= 1'b0;\n",
      "      DebugExtension_haltIt <= 1'b0;\n",
      "      DebugExtension_stepIt <= 1'b0;\n",
      "    end else begin\n",
      "      if(t_4) begin\n",
      "        if(when_DebugExtension_l101) begin\n",
      "          case(switch_DebugExtension_l102)\n",
      "            7'h0 : begin\n",
      "              if(t_5) begin\n",
      "                DebugExtension_stepIt <= t_prefetch_pc[4];\n",
      "                if(when_DebugExtension_l107) begin\n",
      "                  DebugExtension_resetIt <= 1'b1;\n",
      "                end\n",
      "                if(when_DebugExtension_l108) begin\n",
      "                  DebugExtension_haltIt <= 1'b1;\n",
      "                end\n",
      "                if(when_DebugExtension_l109) begin\n",
      "                  DebugExtension_resetIt <= 1'b0;\n",
      "                end\n",
      "                if(when_DebugExtension_l110) begin\n",
      "                  DebugExtension_haltIt <= 1'b0;\n",
      "                end\n",
      "              end\n",
      "            end\n",
      "            default : begin\n",
      "            end\n",
      "          endcase\n",
      "        end\n",
      "      end\n",
      "      if(when_DebugExtension_l178) begin\n",
      "        DebugExtension_haltIt <= 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk or negedge io_debugResetIn) begin\n",
      "    if(!io_debugResetIn) begin\n",
      "      decode_inInst_fire_regNext <= 1'b0;\n",
      "    end else begin\n",
      "      decode_inInst_fire_regNext <= decode_inInst_fire;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_7 (\n",
      "  input               io_dataIn,\n",
      "  output              io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               toplevel_resetCtrl_vgaReset_syncronized\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk or negedge toplevel_resetCtrl_vgaReset_syncronized) begin\n",
      "    if(!toplevel_resetCtrl_vgaReset_syncronized) begin\n",
      "      buffers_0 <= 1'b0;\n",
      "      buffers_1 <= 1'b0;\n",
      "    end else begin\n",
      "      buffers_0 <= io_dataIn;\n",
      "      buffers_1 <= buffers_0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_6 (\n",
      "  input               io_dataIn,\n",
      "  output              io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_vgaReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_vgaReset) begin\n",
      "    if(!resetCtrl_vgaReset) begin\n",
      "      buffers_0 <= 1'b0;\n",
      "      buffers_1 <= 1'b0;\n",
      "    end else begin\n",
      "      buffers_0 <= io_dataIn;\n",
      "      buffers_1 <= buffers_0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_5 (\n",
      "  input      [6:0]    io_dataIn,\n",
      "  output     [6:0]    io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg        [6:0]    buffers_0;\n",
      "  (* async_reg = \"true\" *) reg        [6:0]    buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    buffers_0 <= io_dataIn;\n",
      "    buffers_1 <= buffers_0;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamFifoCC (\n",
      "  input               io_push_valid,\n",
      "  output              io_push_ready,\n",
      "  input               io_push_payload_last,\n",
      "  input      [31:0]   io_push_payload_fragment,\n",
      "  output              io_pop_valid,\n",
      "  input               io_pop_ready,\n",
      "  output              io_pop_payload_last,\n",
      "  output     [31:0]   io_pop_payload_fragment,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset,\n",
      "  input               io_vgaClk\n",
      ");\n",
      "\n",
      "  reg        [32:0]   t_ram_port1;\n",
      "  wire       [9:0]    popToPushGray_buffercc_io_dataOut;\n",
      "  wire                bufferCC_14_io_dataOut;\n",
      "  wire       [9:0]    pushToPopGray_buffercc_io_dataOut;\n",
      "  wire       [9:0]    t_pushCC_pushPtrGray;\n",
      "  wire       [8:0]    t_ram_port;\n",
      "  wire       [32:0]   t_ram_port_1;\n",
      "  wire       [9:0]    t_popCC_popPtrGray;\n",
      "  wire       [8:0]    t_ram_port_2;\n",
      "  wire                t_ram_port_3;\n",
      "  wire       [8:0]    t_t_io_pop_payload_last_1;\n",
      "  wire                t_t_io_pop_payload_last_1_1;\n",
      "  reg                 t_1;\n",
      "  wire       [9:0]    popToPushGray;\n",
      "  wire       [9:0]    pushToPopGray;\n",
      "  reg        [9:0]    pushCC_pushPtr;\n",
      "  wire       [9:0]    pushCC_pushPtrPlus;\n",
      "  wire                io_push_fire;\n",
      "  reg        [9:0]    pushCC_pushPtrGray;\n",
      "  wire       [9:0]    pushCC_popPtrGray;\n",
      "  wire                pushCC_full;\n",
      "  wire                io_push_fire_1;\n",
      "  wire                toplevel_resetCtrl_axiReset_syncronized;\n",
      "  reg        [9:0]    popCC_popPtr;\n",
      "  wire       [9:0]    popCC_popPtrPlus;\n",
      "  wire                io_pop_fire;\n",
      "  reg        [9:0]    popCC_popPtrGray;\n",
      "  wire       [9:0]    popCC_pushPtrGray;\n",
      "  wire                popCC_empty;\n",
      "  wire                io_pop_fire_1;\n",
      "  wire       [9:0]    t_io_pop_payload_last;\n",
      "  wire       [32:0]   t_io_pop_payload_last_1;\n",
      "  wire                io_pop_fire_2;\n",
      "  reg [32:0] ram [0:511];\n",
      "\n",
      "  assign t_pushCC_pushPtrGray = (pushCC_pushPtrPlus >>> 1'b1);\n",
      "  assign t_ram_port = pushCC_pushPtr[8:0];\n",
      "  assign t_popCC_popPtrGray = (popCC_popPtrPlus >>> 1'b1);\n",
      "  assign t_t_io_pop_payload_last_1 = t_io_pop_payload_last[8:0];\n",
      "  assign t_ram_port_1 = {io_push_payload_fragment,io_push_payload_last};\n",
      "  assign t_t_io_pop_payload_last_1_1 = 1'b1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n",
      "      ram[t_ram_port] <= t_ram_port_1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_vgaClk) begin\n",
      "    if(t_t_io_pop_payload_last_1_1) begin\n",
      "      t_ram_port1 <= ram[t_t_io_pop_payload_last_1];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  BufferCC_2 popToPushGray_buffercc (\n",
      "    .io_dataIn             (popToPushGray[9:0]                      ), //i\n",
      "    .io_dataOut            (popToPushGray_buffercc_io_dataOut[9:0]  ), //o\n",
      "    .io_axiClk             (io_axiClk                               ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                      )  //i\n",
      "  );\n",
      "  BufferCC_3 bufferCC_14 (\n",
      "    .io_dataIn             (1'b1                    ), //i\n",
      "    .io_dataOut            (bufferCC_14_io_dataOut  ), //o\n",
      "    .io_vgaClk             (io_vgaClk               ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset      )  //i\n",
      "  );\n",
      "  BufferCC_4 pushToPopGray_buffercc (\n",
      "    .io_dataIn                                  (pushToPopGray[9:0]                       ), //i\n",
      "    .io_dataOut                                 (pushToPopGray_buffercc_io_dataOut[9:0]   ), //o\n",
      "    .io_vgaClk                                  (io_vgaClk                                ), //i\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .toplevel_resetCtrl_axiReset_syncronized    (toplevel_resetCtrl_axiReset_syncronized  )  //i\n",
      "  );\n",
      "  always @(*) begin\n",
      "    t_1 = 1'b0;\n",
      "    if(io_push_fire_1) begin\n",
      "      t_1 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign pushCC_pushPtrPlus = (pushCC_pushPtr + 10'h001);\n",
      "  assign io_push_fire = (io_push_valid && io_push_ready);\n",
      "  assign pushCC_popPtrGray = popToPushGray_buffercc_io_dataOut;\n",
      "  assign pushCC_full = ((pushCC_pushPtrGray[9 : 8] == (~ pushCC_popPtrGray[9 : 8])) && (pushCC_pushPtrGray[7 : 0] == pushCC_popPtrGray[7 : 0]));\n",
      "  assign io_push_ready = (! pushCC_full);\n",
      "  assign io_push_fire_1 = (io_push_valid && io_push_ready);\n",
      "  assign toplevel_resetCtrl_axiReset_syncronized = bufferCC_14_io_dataOut;\n",
      "  assign popCC_popPtrPlus = (popCC_popPtr + 10'h001);\n",
      "  assign io_pop_fire = (io_pop_valid && io_pop_ready);\n",
      "  assign popCC_pushPtrGray = pushToPopGray_buffercc_io_dataOut;\n",
      "  assign popCC_empty = (popCC_popPtrGray == popCC_pushPtrGray);\n",
      "  assign io_pop_valid = (! popCC_empty);\n",
      "  assign io_pop_fire_1 = (io_pop_valid && io_pop_ready);\n",
      "  assign t_io_pop_payload_last = (io_pop_fire_1 ? popCC_popPtrPlus : popCC_popPtr);\n",
      "  assign t_io_pop_payload_last_1 = t_ram_port1;\n",
      "  assign io_pop_payload_last = t_io_pop_payload_last_1[0];\n",
      "  assign io_pop_payload_fragment = t_io_pop_payload_last_1[32 : 1];\n",
      "  assign io_pop_fire_2 = (io_pop_valid && io_pop_ready);\n",
      "  assign pushToPopGray = pushCC_pushPtrGray;\n",
      "  assign popToPushGray = popCC_popPtrGray;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pushCC_pushPtr <= 10'h0;\n",
      "      pushCC_pushPtrGray <= 10'h0;\n",
      "    end else begin\n",
      "      if(io_push_fire) begin\n",
      "        pushCC_pushPtrGray <= (t_pushCC_pushPtrGray ^ pushCC_pushPtrPlus);\n",
      "      end\n",
      "      if(io_push_fire_1) begin\n",
      "        pushCC_pushPtr <= pushCC_pushPtrPlus;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_vgaClk or negedge toplevel_resetCtrl_axiReset_syncronized) begin\n",
      "    if(!toplevel_resetCtrl_axiReset_syncronized) begin\n",
      "      popCC_popPtr <= 10'h0;\n",
      "      popCC_popPtrGray <= 10'h0;\n",
      "    end else begin\n",
      "      if(io_pop_fire) begin\n",
      "        popCC_popPtrGray <= (t_popCC_popPtrGray ^ popCC_popPtrPlus);\n",
      "      end\n",
      "      if(io_pop_fire_2) begin\n",
      "        popCC_popPtr <= popCC_popPtrPlus;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module UartCtrlRx (\n",
      "  input      [2:0]    io_configFrame_dataLength,\n",
      "  input      [0:0]    io_configFrame_stop,\n",
      "  input      [1:0]    io_configFrame_parity,\n",
      "  input               io_samplingTick,\n",
      "  output              io_read_valid,\n",
      "  output     [7:0]    io_read_payload,\n",
      "  input               io_rxd,\n",
      "  output reg          io_error,\n",
      "  output              io_break,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam UartStopType_ONE = 1'd0;\n",
      "  localparam UartStopType_TWO = 1'd1;\n",
      "  localparam UartParityType_NONE = 2'd0;\n",
      "  localparam UartParityType_EVEN = 2'd1;\n",
      "  localparam UartParityType_ODD = 2'd2;\n",
      "  localparam UartCtrlRxState_IDLE = 3'd0;\n",
      "  localparam UartCtrlRxState_START = 3'd1;\n",
      "  localparam UartCtrlRxState_DATA = 3'd2;\n",
      "  localparam UartCtrlRxState_PARITY = 3'd3;\n",
      "  localparam UartCtrlRxState_STOP = 3'd4;\n",
      "\n",
      "  wire                io_rxd_buffercc_io_dataOut;\n",
      "  wire                t_sampler_value;\n",
      "  wire                t_sampler_value_1;\n",
      "  wire                t_sampler_value_2;\n",
      "  wire                t_sampler_value_3;\n",
      "  wire                t_sampler_value_4;\n",
      "  wire                t_sampler_value_5;\n",
      "  wire                t_sampler_value_6;\n",
      "  wire       [2:0]    t_when_UartCtrlRx_l139;\n",
      "  wire       [0:0]    t_when_UartCtrlRx_l139_1;\n",
      "  wire                sampler_synchroniser;\n",
      "  wire                sampler_samples_0;\n",
      "  reg                 sampler_samples_1;\n",
      "  reg                 sampler_samples_2;\n",
      "  reg                 sampler_samples_3;\n",
      "  reg                 sampler_samples_4;\n",
      "  reg                 sampler_value;\n",
      "  reg                 sampler_tick;\n",
      "  reg        [2:0]    bitTimer_counter;\n",
      "  reg                 bitTimer_tick;\n",
      "  wire                when_UartCtrlRx_l43;\n",
      "  reg        [2:0]    bitCounter_value;\n",
      "  reg        [6:0]    break_counter;\n",
      "  wire                break_valid;\n",
      "  wire                when_UartCtrlRx_l69;\n",
      "  reg        [2:0]    stateMachine_state;\n",
      "  reg                 stateMachine_parity;\n",
      "  reg        [7:0]    stateMachine_shifter;\n",
      "  reg                 stateMachine_validReg;\n",
      "  wire                when_UartCtrlRx_l93;\n",
      "  wire                when_UartCtrlRx_l103;\n",
      "  wire                when_UartCtrlRx_l111;\n",
      "  wire                when_UartCtrlRx_l113;\n",
      "  wire                when_UartCtrlRx_l125;\n",
      "  wire                when_UartCtrlRx_l136;\n",
      "  wire                when_UartCtrlRx_l139;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [23:0] io_configFrame_stop_string;\n",
      "  reg [31:0] io_configFrame_parity_string;\n",
      "  reg [47:0] stateMachine_state_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  assign t_when_UartCtrlRx_l139_1 = ((io_configFrame_stop == UartStopType_ONE) ? 1'b0 : 1'b1);\n",
      "  assign t_when_UartCtrlRx_l139 = {2'd0, t_when_UartCtrlRx_l139_1};\n",
      "  assign t_sampler_value = ((((1'b0 || ((t_sampler_value_1 && sampler_samples_1) && sampler_samples_2)) || (((t_sampler_value_2 && sampler_samples_0) && sampler_samples_1) && sampler_samples_3)) || (((1'b1 && sampler_samples_0) && sampler_samples_2) && sampler_samples_3)) || (((1'b1 && sampler_samples_1) && sampler_samples_2) && sampler_samples_3));\n",
      "  assign t_sampler_value_3 = (((1'b1 && sampler_samples_0) && sampler_samples_1) && sampler_samples_4);\n",
      "  assign t_sampler_value_4 = ((1'b1 && sampler_samples_0) && sampler_samples_2);\n",
      "  assign t_sampler_value_5 = (1'b1 && sampler_samples_1);\n",
      "  assign t_sampler_value_6 = 1'b1;\n",
      "  assign t_sampler_value_1 = (1'b1 && sampler_samples_0);\n",
      "  assign t_sampler_value_2 = 1'b1;\n",
      "  BufferCC_1 io_rxd_buffercc (\n",
      "    .io_dataIn             (io_rxd                      ), //i\n",
      "    .io_dataOut            (io_rxd_buffercc_io_dataOut  ), //o\n",
      "    .io_axiClk             (io_axiClk                   ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset          )  //i\n",
      "  );\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(io_configFrame_stop)\n",
      "      UartStopType_ONE : io_configFrame_stop_string = \"ONE\";\n",
      "      UartStopType_TWO : io_configFrame_stop_string = \"TWO\";\n",
      "      default : io_configFrame_stop_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(io_configFrame_parity)\n",
      "      UartParityType_NONE : io_configFrame_parity_string = \"NONE\";\n",
      "      UartParityType_EVEN : io_configFrame_parity_string = \"EVEN\";\n",
      "      UartParityType_ODD : io_configFrame_parity_string = \"ODD \";\n",
      "      default : io_configFrame_parity_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(stateMachine_state)\n",
      "      UartCtrlRxState_IDLE : stateMachine_state_string = \"IDLE  \";\n",
      "      UartCtrlRxState_START : stateMachine_state_string = \"START \";\n",
      "      UartCtrlRxState_DATA : stateMachine_state_string = \"DATA  \";\n",
      "      UartCtrlRxState_PARITY : stateMachine_state_string = \"PARITY\";\n",
      "      UartCtrlRxState_STOP : stateMachine_state_string = \"STOP  \";\n",
      "      default : stateMachine_state_string = \"??????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  always @(*) begin\n",
      "    io_error = 1'b0;\n",
      "    case(stateMachine_state)\n",
      "      UartCtrlRxState_IDLE : begin\n",
      "      end\n",
      "      UartCtrlRxState_START : begin\n",
      "      end\n",
      "      UartCtrlRxState_DATA : begin\n",
      "      end\n",
      "      UartCtrlRxState_PARITY : begin\n",
      "        if(bitTimer_tick) begin\n",
      "          if(!when_UartCtrlRx_l125) begin\n",
      "            io_error = 1'b1;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "        if(bitTimer_tick) begin\n",
      "          if(when_UartCtrlRx_l136) begin\n",
      "            io_error = 1'b1;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign sampler_synchroniser = io_rxd_buffercc_io_dataOut;\n",
      "  assign sampler_samples_0 = sampler_synchroniser;\n",
      "  always @(*) begin\n",
      "    bitTimer_tick = 1'b0;\n",
      "    if(sampler_tick) begin\n",
      "      if(when_UartCtrlRx_l43) begin\n",
      "        bitTimer_tick = 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_UartCtrlRx_l43 = (bitTimer_counter == 3'b000);\n",
      "  assign break_valid = (break_counter == 7'h68);\n",
      "  assign when_UartCtrlRx_l69 = (io_samplingTick && (! break_valid));\n",
      "  assign io_break = break_valid;\n",
      "  assign io_read_valid = stateMachine_validReg;\n",
      "  assign when_UartCtrlRx_l93 = ((sampler_tick && (! sampler_value)) && (! break_valid));\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign when_UartCtrlRx_l103 = (sampler_value == 1'b1);\n",
      "  assign when_UartCtrlRx_l111 = (bitCounter_value == io_configFrame_dataLength);\n",
      "  assign when_UartCtrlRx_l113 = (io_configFrame_parity == UartParityType_NONE);\n",
      "  assign when_UartCtrlRx_l125 = (stateMachine_parity == sampler_value);\n",
      "  assign when_UartCtrlRx_l136 = (! sampler_value);\n",
      "  assign when_UartCtrlRx_l139 = (bitCounter_value == t_when_UartCtrlRx_l139);\n",
      "  assign io_read_payload = stateMachine_shifter;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      sampler_samples_1 <= 1'b1;\n",
      "      sampler_samples_2 <= 1'b1;\n",
      "      sampler_samples_3 <= 1'b1;\n",
      "      sampler_samples_4 <= 1'b1;\n",
      "      sampler_value <= 1'b1;\n",
      "      sampler_tick <= 1'b0;\n",
      "      break_counter <= 7'h0;\n",
      "      stateMachine_state <= UartCtrlRxState_IDLE;\n",
      "      stateMachine_validReg <= 1'b0;\n",
      "    end else begin\n",
      "      if(io_samplingTick) begin\n",
      "        sampler_samples_1 <= sampler_samples_0;\n",
      "      end\n",
      "      if(io_samplingTick) begin\n",
      "        sampler_samples_2 <= sampler_samples_1;\n",
      "      end\n",
      "      if(io_samplingTick) begin\n",
      "        sampler_samples_3 <= sampler_samples_2;\n",
      "      end\n",
      "      if(io_samplingTick) begin\n",
      "        sampler_samples_4 <= sampler_samples_3;\n",
      "      end\n",
      "      sampler_value <= ((((((t_sampler_value || t_sampler_value_3) || (t_sampler_value_4 && sampler_samples_4)) || ((t_sampler_value_5 && sampler_samples_2) && sampler_samples_4)) || (((t_sampler_value_6 && sampler_samples_0) && sampler_samples_3) && sampler_samples_4)) || (((1'b1 && sampler_samples_1) && sampler_samples_3) && sampler_samples_4)) || (((1'b1 && sampler_samples_2) && sampler_samples_3) && sampler_samples_4));\n",
      "      sampler_tick <= io_samplingTick;\n",
      "      if(sampler_value) begin\n",
      "        break_counter <= 7'h0;\n",
      "      end else begin\n",
      "        if(when_UartCtrlRx_l69) begin\n",
      "          break_counter <= (break_counter + 7'h01);\n",
      "        end\n",
      "      end\n",
      "      stateMachine_validReg <= 1'b0;\n",
      "      case(stateMachine_state)\n",
      "        UartCtrlRxState_IDLE : begin\n",
      "          if(when_UartCtrlRx_l93) begin\n",
      "            stateMachine_state <= UartCtrlRxState_START;\n",
      "          end\n",
      "        end\n",
      "        UartCtrlRxState_START : begin\n",
      "          if(bitTimer_tick) begin\n",
      "            stateMachine_state <= UartCtrlRxState_DATA;\n",
      "            if(when_UartCtrlRx_l103) begin\n",
      "              stateMachine_state <= UartCtrlRxState_IDLE;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "        UartCtrlRxState_DATA : begin\n",
      "          if(bitTimer_tick) begin\n",
      "            if(when_UartCtrlRx_l111) begin\n",
      "              if(when_UartCtrlRx_l113) begin\n",
      "                stateMachine_state <= UartCtrlRxState_STOP;\n",
      "                stateMachine_validReg <= 1'b1;\n",
      "              end else begin\n",
      "                stateMachine_state <= UartCtrlRxState_PARITY;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "        UartCtrlRxState_PARITY : begin\n",
      "          if(bitTimer_tick) begin\n",
      "            if(when_UartCtrlRx_l125) begin\n",
      "              stateMachine_state <= UartCtrlRxState_STOP;\n",
      "              stateMachine_validReg <= 1'b1;\n",
      "            end else begin\n",
      "              stateMachine_state <= UartCtrlRxState_IDLE;\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "          if(bitTimer_tick) begin\n",
      "            if(when_UartCtrlRx_l136) begin\n",
      "              stateMachine_state <= UartCtrlRxState_IDLE;\n",
      "            end else begin\n",
      "              if(when_UartCtrlRx_l139) begin\n",
      "                stateMachine_state <= UartCtrlRxState_IDLE;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      endcase\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(sampler_tick) begin\n",
      "      bitTimer_counter <= (bitTimer_counter - 3'b001);\n",
      "    end\n",
      "    if(bitTimer_tick) begin\n",
      "      bitCounter_value <= (bitCounter_value + 3'b001);\n",
      "    end\n",
      "    if(bitTimer_tick) begin\n",
      "      stateMachine_parity <= (stateMachine_parity ^ sampler_value);\n",
      "    end\n",
      "    case(stateMachine_state)\n",
      "      UartCtrlRxState_IDLE : begin\n",
      "        if(when_UartCtrlRx_l93) begin\n",
      "          bitTimer_counter <= 3'b010;\n",
      "        end\n",
      "      end\n",
      "      UartCtrlRxState_START : begin\n",
      "        if(bitTimer_tick) begin\n",
      "          bitCounter_value <= 3'b000;\n",
      "          stateMachine_parity <= (io_configFrame_parity == UartParityType_ODD);\n",
      "        end\n",
      "      end\n",
      "      UartCtrlRxState_DATA : begin\n",
      "        if(bitTimer_tick) begin\n",
      "          stateMachine_shifter[bitCounter_value] <= sampler_value;\n",
      "          if(when_UartCtrlRx_l111) begin\n",
      "            bitCounter_value <= 3'b000;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      UartCtrlRxState_PARITY : begin\n",
      "        if(bitTimer_tick) begin\n",
      "          bitCounter_value <= 3'b000;\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module UartCtrlTx (\n",
      "  input      [2:0]    io_configFrame_dataLength,\n",
      "  input      [0:0]    io_configFrame_stop,\n",
      "  input      [1:0]    io_configFrame_parity,\n",
      "  input               io_samplingTick,\n",
      "  input               io_write_valid,\n",
      "  output reg          io_write_ready,\n",
      "  input      [7:0]    io_write_payload,\n",
      "  input               io_cts,\n",
      "  output              io_txd,\n",
      "  input               io_break,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "  localparam UartStopType_ONE = 1'd0;\n",
      "  localparam UartStopType_TWO = 1'd1;\n",
      "  localparam UartParityType_NONE = 2'd0;\n",
      "  localparam UartParityType_EVEN = 2'd1;\n",
      "  localparam UartParityType_ODD = 2'd2;\n",
      "  localparam UartCtrlTxState_IDLE = 3'd0;\n",
      "  localparam UartCtrlTxState_START = 3'd1;\n",
      "  localparam UartCtrlTxState_DATA = 3'd2;\n",
      "  localparam UartCtrlTxState_PARITY = 3'd3;\n",
      "  localparam UartCtrlTxState_STOP = 3'd4;\n",
      "\n",
      "  wire       [2:0]    t_clockDivider_counter_valueNext;\n",
      "  wire       [0:0]    t_clockDivider_counter_valueNext_1;\n",
      "  wire       [2:0]    t_when_UartCtrlTx_l93;\n",
      "  wire       [0:0]    t_when_UartCtrlTx_l93_1;\n",
      "  reg                 clockDivider_counter_willIncrement;\n",
      "  wire                clockDivider_counter_willClear;\n",
      "  reg        [2:0]    clockDivider_counter_valueNext;\n",
      "  reg        [2:0]    clockDivider_counter_value;\n",
      "  wire                clockDivider_counter_willOverflowIfInc;\n",
      "  wire                clockDivider_counter_willOverflow;\n",
      "  reg        [2:0]    tickCounter_value;\n",
      "  reg        [2:0]    stateMachine_state;\n",
      "  reg                 stateMachine_parity;\n",
      "  reg                 stateMachine_txd;\n",
      "  wire                when_UartCtrlTx_l58;\n",
      "  wire                when_UartCtrlTx_l73;\n",
      "  wire                when_UartCtrlTx_l76;\n",
      "  wire                when_UartCtrlTx_l93;\n",
      "  reg                 t_io_txd;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [23:0] io_configFrame_stop_string;\n",
      "  reg [31:0] io_configFrame_parity_string;\n",
      "  reg [47:0] stateMachine_state_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  assign t_clockDivider_counter_valueNext_1 = clockDivider_counter_willIncrement;\n",
      "  assign t_clockDivider_counter_valueNext = {2'd0, t_clockDivider_counter_valueNext_1};\n",
      "  assign t_when_UartCtrlTx_l93_1 = ((io_configFrame_stop == UartStopType_ONE) ? 1'b0 : 1'b1);\n",
      "  assign t_when_UartCtrlTx_l93 = {2'd0, t_when_UartCtrlTx_l93_1};\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(io_configFrame_stop)\n",
      "      UartStopType_ONE : io_configFrame_stop_string = \"ONE\";\n",
      "      UartStopType_TWO : io_configFrame_stop_string = \"TWO\";\n",
      "      default : io_configFrame_stop_string = \"???\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(io_configFrame_parity)\n",
      "      UartParityType_NONE : io_configFrame_parity_string = \"NONE\";\n",
      "      UartParityType_EVEN : io_configFrame_parity_string = \"EVEN\";\n",
      "      UartParityType_ODD : io_configFrame_parity_string = \"ODD \";\n",
      "      default : io_configFrame_parity_string = \"????\";\n",
      "    endcase\n",
      "  end\n",
      "  always @(*) begin\n",
      "    case(stateMachine_state)\n",
      "      UartCtrlTxState_IDLE : stateMachine_state_string = \"IDLE  \";\n",
      "      UartCtrlTxState_START : stateMachine_state_string = \"START \";\n",
      "      UartCtrlTxState_DATA : stateMachine_state_string = \"DATA  \";\n",
      "      UartCtrlTxState_PARITY : stateMachine_state_string = \"PARITY\";\n",
      "      UartCtrlTxState_STOP : stateMachine_state_string = \"STOP  \";\n",
      "      default : stateMachine_state_string = \"??????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  always @(*) begin\n",
      "    clockDivider_counter_willIncrement = 1'b0;\n",
      "    if(io_samplingTick) begin\n",
      "      clockDivider_counter_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign clockDivider_counter_willClear = 1'b0;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign clockDivider_counter_willOverflowIfInc = (clockDivider_counter_value == 3'b111);\n",
      "  assign clockDivider_counter_willOverflow = (clockDivider_counter_willOverflowIfInc && clockDivider_counter_willIncrement);\n",
      "  always @(*) begin\n",
      "    clockDivider_counter_valueNext = (clockDivider_counter_value + t_clockDivider_counter_valueNext);\n",
      "    if(clockDivider_counter_willClear) begin\n",
      "      clockDivider_counter_valueNext = 3'b000;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    stateMachine_txd = 1'b1;\n",
      "    io_write_ready = io_break;\n",
      "    case(stateMachine_state)\n",
      "      UartCtrlTxState_IDLE : begin\n",
      "      end\n",
      "      UartCtrlTxState_START : begin\n",
      "        stateMachine_txd = 1'b0;\n",
      "      end\n",
      "      UartCtrlTxState_DATA : begin\n",
      "        stateMachine_txd = io_write_payload[tickCounter_value];\n",
      "        if(clockDivider_counter_willOverflow) begin\n",
      "          if(when_UartCtrlTx_l73) begin\n",
      "            io_write_ready = 1'b1;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      UartCtrlTxState_PARITY : begin\n",
      "        stateMachine_txd = stateMachine_parity;\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign when_UartCtrlTx_l58 = ((io_write_valid && (! io_cts)) && clockDivider_counter_willOverflow);\n",
      "  assign when_UartCtrlTx_l73 = (tickCounter_value == io_configFrame_dataLength);\n",
      "  assign when_UartCtrlTx_l76 = (io_configFrame_parity == UartParityType_NONE);\n",
      "  assign when_UartCtrlTx_l93 = (tickCounter_value == t_when_UartCtrlTx_l93);\n",
      "  assign io_txd = t_io_txd;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      clockDivider_counter_value <= 3'b000;\n",
      "      stateMachine_state <= UartCtrlTxState_IDLE;\n",
      "      t_io_txd <= 1'b1;\n",
      "    end else begin\n",
      "      clockDivider_counter_value <= clockDivider_counter_valueNext;\n",
      "      case(stateMachine_state)\n",
      "        UartCtrlTxState_IDLE : begin\n",
      "          if(when_UartCtrlTx_l58) begin\n",
      "            stateMachine_state <= UartCtrlTxState_START;\n",
      "          end\n",
      "        end\n",
      "        UartCtrlTxState_START : begin\n",
      "          if(clockDivider_counter_willOverflow) begin\n",
      "            stateMachine_state <= UartCtrlTxState_DATA;\n",
      "          end\n",
      "        end\n",
      "        UartCtrlTxState_DATA : begin\n",
      "          if(clockDivider_counter_willOverflow) begin\n",
      "            if(when_UartCtrlTx_l73) begin\n",
      "              if(when_UartCtrlTx_l76) begin\n",
      "                stateMachine_state <= UartCtrlTxState_STOP;\n",
      "              end else begin\n",
      "                stateMachine_state <= UartCtrlTxState_PARITY;\n",
      "              end\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "        UartCtrlTxState_PARITY : begin\n",
      "          if(clockDivider_counter_willOverflow) begin\n",
      "            stateMachine_state <= UartCtrlTxState_STOP;\n",
      "          end\n",
      "        end\n",
      "        default : begin\n",
      "          if(clockDivider_counter_willOverflow) begin\n",
      "            if(when_UartCtrlTx_l93) begin\n",
      "              stateMachine_state <= (io_write_valid ? UartCtrlTxState_START : UartCtrlTxState_IDLE);\n",
      "            end\n",
      "          end\n",
      "        end\n",
      "      endcase\n",
      "      t_io_txd <= (stateMachine_txd && (! io_break));\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(clockDivider_counter_willOverflow) begin\n",
      "      tickCounter_value <= (tickCounter_value + 3'b001);\n",
      "    end\n",
      "    if(clockDivider_counter_willOverflow) begin\n",
      "      stateMachine_parity <= (stateMachine_parity ^ stateMachine_txd);\n",
      "    end\n",
      "    case(stateMachine_state)\n",
      "      UartCtrlTxState_IDLE : begin\n",
      "      end\n",
      "      UartCtrlTxState_START : begin\n",
      "        if(clockDivider_counter_willOverflow) begin\n",
      "          stateMachine_parity <= (io_configFrame_parity == UartParityType_ODD);\n",
      "          tickCounter_value <= 3'b000;\n",
      "        end\n",
      "      end\n",
      "      UartCtrlTxState_DATA : begin\n",
      "        if(clockDivider_counter_willOverflow) begin\n",
      "          if(when_UartCtrlTx_l73) begin\n",
      "            tickCounter_value <= 3'b000;\n",
      "          end\n",
      "        end\n",
      "      end\n",
      "      UartCtrlTxState_PARITY : begin\n",
      "        if(clockDivider_counter_willOverflow) begin\n",
      "          tickCounter_value <= 3'b000;\n",
      "        end\n",
      "      end\n",
      "      default : begin\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module FlowCCByToggle (\n",
      "  input               io_input_valid,\n",
      "  input               io_input_payload_last,\n",
      "  input      [0:0]    io_input_payload_fragment,\n",
      "  output              io_output_valid,\n",
      "  output              io_output_payload_last,\n",
      "  output     [0:0]    io_output_payload_fragment,\n",
      "  input               io_jtag_tck,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire                inputArea_target_buffercc_io_dataOut;\n",
      "  reg                 inputArea_target;\n",
      "  reg                 inputArea_data_last;\n",
      "  reg        [0:0]    inputArea_data_fragment;\n",
      "  wire                outputArea_target;\n",
      "  reg                 outputArea_hit;\n",
      "  wire                outputArea_flow_valid;\n",
      "  wire                outputArea_flow_payload_last;\n",
      "  wire       [0:0]    outputArea_flow_payload_fragment;\n",
      "  reg                 outputArea_flow_m2sPipe_valid;\n",
      "  reg                 outputArea_flow_m2sPipe_payload_last;\n",
      "  reg        [0:0]    outputArea_flow_m2sPipe_payload_fragment;\n",
      "\n",
      "  BufferCC inputArea_target_buffercc (\n",
      "    .io_dataIn             (inputArea_target                      ), //i\n",
      "    .io_dataOut            (inputArea_target_buffercc_io_dataOut  ), //o\n",
      "    .io_axiClk             (io_axiClk                             ), //i\n",
      "    .resetCtrl_axiReset    (resetCtrl_axiReset                    )  //i\n",
      "  );\n",
      "  initial begin\n",
      "  `ifndef SYNTHESIS\n",
      "    inputArea_target = $urandom;\n",
      "  `endif\n",
      "  end\n",
      "\n",
      "  assign outputArea_target = inputArea_target_buffercc_io_dataOut;\n",
      "  assign outputArea_flow_valid = (outputArea_target != outputArea_hit);\n",
      "  assign outputArea_flow_payload_last = inputArea_data_last;\n",
      "  assign outputArea_flow_payload_fragment = inputArea_data_fragment;\n",
      "  assign io_output_valid = outputArea_flow_m2sPipe_valid;\n",
      "  assign io_output_payload_last = outputArea_flow_m2sPipe_payload_last;\n",
      "  assign io_output_payload_fragment = outputArea_flow_m2sPipe_payload_fragment;\n",
      "  always @(posedge io_jtag_tck) begin\n",
      "    if(io_input_valid) begin\n",
      "      inputArea_target <= (! inputArea_target);\n",
      "      inputArea_data_last <= io_input_payload_last;\n",
      "      inputArea_data_fragment <= io_input_payload_fragment;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    outputArea_hit <= outputArea_target;\n",
      "    if(outputArea_flow_valid) begin\n",
      "      outputArea_flow_m2sPipe_payload_last <= outputArea_flow_payload_last;\n",
      "      outputArea_flow_m2sPipe_payload_fragment <= outputArea_flow_payload_fragment;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      outputArea_flow_m2sPipe_valid <= 1'b0;\n",
      "    end else begin\n",
      "      outputArea_flow_m2sPipe_valid <= outputArea_flow_valid;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module StreamFifoLowLatency (\n",
      "  input               io_push_valid,\n",
      "  output              io_push_ready,\n",
      "  input      [15:0]   io_push_payload_data,\n",
      "  input      [3:0]    io_push_payload_context_id,\n",
      "  input               io_push_payload_context_last,\n",
      "  output reg          io_pop_valid,\n",
      "  input               io_pop_ready,\n",
      "  output reg [15:0]   io_pop_payload_data,\n",
      "  output reg [3:0]    io_pop_payload_context_id,\n",
      "  output reg          io_pop_payload_context_last,\n",
      "  input               io_flush,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  wire       [20:0]   t_ram_port0;\n",
      "  wire       [20:0]   t_ram_port;\n",
      "  reg                 t_1;\n",
      "  reg                 pushPtr_willIncrement;\n",
      "  reg                 pushPtr_willClear;\n",
      "  reg        [0:0]    pushPtr_valueNext;\n",
      "  reg        [0:0]    pushPtr_value;\n",
      "  reg                 popPtr_willIncrement;\n",
      "  reg                 popPtr_willClear;\n",
      "  reg        [0:0]    popPtr_valueNext;\n",
      "  reg        [0:0]    popPtr_value;\n",
      "  wire                ptrMatch;\n",
      "  reg                 risingOccupancy;\n",
      "  wire                empty;\n",
      "  wire                full;\n",
      "  wire                pushing;\n",
      "  wire                popping;\n",
      "  wire       [15:0]   readed_data;\n",
      "  wire       [3:0]    readed_context_id;\n",
      "  wire                readed_context_last;\n",
      "  wire       [20:0]   t_readed_data;\n",
      "  wire       [4:0]    t_readed_context_id;\n",
      "  wire                when_Stream_l1019;\n",
      "  wire                when_Stream_l1032;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  (* ram_style = \"distributed\" *) reg [20:0] ram [0:1];\n",
      "\n",
      "  assign t_ram_port = {{io_push_payload_context_last,io_push_payload_context_id},io_push_payload_data};\n",
      "  assign t_ram_port0 = ram[popPtr_value];\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n",
      "      ram[pushPtr_value] <= t_ram_port;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_1 = 1'b0;\n",
      "    pushPtr_willIncrement = 1'b0;\n",
      "    if(pushing) begin\n",
      "      t_1 = 1'b1;\n",
      "      pushPtr_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pushPtr_willClear = 1'b0;\n",
      "    popPtr_willClear = 1'b0;\n",
      "    if(io_flush) begin\n",
      "      pushPtr_willClear = 1'b1;\n",
      "      popPtr_willClear = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    pushPtr_valueNext = (pushPtr_value + pushPtr_willIncrement);\n",
      "    if(pushPtr_willClear) begin\n",
      "      pushPtr_valueNext = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    popPtr_willIncrement = 1'b0;\n",
      "    if(popping) begin\n",
      "      popPtr_willIncrement = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    popPtr_valueNext = (popPtr_value + popPtr_willIncrement);\n",
      "    if(popPtr_willClear) begin\n",
      "      popPtr_valueNext = 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign ptrMatch = (pushPtr_value == popPtr_value);\n",
      "  assign empty = (ptrMatch && (! risingOccupancy));\n",
      "  assign full = (ptrMatch && risingOccupancy);\n",
      "  assign pushing = (io_push_valid && io_push_ready);\n",
      "  assign popping = (io_pop_valid && io_pop_ready);\n",
      "  assign io_push_ready = (! full);\n",
      "  assign t_readed_data = t_ram_port0;\n",
      "  assign readed_data = t_readed_data[15 : 0];\n",
      "  assign t_readed_context_id = t_readed_data[20 : 16];\n",
      "  assign readed_context_id = t_readed_context_id[3 : 0];\n",
      "  assign readed_context_last = t_readed_context_id[4];\n",
      "  assign when_Stream_l1019 = (! empty);\n",
      "  always @(*) begin\n",
      "    if(when_Stream_l1019) begin\n",
      "      io_pop_valid = 1'b1;\n",
      "      io_pop_payload_data = readed_data;\n",
      "      io_pop_payload_context_id = readed_context_id;\n",
      "      io_pop_payload_context_last = readed_context_last;\n",
      "    end else begin\n",
      "      io_pop_valid = io_push_valid;\n",
      "      io_pop_payload_data = io_push_payload_data;\n",
      "      io_pop_payload_context_id = io_push_payload_context_id;\n",
      "      io_pop_payload_context_last = io_push_payload_context_last;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l1032 = (pushing != popping);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      pushPtr_value <= 1'b0;\n",
      "      popPtr_value <= 1'b0;\n",
      "      risingOccupancy <= 1'b0;\n",
      "    end else begin\n",
      "      pushPtr_value <= pushPtr_valueNext;\n",
      "      popPtr_value <= popPtr_valueNext;\n",
      "      if(when_Stream_l1032) begin\n",
      "        risingOccupancy <= pushing;\n",
      "      end\n",
      "      if(io_flush) begin\n",
      "        risingOccupancy <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module InstructionCache (\n",
      "  input               io_flush_cmd_valid,\n",
      "  output              io_flush_cmd_ready,\n",
      "  input               io_cpu_cmd_valid,\n",
      "  output              io_cpu_cmd_ready,\n",
      "  input      [31:0]   io_cpu_cmd_payload_address,\n",
      "  output              io_cpu_rsp_valid,\n",
      "  input               io_cpu_rsp_ready,\n",
      "  output     [31:0]   io_cpu_rsp_payload_address,\n",
      "  output     [31:0]   io_cpu_rsp_payload_data,\n",
      "  output              io_mem_cmd_valid,\n",
      "  input               io_mem_cmd_ready,\n",
      "  output     [31:0]   io_mem_cmd_payload_address,\n",
      "  input               io_mem_rsp_valid,\n",
      "  input      [31:0]   io_mem_rsp_payload_data,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_coreReset\n",
      ");\n",
      "\n",
      "  reg        [20:0]   t_ways_0_tags_port1;\n",
      "  reg        [31:0]   t_ways_0_datas_port1;\n",
      "  wire       [6:0]    t_ways_0_tags_port;\n",
      "  wire       [20:0]   t_ways_0_tags_port_1;\n",
      "  wire       [9:0]    t_ways_0_datas_port;\n",
      "  wire                t_ways_0_tags_port_2;\n",
      "  wire                t_t_task_waysRead_0_tag_valid_1;\n",
      "  wire                t_ways_0_datas_port_1;\n",
      "  wire                t_task_waysRead_0_data_1;\n",
      "  reg                 t_1;\n",
      "  reg                 t_2;\n",
      "  reg                 haltCpu;\n",
      "  wire                lineLoader_requestIn_valid;\n",
      "  wire                lineLoader_requestIn_ready;\n",
      "  wire       [31:0]   lineLoader_requestIn_payload_addr;\n",
      "  reg        [7:0]    lineLoader_flushCounter;\n",
      "  wire                when_ICache_l166;\n",
      "  reg                 t_when_ICache_l170;\n",
      "  wire                when_ICache_l170;\n",
      "  wire                lineLoader_lineInfoWrite_valid;\n",
      "  wire       [19:0]   lineLoader_lineInfoWrite_address;\n",
      "  wire                lineLoader_requestIn_fire;\n",
      "  wire                when_ICache_l187;\n",
      "  wire                t_lineLoader_requestIn_ready;\n",
      "  reg                 t_lineLoader_requestIn_ready_1;\n",
      "  wire                lineLoader_request_valid;\n",
      "  wire                lineLoader_request_ready;\n",
      "  wire       [31:0]   lineLoader_request_payload_addr;\n",
      "  reg                 t_lineLoader_request_valid;\n",
      "  reg        [31:0]   t_lineLoader_request_payload_addr;\n",
      "  wire                when_Stream_l342;\n",
      "  wire                lineLoader_request_isStall;\n",
      "  reg        [2:0]    lineLoader_wordIndex;\n",
      "  reg        [7:0]    lineLoader_loadedWordsNext;\n",
      "  reg        [7:0]    lineLoader_loadedWords;\n",
      "  reg        [7:0]    lineLoader_loadedWordsReadable;\n",
      "  reg        [0:0]    lineLoader_readyDelay;\n",
      "  wire       [7:0]    t_when_ICache_l207;\n",
      "  wire                when_ICache_l207;\n",
      "  wire                t_io_cpu_cmd_ready;\n",
      "  reg                 t_io_cpu_cmd_ready_1;\n",
      "  wire                task_request_valid;\n",
      "  wire                task_request_ready;\n",
      "  wire       [31:0]   task_request_payload_address;\n",
      "  reg                 t_task_request_valid;\n",
      "  reg        [31:0]   t_task_request_payload_address;\n",
      "  wire                when_Stream_l342_1;\n",
      "  wire                io_cpu_rsp_fire;\n",
      "  reg                 task_waysHitValid;\n",
      "  reg        [31:0]   task_waysHitWord;\n",
      "  wire                task_request_isStall;\n",
      "  wire       [31:0]   task_waysRead_0_readAddress;\n",
      "  wire       [6:0]    t_task_waysRead_0_tag_valid;\n",
      "  wire                task_waysRead_0_tag_valid;\n",
      "  wire       [19:0]   task_waysRead_0_tag_address;\n",
      "  wire       [20:0]   t_task_waysRead_0_tag_valid_1;\n",
      "  wire       [9:0]    t_task_waysRead_0_data;\n",
      "  wire       [31:0]   task_waysRead_0_data;\n",
      "  wire                when_ICache_l236;\n",
      "  wire                task_loaderHitValid;\n",
      "  wire                task_loaderHitReady;\n",
      "  reg [20:0] ways_0_tags [0:127];\n",
      "  reg [31:0] ways_0_datas [0:1023];\n",
      "\n",
      "  assign t_ways_0_tags_port = (lineLoader_flushCounter[7] ? lineLoader_requestIn_payload_addr[11 : 5] : lineLoader_flushCounter[6 : 0]);\n",
      "  assign t_ways_0_tags_port_1 = {lineLoader_lineInfoWrite_address,lineLoader_lineInfoWrite_valid};\n",
      "  assign t_t_task_waysRead_0_tag_valid_1 = 1'b1;\n",
      "  assign t_ways_0_datas_port = {lineLoader_request_payload_addr[11 : 5],lineLoader_wordIndex};\n",
      "  assign t_task_waysRead_0_data_1 = 1'b1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_2) begin\n",
      "      ways_0_tags[t_ways_0_tags_port] <= t_ways_0_tags_port_1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_t_task_waysRead_0_tag_valid_1) begin\n",
      "      t_ways_0_tags_port1 <= ways_0_tags[t_task_waysRead_0_tag_valid];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_1) begin\n",
      "      ways_0_datas[t_ways_0_datas_port] <= io_mem_rsp_payload_data;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(t_task_waysRead_0_data_1) begin\n",
      "      t_ways_0_datas_port1 <= ways_0_datas[t_task_waysRead_0_data];\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_1 = 1'b0;\n",
      "    lineLoader_loadedWordsNext = lineLoader_loadedWords;\n",
      "    if(io_mem_rsp_valid) begin\n",
      "      lineLoader_loadedWordsNext[lineLoader_wordIndex] = 1'b1;\n",
      "      t_1 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    t_2 = 1'b0;\n",
      "    if(when_ICache_l187) begin\n",
      "      t_2 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(*) begin\n",
      "    haltCpu = 1'b0;\n",
      "    if(when_ICache_l166) begin\n",
      "      haltCpu = 1'b1;\n",
      "    end\n",
      "    if(when_ICache_l170) begin\n",
      "      haltCpu = 1'b1;\n",
      "    end\n",
      "    if(io_flush_cmd_valid) begin\n",
      "      haltCpu = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign io_mem_cmd_payload_address = {lineLoader_requestIn_payload_addr[31 : 2],2'b00};\n",
      "  assign when_ICache_l166 = (! lineLoader_flushCounter[7]);\n",
      "  assign when_ICache_l170 = (! t_when_ICache_l170);\n",
      "  assign lineLoader_lineInfoWrite_valid = lineLoader_flushCounter[7];\n",
      "  assign lineLoader_lineInfoWrite_address = lineLoader_requestIn_payload_addr[31 : 12];\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign lineLoader_requestIn_fire = (lineLoader_requestIn_valid && lineLoader_requestIn_ready);\n",
      "  assign when_ICache_l187 = (lineLoader_requestIn_fire || (! lineLoader_flushCounter[7]));\n",
      "  assign t_lineLoader_requestIn_ready = (! (! io_mem_cmd_ready));\n",
      "  assign lineLoader_requestIn_ready = (t_lineLoader_requestIn_ready_1 && t_lineLoader_requestIn_ready);\n",
      "  always @(*) begin\n",
      "    t_lineLoader_requestIn_ready_1 = lineLoader_request_ready;\n",
      "    if(when_Stream_l342) begin\n",
      "      t_lineLoader_requestIn_ready_1 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342 = (! lineLoader_request_valid);\n",
      "  assign lineLoader_request_valid = t_lineLoader_request_valid;\n",
      "  assign lineLoader_request_payload_addr = t_lineLoader_request_payload_addr;\n",
      "  assign lineLoader_request_isStall = (lineLoader_request_valid && (! lineLoader_request_ready));\n",
      "  assign io_mem_cmd_valid = (lineLoader_requestIn_valid && (! lineLoader_request_isStall));\n",
      "  assign t_when_ICache_l207[7 : 0] = 8'hff;\n",
      "  assign when_ICache_l207 = (lineLoader_loadedWordsNext == t_when_ICache_l207);\n",
      "  assign lineLoader_request_ready = (lineLoader_readyDelay == 1'b1);\n",
      "  assign t_io_cpu_cmd_ready = (! haltCpu);\n",
      "  assign io_cpu_cmd_ready = (t_io_cpu_cmd_ready_1 && t_io_cpu_cmd_ready);\n",
      "  always @(*) begin\n",
      "    t_io_cpu_cmd_ready_1 = task_request_ready;\n",
      "    if(when_Stream_l342_1) begin\n",
      "      t_io_cpu_cmd_ready_1 = 1'b1;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign when_Stream_l342_1 = (! task_request_valid);\n",
      "  assign task_request_valid = t_task_request_valid;\n",
      "  assign task_request_payload_address = t_task_request_payload_address;\n",
      "  assign io_cpu_rsp_fire = (io_cpu_rsp_valid && io_cpu_rsp_ready);\n",
      "  assign task_request_ready = io_cpu_rsp_fire;\n",
      "  always @(*) begin\n",
      "    task_waysHitValid = 1'b0;\n",
      "    task_waysHitWord = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;\n",
      "    if(when_ICache_l236) begin\n",
      "      task_waysHitValid = 1'b1;\n",
      "      task_waysHitWord = task_waysRead_0_data;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign task_request_isStall = (task_request_valid && (! task_request_ready));\n",
      "  assign task_waysRead_0_readAddress = (task_request_isStall ? task_request_payload_address : io_cpu_cmd_payload_address);\n",
      "  assign t_task_waysRead_0_tag_valid = task_waysRead_0_readAddress[11 : 5];\n",
      "  assign t_task_waysRead_0_tag_valid_1 = t_ways_0_tags_port1;\n",
      "  assign task_waysRead_0_tag_valid = t_task_waysRead_0_tag_valid_1[0];\n",
      "  assign task_waysRead_0_tag_address = t_task_waysRead_0_tag_valid_1[20 : 1];\n",
      "  assign t_task_waysRead_0_data = task_waysRead_0_readAddress[11 : 2];\n",
      "  assign task_waysRead_0_data = t_ways_0_datas_port1;\n",
      "  assign when_ICache_l236 = (task_waysRead_0_tag_valid && (task_waysRead_0_tag_address == task_request_payload_address[31 : 12]));\n",
      "  assign task_loaderHitValid = (lineLoader_request_valid && (lineLoader_request_payload_addr[31 : 12] == task_request_payload_address[31 : 12]));\n",
      "  assign task_loaderHitReady = lineLoader_loadedWordsReadable[task_request_payload_address[4 : 2]];\n",
      "  assign io_cpu_rsp_valid = ((task_request_valid && task_waysHitValid) && (! (task_loaderHitValid && (! task_loaderHitReady))));\n",
      "  assign io_cpu_rsp_payload_data = task_waysHitWord;\n",
      "  assign io_cpu_rsp_payload_address = task_request_payload_address;\n",
      "  assign lineLoader_requestIn_valid = (task_request_valid && (! task_waysHitValid));\n",
      "  assign lineLoader_requestIn_payload_addr = task_request_payload_address;\n",
      "  assign io_flush_cmd_ready = (! (lineLoader_request_valid || task_request_valid));\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_coreReset) begin\n",
      "    if(!resetCtrl_coreReset) begin\n",
      "      lineLoader_flushCounter <= 8'h0;\n",
      "      t_lineLoader_request_valid <= 1'b0;\n",
      "      t_task_request_valid <= 1'b0;\n",
      "    end else begin\n",
      "      if(when_ICache_l166) begin\n",
      "        lineLoader_flushCounter <= (lineLoader_flushCounter + 8'h01);\n",
      "      end\n",
      "      if(io_flush_cmd_valid) begin\n",
      "        if(io_flush_cmd_ready) begin\n",
      "          lineLoader_flushCounter <= 8'h0;\n",
      "        end\n",
      "      end\n",
      "      if(t_lineLoader_requestIn_ready_1) begin\n",
      "        t_lineLoader_request_valid <= (lineLoader_requestIn_valid && t_lineLoader_requestIn_ready);\n",
      "      end\n",
      "      if(t_io_cpu_cmd_ready_1) begin\n",
      "        t_task_request_valid <= (io_cpu_cmd_valid && t_io_cpu_cmd_ready);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    t_when_ICache_l170 <= lineLoader_flushCounter[7];\n",
      "    if(t_lineLoader_requestIn_ready_1) begin\n",
      "      t_lineLoader_request_payload_addr <= lineLoader_requestIn_payload_addr;\n",
      "    end\n",
      "    lineLoader_loadedWords <= lineLoader_loadedWordsNext;\n",
      "    lineLoader_loadedWordsReadable <= lineLoader_loadedWords;\n",
      "    if(io_mem_rsp_valid) begin\n",
      "      lineLoader_wordIndex <= (lineLoader_wordIndex + 3'b001);\n",
      "    end\n",
      "    if(when_ICache_l207) begin\n",
      "      lineLoader_readyDelay <= (lineLoader_readyDelay + 1'b1);\n",
      "    end\n",
      "    if(lineLoader_requestIn_ready) begin\n",
      "      lineLoader_wordIndex <= io_mem_cmd_payload_address[4 : 2];\n",
      "      lineLoader_loadedWords <= 8'h0;\n",
      "      lineLoader_loadedWordsReadable <= 8'h0;\n",
      "      lineLoader_readyDelay <= 1'b0;\n",
      "    end\n",
      "    if(t_io_cpu_cmd_ready_1) begin\n",
      "      t_task_request_payload_address <= io_cpu_cmd_payload_address;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module MixedDivider (\n",
      "  input               io_flush,\n",
      "  input               io_cmd_valid,\n",
      "  output              io_cmd_ready,\n",
      "  input      [31:0]   io_cmd_payload_numerator,\n",
      "  input      [31:0]   io_cmd_payload_denominator,\n",
      "  input               io_cmd_payload_signed,\n",
      "  output              io_rsp_valid,\n",
      "  input               io_rsp_ready,\n",
      "  output     [31:0]   io_rsp_payload_quotient,\n",
      "  output     [31:0]   io_rsp_payload_remainder,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_coreReset\n",
      ");\n",
      "\n",
      "  wire       [31:0]   divider_io_cmd_payload_numerator;\n",
      "  wire       [31:0]   divider_io_cmd_payload_denominator;\n",
      "  reg        [1:0]    divider_io_cmd_payload_context;\n",
      "  wire                divider_io_cmd_ready;\n",
      "  wire                divider_io_rsp_valid;\n",
      "  wire       [31:0]   divider_io_rsp_payload_quotient;\n",
      "  wire       [31:0]   divider_io_rsp_payload_remainder;\n",
      "  wire       [1:0]    divider_io_rsp_payload_context;\n",
      "  wire       [31:0]   t_io_cmd_payload_numerator_1;\n",
      "  wire       [31:0]   t_io_cmd_payload_numerator_2;\n",
      "  wire       [31:0]   t_io_cmd_payload_numerator_3;\n",
      "  wire       [0:0]    t_io_cmd_payload_numerator_4;\n",
      "  wire       [31:0]   t_io_cmd_payload_denominator_1;\n",
      "  wire       [31:0]   t_io_cmd_payload_denominator_2;\n",
      "  wire       [31:0]   t_io_cmd_payload_denominator_3;\n",
      "  wire       [0:0]    t_io_cmd_payload_denominator_4;\n",
      "  wire       [32:0]   t_io_rsp_payload_quotient_1;\n",
      "  wire       [32:0]   t_io_rsp_payload_quotient_2;\n",
      "  wire       [32:0]   t_io_rsp_payload_quotient_3;\n",
      "  wire       [32:0]   t_io_rsp_payload_quotient_4;\n",
      "  wire       [0:0]    t_io_rsp_payload_quotient_5;\n",
      "  wire       [32:0]   t_io_rsp_payload_remainder_1;\n",
      "  wire       [32:0]   t_io_rsp_payload_remainder_2;\n",
      "  wire       [32:0]   t_io_rsp_payload_remainder_3;\n",
      "  wire       [32:0]   t_io_rsp_payload_remainder_4;\n",
      "  wire       [0:0]    t_io_rsp_payload_remainder_5;\n",
      "  wire       [31:0]   t_io_cmd_payload_numerator;\n",
      "  wire       [31:0]   t_io_cmd_payload_denominator;\n",
      "  wire                t_io_rsp_payload_quotient;\n",
      "  wire                t_io_rsp_payload_remainder;\n",
      "\n",
      "  assign t_io_cmd_payload_numerator_1 = ((t_io_cmd_payload_numerator[31] && io_cmd_payload_signed) ? t_io_cmd_payload_numerator_2 : t_io_cmd_payload_numerator);\n",
      "  assign t_io_cmd_payload_numerator_2 = (~ t_io_cmd_payload_numerator);\n",
      "  assign t_io_cmd_payload_numerator_4 = (t_io_cmd_payload_numerator[31] && io_cmd_payload_signed);\n",
      "  assign t_io_cmd_payload_numerator_3 = {31'd0, t_io_cmd_payload_numerator_4};\n",
      "  assign t_io_cmd_payload_denominator_1 = ((t_io_cmd_payload_denominator[31] && io_cmd_payload_signed) ? t_io_cmd_payload_denominator_2 : t_io_cmd_payload_denominator);\n",
      "  assign t_io_cmd_payload_denominator_2 = (~ t_io_cmd_payload_denominator);\n",
      "  assign t_io_cmd_payload_denominator_4 = (t_io_cmd_payload_denominator[31] && io_cmd_payload_signed);\n",
      "  assign t_io_cmd_payload_denominator_3 = {31'd0, t_io_cmd_payload_denominator_4};\n",
      "  assign t_io_rsp_payload_quotient_1 = t_io_rsp_payload_quotient_2;\n",
      "  assign t_io_rsp_payload_quotient_2 = t_io_rsp_payload_quotient_3;\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  assign t_io_rsp_payload_quotient_3 = ({t_io_rsp_payload_quotient,(t_io_rsp_payload_quotient ? (~ divider_io_rsp_payload_quotient) : divider_io_rsp_payload_quotient)} + t_io_rsp_payload_quotient_4);\n",
      "  assign t_io_rsp_payload_quotient_5 = t_io_rsp_payload_quotient;\n",
      "  assign t_io_rsp_payload_quotient_4 = {32'd0, t_io_rsp_payload_quotient_5};\n",
      "  assign t_io_rsp_payload_remainder_1 = t_io_rsp_payload_remainder_2;\n",
      "  assign t_io_rsp_payload_remainder_2 = t_io_rsp_payload_remainder_3;\n",
      "  assign t_io_rsp_payload_remainder_3 = ({t_io_rsp_payload_remainder,(t_io_rsp_payload_remainder ? (~ divider_io_rsp_payload_remainder) : divider_io_rsp_payload_remainder)} + t_io_rsp_payload_remainder_4);\n",
      "  assign t_io_rsp_payload_remainder_5 = t_io_rsp_payload_remainder;\n",
      "  assign t_io_rsp_payload_remainder_4 = {32'd0, t_io_rsp_payload_remainder_5};\n",
      "  UnsignedDivider divider (\n",
      "    .io_flush                      (io_flush                                  ), //i\n",
      "    .io_cmd_valid                  (io_cmd_valid                              ), //i\n",
      "    .io_cmd_ready                  (divider_io_cmd_ready                      ), //o\n",
      "    .io_cmd_payload_numerator      (divider_io_cmd_payload_numerator[31:0]    ), //i\n",
      "    .io_cmd_payload_denominator    (divider_io_cmd_payload_denominator[31:0]  ), //i\n",
      "    .io_cmd_payload_context        (divider_io_cmd_payload_context[1:0]       ), //i\n",
      "    .io_rsp_valid                  (divider_io_rsp_valid                      ), //o\n",
      "    .io_rsp_ready                  (io_rsp_ready                              ), //i\n",
      "    .io_rsp_payload_quotient       (divider_io_rsp_payload_quotient[31:0]     ), //o\n",
      "    .io_rsp_payload_remainder      (divider_io_rsp_payload_remainder[31:0]    ), //o\n",
      "    .io_rsp_payload_context        (divider_io_rsp_payload_context[1:0]       ), //o\n",
      "    .io_axiClk                     (io_axiClk                                 ), //i\n",
      "    .resetCtrl_coreReset           (resetCtrl_coreReset                       )  //i\n",
      "  );\n",
      "  assign io_cmd_ready = divider_io_cmd_ready;\n",
      "  assign t_io_cmd_payload_numerator = io_cmd_payload_numerator;\n",
      "  assign divider_io_cmd_payload_numerator = (t_io_cmd_payload_numerator_1 + t_io_cmd_payload_numerator_3);\n",
      "  assign t_io_cmd_payload_denominator = io_cmd_payload_denominator;\n",
      "  assign divider_io_cmd_payload_denominator = (t_io_cmd_payload_denominator_1 + t_io_cmd_payload_denominator_3);\n",
      "  always @(*) begin\n",
      "    divider_io_cmd_payload_context[0] = (io_cmd_payload_signed && (io_cmd_payload_numerator[31] ^ io_cmd_payload_denominator[31]));\n",
      "    divider_io_cmd_payload_context[1] = (io_cmd_payload_signed && io_cmd_payload_numerator[31]);\n",
      "  end\n",
      "\n",
      "  assign io_rsp_valid = divider_io_rsp_valid;\n",
      "  assign t_io_rsp_payload_quotient = divider_io_rsp_payload_context[0];\n",
      "  assign io_rsp_payload_quotient = t_io_rsp_payload_quotient_1[31:0];\n",
      "  assign t_io_rsp_payload_remainder = divider_io_rsp_payload_context[1];\n",
      "  assign io_rsp_payload_remainder = t_io_rsp_payload_remainder_1[31:0];\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Alu_1 (\n",
      "  input      [3:0]    io_func,\n",
      "  input               io_doSub,\n",
      "  input      [31:0]   io_src0,\n",
      "  input      [31:0]   io_src1,\n",
      "  output     [31:0]   io_result,\n",
      "  output     [31:0]   io_adder\n",
      ");\n",
      "  localparam ALU_ADD = 4'd0;\n",
      "  localparam ALU_SLL1 = 4'd1;\n",
      "  localparam ALU_SLT = 4'd2;\n",
      "  localparam ALU_SLTU = 4'd3;\n",
      "  localparam ALU_XOR_1 = 4'd4;\n",
      "  localparam ALU_SRL_1 = 4'd5;\n",
      "  localparam ALU_OR_1 = 4'd6;\n",
      "  localparam ALU_AND_1 = 4'd7;\n",
      "  localparam ALU_SUB = 4'd8;\n",
      "  localparam ALU_COPY = 4'd15;\n",
      "  localparam ALU_SRA_1 = 4'd13;\n",
      "\n",
      "  wire       [31:0]   t_addSub;\n",
      "  wire       [31:0]   t_addSub_1;\n",
      "  wire       [31:0]   t_addSub_2;\n",
      "  wire       [31:0]   t_addSub_3;\n",
      "  wire       [31:0]   t_addSub_4;\n",
      "  wire       [1:0]    t_addSub_5;\n",
      "  wire       [1:0]    t_addSub_6;\n",
      "  wire       [1:0]    t_addSub_7;\n",
      "  wire       [0:0]    t_t_io_result;\n",
      "  wire       [31:0]   addSub;\n",
      "  reg        [31:0]   bitwise;\n",
      "  wire                less;\n",
      "  reg        [31:0]   t_io_result;\n",
      "  `ifndef SYNTHESIS\n",
      "  reg [39:0] io_func_string;\n",
      "  `endif\n",
      "\n",
      "\n",
      "  assign t_addSub = ($signed(t_addSub_1) + $signed(t_addSub_4));\n",
      "  assign t_addSub_1 = ($signed(t_addSub_2) + $signed(t_addSub_3));\n",
      "  assign t_addSub_2 = io_src0;\n",
      "  assign t_addSub_3 = (io_doSub ? (~ io_src1) : io_src1);\n",
      "  assign t_addSub_5 = (io_doSub ? t_addSub_6 : t_addSub_7);\n",
      "  assign t_addSub_4 = {{30{t_addSub_5[1]}}, t_addSub_5};\n",
      "  assign t_addSub_6 = 2'b01;\n",
      "  assign t_addSub_7 = 2'b00;\n",
      "  assign t_t_io_result = less;\n",
      "  `ifndef SYNTHESIS\n",
      "  always @(*) begin\n",
      "    case(io_func)\n",
      "      ALU_ADD : io_func_string = \"ADD  \";\n",
      "      ALU_SLL1 : io_func_string = \"SLL1 \";\n",
      "      ALU_SLT : io_func_string = \"SLT  \";\n",
      "      ALU_SLTU : io_func_string = \"SLTU \";\n",
      "      ALU_XOR_1 : io_func_string = \"XOR_1\";\n",
      "      ALU_SRL_1 : io_func_string = \"SRL_1\";\n",
      "      ALU_OR_1 : io_func_string = \"OR_1 \";\n",
      "      ALU_AND_1 : io_func_string = \"AND_1\";\n",
      "      ALU_SUB : io_func_string = \"SUB  \";\n",
      "      ALU_COPY : io_func_string = \"COPY \";\n",
      "      ALU_SRA_1 : io_func_string = \"SRA_1\";\n",
      "      default : io_func_string = \"?????\";\n",
      "    endcase\n",
      "  end\n",
      "  `endif\n",
      "\n",
      "  assign addSub = t_addSub;\n",
      "  always @(*) begin\n",
      "    case(io_func)\n",
      "      ALU_AND_1 : begin\n",
      "        bitwise = (io_src0 & io_src1);\n",
      "      end\n",
      "      ALU_OR_1 : begin\n",
      "        bitwise = (io_src0 | io_src1);\n",
      "      end\n",
      "      ALU_XOR_1 : begin\n",
      "        bitwise = (io_src0 ^ io_src1);\n",
      "      end\n",
      "      default : begin\n",
      "        bitwise = io_src0;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign less = ((io_src0[31] == io_src1[31]) ? addSub[31] : ((io_func == ALU_SLTU) ? io_src1[31] : io_src0[31]));\n",
      "  always @(*) begin\n",
      "    case(io_func)\n",
      "      ALU_SLT, ALU_SLTU : begin\n",
      "        t_io_result = {31'd0, t_t_io_result};\n",
      "      end\n",
      "      ALU_ADD, ALU_SUB : begin\n",
      "        t_io_result = addSub;\n",
      "      end\n",
      "      default : begin\n",
      "        t_io_result = bitwise;\n",
      "      end\n",
      "    endcase\n",
      "  end\n",
      "\n",
      "  assign io_result = t_io_result;\n",
      "  assign io_adder = addSub;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_4 (\n",
      "  input      [9:0]    io_dataIn,\n",
      "  output     [9:0]    io_dataOut,\n",
      "  input               io_vgaClk,\n",
      "  input               toplevel_resetCtrl_axiReset_syncronized\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg        [9:0]    buffers_0;\n",
      "  (* async_reg = \"true\" *) reg        [9:0]    buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_vgaClk or negedge toplevel_resetCtrl_axiReset_syncronized) begin\n",
      "    if(!toplevel_resetCtrl_axiReset_syncronized) begin\n",
      "      buffers_0 <= 10'h0;\n",
      "      buffers_1 <= 10'h0;\n",
      "    end else begin\n",
      "      buffers_0 <= io_dataIn;\n",
      "      buffers_1 <= buffers_0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_3 (\n",
      "  input               io_dataIn,\n",
      "  output              io_dataOut,\n",
      "  input               io_vgaClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_vgaClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      buffers_0 <= 1'b0;\n",
      "      buffers_1 <= 1'b0;\n",
      "    end else begin\n",
      "      buffers_0 <= io_dataIn;\n",
      "      buffers_1 <= buffers_0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_2 (\n",
      "  input      [9:0]    io_dataIn,\n",
      "  output     [9:0]    io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg        [9:0]    buffers_0;\n",
      "  (* async_reg = \"true\" *) reg        [9:0]    buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      buffers_0 <= 10'h0;\n",
      "      buffers_1 <= 10'h0;\n",
      "    end else begin\n",
      "      buffers_0 <= io_dataIn;\n",
      "      buffers_1 <= buffers_0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC_1 (\n",
      "  input               io_dataIn,\n",
      "  output              io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_axiReset) begin\n",
      "    if(!resetCtrl_axiReset) begin\n",
      "      buffers_0 <= 1'b0;\n",
      "      buffers_1 <= 1'b0;\n",
      "    end else begin\n",
      "      buffers_0 <= io_dataIn;\n",
      "      buffers_1 <= buffers_0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module BufferCC (\n",
      "  input               io_dataIn,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  output              io_dataOut,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_axiReset\n",
      ");\n",
      "\n",
      "  (* async_reg = \"true\" *) reg                 buffers_0;\n",
      "  (* async_reg = \"true\" *) reg                 buffers_1;\n",
      "\n",
      "  assign io_dataOut = buffers_1;\n",
      "  always @(posedge io_axiClk) begin\n",
      "    buffers_0 <= io_dataIn;\n",
      "    buffers_1 <= buffers_0;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module UnsignedDivider (\n",
      "  input               io_flush,\n",
      "  input               io_cmd_valid,\n",
      "  output reg          io_cmd_ready,\n",
      "  input      [31:0]   io_cmd_payload_numerator,\n",
      "  input      [31:0]   io_cmd_payload_denominator,\n",
      "  input      [1:0]    io_cmd_payload_context,\n",
      "  output              io_rsp_valid,\n",
      "  input               io_rsp_ready,\n",
      "  output     [31:0]   io_rsp_payload_quotient,\n",
      "  output     [31:0]   io_rsp_payload_remainder,\n",
      "  output     [1:0]    io_rsp_payload_context,\n",
      "  input               io_axiClk,\n",
      "  input               resetCtrl_coreReset\n",
      ");\n",
      "\n",
      "  wire       [4:0]    t_counter_valueNext;\n",
      "  wire       [0:0]    t_counter_valueNext_1;\n",
      "  wire       [32:0]   t_remainderMinusDenominator;\n",
      "  wire       [32:0]   t_numerator;\n",
      "  reg                 done;\n",
      "  reg                 waitRsp;\n",
      "  reg                 counter_willIncrement;\n",
      "  reg                 counter_willClear;\n",
      "  reg        [4:0]    counter_valueNext;\n",
      "  reg        [4:0]    counter_value;\n",
      "  wire                counter_willOverflowIfInc;\n",
      "  reg        [31:0]   numerator;\n",
      "  reg        [31:0]   denominator;\n",
      "  reg        [1:0]    context_1;\n",
      "  reg        [31:0]   remainder;\n",
      "  wire       [32:0]   remainderShifted;\n",
      "  wire       [32:0]   remainderMinusDenominator;\n",
      "  wire                when_Divider_l108;\n",
      "  wire                when_Divider_l127;\n",
      "\n",
      "  assign t_counter_valueNext_1 = counter_willIncrement;\n",
      "  assign t_counter_valueNext = {4'd0, t_counter_valueNext_1};\n",
      "  assign t_remainderMinusDenominator = {1'd0, denominator};\n",
      "  assign t_numerator = {numerator,(! remainderMinusDenominator[32])};\n",
      "  always @(*) begin\n",
      "    counter_willIncrement = 1'b0;\n",
      "    counter_willClear = 1'b0;\n",
      "    io_cmd_ready = 1'b0;\n",
      "    if(done) begin\n",
      "      if(when_Divider_l108) begin\n",
      "        counter_willClear = 1'b1;\n",
      "        io_cmd_ready = 1'b1;\n",
      "      end\n",
      "    end else begin\n",
      "      counter_willIncrement = 1'b1;\n",
      "      if(counter_willOverflowIfInc) begin\n",
      "        io_cmd_ready = 1'b1;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign counter_willOverflowIfInc = (counter_value == 5'h1f);\n",
      "  always @(*) begin\n",
      "    counter_valueNext = (counter_value + t_counter_valueNext);\n",
      "    if(counter_willClear) begin\n",
      "      counter_valueNext = 5'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign remainderShifted = {remainder,numerator[31]};\n",
      "  assign remainderMinusDenominator = (remainderShifted - t_remainderMinusDenominator);\n",
      "  assign io_rsp_valid = waitRsp;\n",
      "  assign io_rsp_payload_quotient = numerator;\n",
      "  assign io_rsp_payload_remainder = remainder;\n",
      "  assign io_rsp_payload_context = context_1;\n",
      "  assign when_Divider_l108 = ((! waitRsp) || io_rsp_ready);\n",
      "  assign when_Divider_l127 = (! remainderMinusDenominator[32]);\n",
      "  always @(posedge io_axiClk or negedge resetCtrl_coreReset) begin\n",
      "    if(!resetCtrl_coreReset) begin\n",
      "      done <= 1'b1;\n",
      "      waitRsp <= 1'b0;\n",
      "      counter_value <= 5'h0;\n",
      "    end else begin\n",
      "      counter_value <= counter_valueNext;\n",
      "      if(io_rsp_ready) begin\n",
      "        waitRsp <= 1'b0;\n",
      "      end\n",
      "      if(done) begin\n",
      "        if(when_Divider_l108) begin\n",
      "          done <= (! io_cmd_valid);\n",
      "        end\n",
      "      end else begin\n",
      "        if(counter_willOverflowIfInc) begin\n",
      "          done <= 1'b1;\n",
      "          waitRsp <= 1'b1;\n",
      "        end\n",
      "      end\n",
      "      if(io_flush) begin\n",
      "        done <= 1'b1;\n",
      "        waitRsp <= 1'b0;\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge io_axiClk) begin\n",
      "    if(done) begin\n",
      "      if(when_Divider_l108) begin\n",
      "        remainder <= 32'h0;\n",
      "        numerator <= io_cmd_payload_numerator;\n",
      "        denominator <= io_cmd_payload_denominator;\n",
      "        context_1 <= io_cmd_payload_context;\n",
      "      end\n",
      "    end else begin\n",
      "      remainder <= remainderShifted[31:0];\n",
      "      numerator <= t_numerator[31:0];\n",
      "      if(when_Divider_l127) begin\n",
      "        remainder <= remainderMinusDenominator[31:0];\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.memory.sdram.sdr.IS42x320D\n",
       "\u001b[39m\n",
       "\u001b[36mmySocConfig\u001b[39m: \u001b[32mPinsecConfig\u001b[39m = \u001b[33mPinsecConfig\u001b[39m(\n",
       "  \u001b[33mHertzNumber\u001b[39m(100000000.0),\n",
       "  4096,\n",
       "  \u001b[33mSdramLayout\u001b[39m(spinal.lib.memory.sdram.SdramGeneration@508f1825, \u001b[32m2\u001b[39m, \u001b[32m10\u001b[39m, \u001b[32m13\u001b[39m, \u001b[32m16\u001b[39m),\n",
       "  \u001b[33mSdramTimings\u001b[39m(\n",
       "    \u001b[32m8\u001b[39m,\n",
       "    \u001b[33mTimeNumber\u001b[39m(0.0001000),\n",
       "    \u001b[33mTimeNumber\u001b[39m(0.064),\n",
       "    \u001b[33mTimeNumber\u001b[39m(6.00E-8),\n",
       "    \u001b[33mTimeNumber\u001b[39m(6.00E-8),\n",
       "    \u001b[33mTimeNumber\u001b[39m(3.70E-8),\n",
       "    \u001b[33mTimeNumber\u001b[39m(1.50E-8),\n",
       "    \u001b[33mTimeNumber\u001b[39m(1.50E-8),\n",
       "    \u001b[32m2\u001b[39m,\n",
       "    \u001b[33mTimeNumber\u001b[39m(1.00E-8),\n",
       "    \u001b[32m1\u001b[39m\n",
       "  ),\n",
       "  \u001b[33mRiscvCoreConfig\u001b[39m(\n",
       "    \u001b[32m32\u001b[39m,\n",
       "    \u001b[32m32\u001b[39m,\n",
       "    0,\n",
       "    true,\n",
       "    true,\n",
       "    true,\n",
       "    true,\n",
       "    false,\n",
       "    spinal.lib.cpu.riscv.impl.dynamic$@4d0abae6,\n",
       "    spinal.lib.cpu.riscv.impl.sync$@64be7c47,\n",
       "    true,\n",
       "    \u001b[32m7\u001b[39m,\n",
       "    \u001b[32m2\u001b[39m,\n",
       "    \u001b[32m0\u001b[39m,\n",
       "    \u001b[32m1\u001b[39m\n",
       "  ),\n",
       "  \u001b[33mInstructionCacheConfig\u001b[39m(\u001b[32m4096\u001b[39m, \u001b[32m32\u001b[39m, \u001b[32m1\u001b[39m, true, \u001b[32m32\u001b[39m, \u001b[32m32\u001b[39m, \u001b[32m32\u001b[39m)\n",
       ")"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import spinal.lib.memory.sdram.sdr.IS42x320D\n",
    "val mySocConfig = PinsecConfig(\n",
    "    axiFrequency   = 100 MHz,\n",
    "    onChipRamSize  = 4 KiB,\n",
    "    sdramLayout    = IS42x320D.layout,\n",
    "    sdramTimings   = IS42x320D.timingGrade7,\n",
    "    cpu            = myCpuConfig,\n",
    "    iCache         = myiCacheConfig)\n",
    "\n",
    "showRtl(new Pinsec(mySocConfig))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Spinal Global Config\n",
    "we can config Global setting in SpinalConfig, such like Asynchronous reset with falling age, or generated-dir etc."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 3641.0MiB\n",
      "[Runtime] Current date : 2022.03.05 23:04:27\n",
      "[Progress] at 2.867 : Elaborate components\n",
      "[Progress] at 2.917 : Checks and transforms\n",
      "[Progress] at 3.011 : Generate Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] ram.readAsync can only be write first into Verilog\n",
      "[Warning] 440 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 3.205\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mobject\u001b[39m \u001b[36mMySpinalConfig\u001b[39m\n",
       "\u001b[36mres8_1\u001b[39m: \u001b[32mSpinalReport\u001b[39m[\u001b[32mPinsec\u001b[39m] = spinal.core.SpinalReport@797d2f47"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "object MySpinalConfig extends SpinalConfig(\n",
    "    defaultConfigForClockDomains = ClockDomainConfig(\n",
    "                                         resetKind = ASYNC,\n",
    "                                         clockEdge = RISING, \n",
    "                                         resetActiveLevel = LOW)\n",
    ")\n",
    "MySpinalConfig.generateVerilog(new Pinsec(500 MHz))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Some interesting concepts\n",
    "The author of spinalhdl gives us all interesting designs, such as clock frequency, time unit, storage space, etc., which are very simple but very useful.\n",
    "\n",
    "It may provide more expressiveness and abstraction in parametric design."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mfreq\u001b[39m: \u001b[32mHertzNumber\u001b[39m = \u001b[33mHertzNumber\u001b[39m(100000000.0)\n",
       "\u001b[36mtime\u001b[39m: \u001b[32mTimeNumber\u001b[39m = \u001b[33mTimeNumber\u001b[39m(0.010)\n",
       "\u001b[36mcycle\u001b[39m: \u001b[32mBigDecimal\u001b[39m = 1000000.0000"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val freq = 100 MHz\n",
    "val time = 10 ms\n",
    "//val time = 100 $ 100.$() =  return  RBM(100)\n",
    "val cycle = time * freq "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Useful Utlis and Lib\n",
    "- Flow\n",
    "- Stream\n",
    "- IMasterSlave\n",
    "- Fragment\n",
    "- Bus \n",
    "  + AHB-lite3\n",
    "  + AXI4\n",
    "  + APB3\n",
    "  + AvalonMM\n",
    "- URT\n",
    "- VGA"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## A complete SOC framework\n",
    "Pinsec is a complete SOC project with a very clear structure, and powerful.  \n",
    "\n",
    "To coin a phrase: The house sparrow is small,but be fullies equipped "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## More details  \n",
    "- [SpinalDocument](https://spinalhdl.github.io/SpinalDoc-RTD/index.html)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.11.12"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
