{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572916719396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 09:18:39 2019 " "Processing started: Tue Nov 05 09:18:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572916719907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572916730916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572916730916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_test " "Found entity 1: decoder_test" {  } { { "decoder_test.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572916730918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572916730918 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "DR decoder.v(19) " "Verilog HDL Procedural Assignment error at decoder.v(19): object \"DR\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SA decoder.v(20) " "Verilog HDL Procedural Assignment error at decoder.v(20): object \"SA\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SB decoder.v(21) " "Verilog HDL Procedural Assignment error at decoder.v(21): object \"SB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "IMM decoder.v(22) " "Verilog HDL Procedural Assignment error at decoder.v(22): object \"IMM\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MB decoder.v(23) " "Verilog HDL Procedural Assignment error at decoder.v(23): object \"MB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FS decoder.v(24) " "Verilog HDL Procedural Assignment error at decoder.v(24): object \"FS\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MD decoder.v(25) " "Verilog HDL Procedural Assignment error at decoder.v(25): object \"MD\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LD decoder.v(26) " "Verilog HDL Procedural Assignment error at decoder.v(26): object \"LD\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MW decoder.v(27) " "Verilog HDL Procedural Assignment error at decoder.v(27): object \"MW\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS decoder.v(28) " "Verilog HDL Procedural Assignment error at decoder.v(28): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OFF decoder.v(29) " "Verilog HDL Procedural Assignment error at decoder.v(29): object \"OFF\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HALT decoder.v(30) " "Verilog HDL Procedural Assignment error at decoder.v(30): object \"HALT\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "DR decoder.v(34) " "Verilog HDL Procedural Assignment error at decoder.v(34): object \"DR\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SA decoder.v(35) " "Verilog HDL Procedural Assignment error at decoder.v(35): object \"SA\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SB decoder.v(36) " "Verilog HDL Procedural Assignment error at decoder.v(36): object \"SB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "IMM decoder.v(37) " "Verilog HDL Procedural Assignment error at decoder.v(37): object \"IMM\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MB decoder.v(38) " "Verilog HDL Procedural Assignment error at decoder.v(38): object \"MB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FS decoder.v(39) " "Verilog HDL Procedural Assignment error at decoder.v(39): object \"FS\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MD decoder.v(40) " "Verilog HDL Procedural Assignment error at decoder.v(40): object \"MD\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572916731039 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 05 09:18:51 2019 " "Processing ended: Tue Nov 05 09:18:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572916719396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 09:18:39 2019 " "Processing started: Tue Nov 05 09:18:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572916719402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572916719907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572916730916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572916730916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_test " "Found entity 1: decoder_test" {  } { { "decoder_test.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572916730918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572916730918 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "DR decoder.v(19) " "Verilog HDL Procedural Assignment error at decoder.v(19): object \"DR\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SA decoder.v(20) " "Verilog HDL Procedural Assignment error at decoder.v(20): object \"SA\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SB decoder.v(21) " "Verilog HDL Procedural Assignment error at decoder.v(21): object \"SB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "IMM decoder.v(22) " "Verilog HDL Procedural Assignment error at decoder.v(22): object \"IMM\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MB decoder.v(23) " "Verilog HDL Procedural Assignment error at decoder.v(23): object \"MB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730920 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FS decoder.v(24) " "Verilog HDL Procedural Assignment error at decoder.v(24): object \"FS\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MD decoder.v(25) " "Verilog HDL Procedural Assignment error at decoder.v(25): object \"MD\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LD decoder.v(26) " "Verilog HDL Procedural Assignment error at decoder.v(26): object \"LD\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MW decoder.v(27) " "Verilog HDL Procedural Assignment error at decoder.v(27): object \"MW\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS decoder.v(28) " "Verilog HDL Procedural Assignment error at decoder.v(28): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OFF decoder.v(29) " "Verilog HDL Procedural Assignment error at decoder.v(29): object \"OFF\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HALT decoder.v(30) " "Verilog HDL Procedural Assignment error at decoder.v(30): object \"HALT\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "DR decoder.v(34) " "Verilog HDL Procedural Assignment error at decoder.v(34): object \"DR\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SA decoder.v(35) " "Verilog HDL Procedural Assignment error at decoder.v(35): object \"SA\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SB decoder.v(36) " "Verilog HDL Procedural Assignment error at decoder.v(36): object \"SB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "IMM decoder.v(37) " "Verilog HDL Procedural Assignment error at decoder.v(37): object \"IMM\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MB decoder.v(38) " "Verilog HDL Procedural Assignment error at decoder.v(38): object \"MB\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FS decoder.v(39) " "Verilog HDL Procedural Assignment error at decoder.v(39): object \"FS\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MD decoder.v(40) " "Verilog HDL Procedural Assignment error at decoder.v(40): object \"MD\" on left-hand side of assignment must have a variable data type" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572916730921 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572916731039 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 05 09:18:51 2019 " "Processing ended: Tue Nov 05 09:18:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572916731039 ""}
