
STM32-RAD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080027f8  080027f8  000127f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800297c  0800297c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800297c  0800297c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800297c  0800297c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800297c  0800297c  0001297c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002980  08002980  00012980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  2000000c  08002990  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  08002990  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009530  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001eb9  00000000  00000000  000295a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a98  00000000  00000000  0002b468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000815  00000000  00000000  0002bf00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017cf7  00000000  00000000  0002c715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e75f  00000000  00000000  0004440c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00085d8a  00000000  00000000  00052b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a64  00000000  00000000  000d88f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000db35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080027e0 	.word	0x080027e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080027e0 	.word	0x080027e0

0800014c <HAL_CAN_RxFifo0MsgPendingCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    /* Get RX message */
    if (HAL_CAN_GetRxMessage(CanHandle, CAN_RX_FIFO0, &RxHeader, RxData)
 8000154:	4b10      	ldr	r3, [pc, #64]	; (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000156:	4a11      	ldr	r2, [pc, #68]	; (800019c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000158:	2100      	movs	r1, #0
 800015a:	6878      	ldr	r0, [r7, #4]
 800015c:	f000 fb48 	bl	80007f0 <HAL_CAN_GetRxMessage>
 8000160:	4603      	mov	r3, r0
 8000162:	2b00      	cmp	r3, #0
 8000164:	d001      	beq.n	800016a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
            != HAL_OK)
    {
        /* Reception Error */
        Error_Handler();
 8000166:	f000 f950 	bl	800040a <Error_Handler>
 800016a:	4b0c      	ldr	r3, [pc, #48]	; (800019c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800016c:	685b      	ldr	r3, [r3, #4]
    }


    static CAN_MESSAGE rec;
    memcpy(&(rec.header), &(RxHeader.ExtId), sizeof(RxHeader.ExtId));
 800016e:	4a0c      	ldr	r2, [pc, #48]	; (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000170:	6013      	str	r3, [r2, #0]
    memcpy(rec.data, RxData, 8*sizeof(uint8_t));
 8000172:	4b0b      	ldr	r3, [pc, #44]	; (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000174:	4a08      	ldr	r2, [pc, #32]	; (8000198 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000176:	3304      	adds	r3, #4
 8000178:	e892 0003 	ldmia.w	r2, {r0, r1}
 800017c:	e883 0003 	stmia.w	r3, {r0, r1}

    if(callback)
 8000180:	4b08      	ldr	r3, [pc, #32]	; (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	2b00      	cmp	r3, #0
 8000186:	d003      	beq.n	8000190 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
    {
    	(*callback)(&rec);
 8000188:	4b06      	ldr	r3, [pc, #24]	; (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4804      	ldr	r0, [pc, #16]	; (80001a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800018e:	4798      	blx	r3
    }
}
 8000190:	bf00      	nop
 8000192:	3708      	adds	r7, #8
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}
 8000198:	20000044 	.word	0x20000044
 800019c:	20000028 	.word	0x20000028
 80001a0:	20000078 	.word	0x20000078
 80001a4:	2000004c 	.word	0x2000004c

080001a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b088      	sub	sp, #32
 80001ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ae:	f107 0310 	add.w	r3, r7, #16
 80001b2:	2200      	movs	r2, #0
 80001b4:	601a      	str	r2, [r3, #0]
 80001b6:	605a      	str	r2, [r3, #4]
 80001b8:	609a      	str	r2, [r3, #8]
 80001ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001bc:	4b2f      	ldr	r3, [pc, #188]	; (800027c <MX_GPIO_Init+0xd4>)
 80001be:	699b      	ldr	r3, [r3, #24]
 80001c0:	4a2e      	ldr	r2, [pc, #184]	; (800027c <MX_GPIO_Init+0xd4>)
 80001c2:	f043 0320 	orr.w	r3, r3, #32
 80001c6:	6193      	str	r3, [r2, #24]
 80001c8:	4b2c      	ldr	r3, [pc, #176]	; (800027c <MX_GPIO_Init+0xd4>)
 80001ca:	699b      	ldr	r3, [r3, #24]
 80001cc:	f003 0320 	and.w	r3, r3, #32
 80001d0:	60fb      	str	r3, [r7, #12]
 80001d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001d4:	4b29      	ldr	r3, [pc, #164]	; (800027c <MX_GPIO_Init+0xd4>)
 80001d6:	699b      	ldr	r3, [r3, #24]
 80001d8:	4a28      	ldr	r2, [pc, #160]	; (800027c <MX_GPIO_Init+0xd4>)
 80001da:	f043 0304 	orr.w	r3, r3, #4
 80001de:	6193      	str	r3, [r2, #24]
 80001e0:	4b26      	ldr	r3, [pc, #152]	; (800027c <MX_GPIO_Init+0xd4>)
 80001e2:	699b      	ldr	r3, [r3, #24]
 80001e4:	f003 0304 	and.w	r3, r3, #4
 80001e8:	60bb      	str	r3, [r7, #8]
 80001ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001ec:	4b23      	ldr	r3, [pc, #140]	; (800027c <MX_GPIO_Init+0xd4>)
 80001ee:	699b      	ldr	r3, [r3, #24]
 80001f0:	4a22      	ldr	r2, [pc, #136]	; (800027c <MX_GPIO_Init+0xd4>)
 80001f2:	f043 0308 	orr.w	r3, r3, #8
 80001f6:	6193      	str	r3, [r2, #24]
 80001f8:	4b20      	ldr	r3, [pc, #128]	; (800027c <MX_GPIO_Init+0xd4>)
 80001fa:	699b      	ldr	r3, [r3, #24]
 80001fc:	f003 0308 	and.w	r3, r3, #8
 8000200:	607b      	str	r3, [r7, #4]
 8000202:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DRIVER_CS_Pin|DRIVER_ENN_Pin|DRIVER_ST_ALONE_Pin, GPIO_PIN_RESET);
 8000204:	2200      	movs	r2, #0
 8000206:	f248 4110 	movw	r1, #33808	; 0x8410
 800020a:	481d      	ldr	r0, [pc, #116]	; (8000280 <MX_GPIO_Init+0xd8>)
 800020c:	f001 f9b8 	bl	8001580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|ENCODER_CS_Pin|DRIVER_STEP_Pin|DRIVER_DIR_Pin, GPIO_PIN_RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	f241 011c 	movw	r1, #4124	; 0x101c
 8000216:	481b      	ldr	r0, [pc, #108]	; (8000284 <MX_GPIO_Init+0xdc>)
 8000218:	f001 f9b2 	bl	8001580 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DRIVER_CS_Pin|DRIVER_ENN_Pin|DRIVER_ST_ALONE_Pin;
 800021c:	f248 4310 	movw	r3, #33808	; 0x8410
 8000220:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000222:	2301      	movs	r3, #1
 8000224:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000226:	2300      	movs	r3, #0
 8000228:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800022a:	2302      	movs	r3, #2
 800022c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800022e:	f107 0310 	add.w	r3, r7, #16
 8000232:	4619      	mov	r1, r3
 8000234:	4812      	ldr	r0, [pc, #72]	; (8000280 <MX_GPIO_Init+0xd8>)
 8000236:	f000 ff35 	bl	80010a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|ENCODER_CS_Pin|DRIVER_STEP_Pin|DRIVER_DIR_Pin;
 800023a:	f241 031c 	movw	r3, #4124	; 0x101c
 800023e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000240:	2301      	movs	r3, #1
 8000242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000244:	2300      	movs	r3, #0
 8000246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000248:	2302      	movs	r3, #2
 800024a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800024c:	f107 0310 	add.w	r3, r7, #16
 8000250:	4619      	mov	r1, r3
 8000252:	480c      	ldr	r0, [pc, #48]	; (8000284 <MX_GPIO_Init+0xdc>)
 8000254:	f000 ff26 	bl	80010a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVER_SG_TEST_Pin;
 8000258:	f44f 7300 	mov.w	r3, #512	; 0x200
 800025c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800025e:	2300      	movs	r3, #0
 8000260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000262:	2300      	movs	r3, #0
 8000264:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DRIVER_SG_TEST_GPIO_Port, &GPIO_InitStruct);
 8000266:	f107 0310 	add.w	r3, r7, #16
 800026a:	4619      	mov	r1, r3
 800026c:	4804      	ldr	r0, [pc, #16]	; (8000280 <MX_GPIO_Init+0xd8>)
 800026e:	f000 ff19 	bl	80010a4 <HAL_GPIO_Init>

}
 8000272:	bf00      	nop
 8000274:	3720      	adds	r7, #32
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40021000 	.word	0x40021000
 8000280:	40010800 	.word	0x40010800
 8000284:	40010c00 	.word	0x40010c00

08000288 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800028c:	4b12      	ldr	r3, [pc, #72]	; (80002d8 <MX_I2C1_Init+0x50>)
 800028e:	4a13      	ldr	r2, [pc, #76]	; (80002dc <MX_I2C1_Init+0x54>)
 8000290:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000292:	4b11      	ldr	r3, [pc, #68]	; (80002d8 <MX_I2C1_Init+0x50>)
 8000294:	4a12      	ldr	r2, [pc, #72]	; (80002e0 <MX_I2C1_Init+0x58>)
 8000296:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000298:	4b0f      	ldr	r3, [pc, #60]	; (80002d8 <MX_I2C1_Init+0x50>)
 800029a:	2200      	movs	r2, #0
 800029c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800029e:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002ac:	4b0a      	ldr	r3, [pc, #40]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80002b2:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002b8:	4b07      	ldr	r3, [pc, #28]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002be:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002c4:	4804      	ldr	r0, [pc, #16]	; (80002d8 <MX_I2C1_Init+0x50>)
 80002c6:	f001 f98d 	bl	80015e4 <HAL_I2C_Init>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80002d0:	f000 f89b 	bl	800040a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	20000084 	.word	0x20000084
 80002dc:	40005400 	.word	0x40005400
 80002e0:	000186a0 	.word	0x000186a0

080002e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b088      	sub	sp, #32
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ec:	f107 0310 	add.w	r3, r7, #16
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4a15      	ldr	r2, [pc, #84]	; (8000354 <HAL_I2C_MspInit+0x70>)
 8000300:	4293      	cmp	r3, r2
 8000302:	d123      	bne.n	800034c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000304:	4b14      	ldr	r3, [pc, #80]	; (8000358 <HAL_I2C_MspInit+0x74>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	4a13      	ldr	r2, [pc, #76]	; (8000358 <HAL_I2C_MspInit+0x74>)
 800030a:	f043 0308 	orr.w	r3, r3, #8
 800030e:	6193      	str	r3, [r2, #24]
 8000310:	4b11      	ldr	r3, [pc, #68]	; (8000358 <HAL_I2C_MspInit+0x74>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	f003 0308 	and.w	r3, r3, #8
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800031c:	23c0      	movs	r3, #192	; 0xc0
 800031e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000320:	2312      	movs	r3, #18
 8000322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000324:	2303      	movs	r3, #3
 8000326:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000328:	f107 0310 	add.w	r3, r7, #16
 800032c:	4619      	mov	r1, r3
 800032e:	480b      	ldr	r0, [pc, #44]	; (800035c <HAL_I2C_MspInit+0x78>)
 8000330:	f000 feb8 	bl	80010a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000334:	4b08      	ldr	r3, [pc, #32]	; (8000358 <HAL_I2C_MspInit+0x74>)
 8000336:	69db      	ldr	r3, [r3, #28]
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <HAL_I2C_MspInit+0x74>)
 800033a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800033e:	61d3      	str	r3, [r2, #28]
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <HAL_I2C_MspInit+0x74>)
 8000342:	69db      	ldr	r3, [r3, #28]
 8000344:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000348:	60bb      	str	r3, [r7, #8]
 800034a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800034c:	bf00      	nop
 800034e:	3720      	adds	r7, #32
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}
 8000354:	40005400 	.word	0x40005400
 8000358:	40021000 	.word	0x40021000
 800035c:	40010c00 	.word	0x40010c00

08000360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000364:	f000 f9e2 	bl	800072c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000368:	f000 f809 	bl	800037e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800036c:	f7ff ff1c 	bl	80001a8 <MX_GPIO_Init>
  //MX_CAN_Init();
  MX_I2C1_Init();
 8000370:	f7ff ff8a 	bl	8000288 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000374:	f000 f858 	bl	8000428 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000378:	f000 f88c 	bl	8000494 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800037c:	e7fe      	b.n	800037c <main+0x1c>

0800037e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800037e:	b580      	push	{r7, lr}
 8000380:	b090      	sub	sp, #64	; 0x40
 8000382:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000384:	f107 0318 	add.w	r3, r7, #24
 8000388:	2228      	movs	r2, #40	; 0x28
 800038a:	2100      	movs	r1, #0
 800038c:	4618      	mov	r0, r3
 800038e:	f002 f9fb 	bl	8002788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
 8000398:	605a      	str	r2, [r3, #4]
 800039a:	609a      	str	r2, [r3, #8]
 800039c:	60da      	str	r2, [r3, #12]
 800039e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003a0:	2301      	movs	r3, #1
 80003a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80003aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80003ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003b0:	2301      	movs	r3, #1
 80003b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003b4:	2302      	movs	r3, #2
 80003b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003be:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003c4:	f107 0318 	add.w	r3, r7, #24
 80003c8:	4618      	mov	r0, r3
 80003ca:	f001 facf 	bl	800196c <HAL_RCC_OscConfig>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80003d4:	f000 f819 	bl	800040a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003d8:	230f      	movs	r3, #15
 80003da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003dc:	2302      	movs	r3, #2
 80003de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e0:	2300      	movs	r3, #0
 80003e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ea:	2300      	movs	r3, #0
 80003ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	2102      	movs	r1, #2
 80003f2:	4618      	mov	r0, r3
 80003f4:	f001 fe28 	bl	8002048 <HAL_RCC_ClockConfig>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80003fe:	f000 f804 	bl	800040a <Error_Handler>
  }
}
 8000402:	bf00      	nop
 8000404:	3740      	adds	r7, #64	; 0x40
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}

0800040a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800040e:	b672      	cpsid	i
}
 8000410:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000412:	e7fe      	b.n	8000412 <Error_Handler+0x8>

08000414 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800042c:	4b17      	ldr	r3, [pc, #92]	; (800048c <MX_SPI1_Init+0x64>)
 800042e:	4a18      	ldr	r2, [pc, #96]	; (8000490 <MX_SPI1_Init+0x68>)
 8000430:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000432:	4b16      	ldr	r3, [pc, #88]	; (800048c <MX_SPI1_Init+0x64>)
 8000434:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000438:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800043a:	4b14      	ldr	r3, [pc, #80]	; (800048c <MX_SPI1_Init+0x64>)
 800043c:	2200      	movs	r2, #0
 800043e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000440:	4b12      	ldr	r3, [pc, #72]	; (800048c <MX_SPI1_Init+0x64>)
 8000442:	2200      	movs	r2, #0
 8000444:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000446:	4b11      	ldr	r3, [pc, #68]	; (800048c <MX_SPI1_Init+0x64>)
 8000448:	2202      	movs	r2, #2
 800044a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800044c:	4b0f      	ldr	r3, [pc, #60]	; (800048c <MX_SPI1_Init+0x64>)
 800044e:	2200      	movs	r2, #0
 8000450:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000452:	4b0e      	ldr	r3, [pc, #56]	; (800048c <MX_SPI1_Init+0x64>)
 8000454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000458:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <MX_SPI1_Init+0x64>)
 800045c:	2210      	movs	r2, #16
 800045e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000460:	4b0a      	ldr	r3, [pc, #40]	; (800048c <MX_SPI1_Init+0x64>)
 8000462:	2200      	movs	r2, #0
 8000464:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000466:	4b09      	ldr	r3, [pc, #36]	; (800048c <MX_SPI1_Init+0x64>)
 8000468:	2200      	movs	r2, #0
 800046a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800046c:	4b07      	ldr	r3, [pc, #28]	; (800048c <MX_SPI1_Init+0x64>)
 800046e:	2200      	movs	r2, #0
 8000470:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <MX_SPI1_Init+0x64>)
 8000474:	220a      	movs	r2, #10
 8000476:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000478:	4804      	ldr	r0, [pc, #16]	; (800048c <MX_SPI1_Init+0x64>)
 800047a:	f002 f807 	bl	800248c <HAL_SPI_Init>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000484:	f7ff ffc1 	bl	800040a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	200000d8 	.word	0x200000d8
 8000490:	40013000 	.word	0x40013000

08000494 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000498:	4b17      	ldr	r3, [pc, #92]	; (80004f8 <MX_SPI2_Init+0x64>)
 800049a:	4a18      	ldr	r2, [pc, #96]	; (80004fc <MX_SPI2_Init+0x68>)
 800049c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800049e:	4b16      	ldr	r3, [pc, #88]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80004a6:	4b14      	ldr	r3, [pc, #80]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80004ac:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004b2:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004b8:	4b0f      	ldr	r3, [pc, #60]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004c6:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004cc:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80004d2:	4b09      	ldr	r3, [pc, #36]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004d8:	4b07      	ldr	r3, [pc, #28]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004da:	2200      	movs	r2, #0
 80004dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004e0:	220a      	movs	r2, #10
 80004e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80004e4:	4804      	ldr	r0, [pc, #16]	; (80004f8 <MX_SPI2_Init+0x64>)
 80004e6:	f001 ffd1 	bl	800248c <HAL_SPI_Init>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80004f0:	f7ff ff8b 	bl	800040a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	20000130 	.word	0x20000130
 80004fc:	40003800 	.word	0x40003800

08000500 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	; 0x28
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000508:	f107 0318 	add.w	r3, r7, #24
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a37      	ldr	r2, [pc, #220]	; (80005f8 <HAL_SPI_MspInit+0xf8>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d130      	bne.n	8000582 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000520:	4b36      	ldr	r3, [pc, #216]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 8000522:	699b      	ldr	r3, [r3, #24]
 8000524:	4a35      	ldr	r2, [pc, #212]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 8000526:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800052a:	6193      	str	r3, [r2, #24]
 800052c:	4b33      	ldr	r3, [pc, #204]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 800052e:	699b      	ldr	r3, [r3, #24]
 8000530:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000534:	617b      	str	r3, [r7, #20]
 8000536:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000538:	4b30      	ldr	r3, [pc, #192]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 800053a:	699b      	ldr	r3, [r3, #24]
 800053c:	4a2f      	ldr	r2, [pc, #188]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 800053e:	f043 0304 	orr.w	r3, r3, #4
 8000542:	6193      	str	r3, [r2, #24]
 8000544:	4b2d      	ldr	r3, [pc, #180]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	f003 0304 	and.w	r3, r3, #4
 800054c:	613b      	str	r3, [r7, #16]
 800054e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000550:	23a0      	movs	r3, #160	; 0xa0
 8000552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000554:	2302      	movs	r3, #2
 8000556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000558:	2303      	movs	r3, #3
 800055a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055c:	f107 0318 	add.w	r3, r7, #24
 8000560:	4619      	mov	r1, r3
 8000562:	4827      	ldr	r0, [pc, #156]	; (8000600 <HAL_SPI_MspInit+0x100>)
 8000564:	f000 fd9e 	bl	80010a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000568:	2340      	movs	r3, #64	; 0x40
 800056a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800056c:	2300      	movs	r3, #0
 800056e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000570:	2300      	movs	r3, #0
 8000572:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000574:	f107 0318 	add.w	r3, r7, #24
 8000578:	4619      	mov	r1, r3
 800057a:	4821      	ldr	r0, [pc, #132]	; (8000600 <HAL_SPI_MspInit+0x100>)
 800057c:	f000 fd92 	bl	80010a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000580:	e036      	b.n	80005f0 <HAL_SPI_MspInit+0xf0>
  else if(spiHandle->Instance==SPI2)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a1f      	ldr	r2, [pc, #124]	; (8000604 <HAL_SPI_MspInit+0x104>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d131      	bne.n	80005f0 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800058c:	4b1b      	ldr	r3, [pc, #108]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 800058e:	69db      	ldr	r3, [r3, #28]
 8000590:	4a1a      	ldr	r2, [pc, #104]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 8000592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000596:	61d3      	str	r3, [r2, #28]
 8000598:	4b18      	ldr	r3, [pc, #96]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 800059a:	69db      	ldr	r3, [r3, #28]
 800059c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005a0:	60fb      	str	r3, [r7, #12]
 80005a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a4:	4b15      	ldr	r3, [pc, #84]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 80005a6:	699b      	ldr	r3, [r3, #24]
 80005a8:	4a14      	ldr	r2, [pc, #80]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 80005aa:	f043 0308 	orr.w	r3, r3, #8
 80005ae:	6193      	str	r3, [r2, #24]
 80005b0:	4b12      	ldr	r3, [pc, #72]	; (80005fc <HAL_SPI_MspInit+0xfc>)
 80005b2:	699b      	ldr	r3, [r3, #24]
 80005b4:	f003 0308 	and.w	r3, r3, #8
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80005bc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80005c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c2:	2302      	movs	r3, #2
 80005c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c6:	2303      	movs	r3, #3
 80005c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ca:	f107 0318 	add.w	r3, r7, #24
 80005ce:	4619      	mov	r1, r3
 80005d0:	480d      	ldr	r0, [pc, #52]	; (8000608 <HAL_SPI_MspInit+0x108>)
 80005d2:	f000 fd67 	bl	80010a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80005d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80005da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005dc:	2300      	movs	r3, #0
 80005de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e4:	f107 0318 	add.w	r3, r7, #24
 80005e8:	4619      	mov	r1, r3
 80005ea:	4807      	ldr	r0, [pc, #28]	; (8000608 <HAL_SPI_MspInit+0x108>)
 80005ec:	f000 fd5a 	bl	80010a4 <HAL_GPIO_Init>
}
 80005f0:	bf00      	nop
 80005f2:	3728      	adds	r7, #40	; 0x28
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40013000 	.word	0x40013000
 80005fc:	40021000 	.word	0x40021000
 8000600:	40010800 	.word	0x40010800
 8000604:	40003800 	.word	0x40003800
 8000608:	40010c00 	.word	0x40010c00

0800060c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000612:	4b15      	ldr	r3, [pc, #84]	; (8000668 <HAL_MspInit+0x5c>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	4a14      	ldr	r2, [pc, #80]	; (8000668 <HAL_MspInit+0x5c>)
 8000618:	f043 0301 	orr.w	r3, r3, #1
 800061c:	6193      	str	r3, [r2, #24]
 800061e:	4b12      	ldr	r3, [pc, #72]	; (8000668 <HAL_MspInit+0x5c>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062a:	4b0f      	ldr	r3, [pc, #60]	; (8000668 <HAL_MspInit+0x5c>)
 800062c:	69db      	ldr	r3, [r3, #28]
 800062e:	4a0e      	ldr	r2, [pc, #56]	; (8000668 <HAL_MspInit+0x5c>)
 8000630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000634:	61d3      	str	r3, [r2, #28]
 8000636:	4b0c      	ldr	r3, [pc, #48]	; (8000668 <HAL_MspInit+0x5c>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000642:	4b0a      	ldr	r3, [pc, #40]	; (800066c <HAL_MspInit+0x60>)
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	4a04      	ldr	r2, [pc, #16]	; (800066c <HAL_MspInit+0x60>)
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr
 8000668:	40021000 	.word	0x40021000
 800066c:	40010000 	.word	0x40010000

08000670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000674:	e7fe      	b.n	8000674 <NMI_Handler+0x4>

08000676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067a:	e7fe      	b.n	800067a <HardFault_Handler+0x4>

0800067c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000680:	e7fe      	b.n	8000680 <MemManage_Handler+0x4>

08000682 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000686:	e7fe      	b.n	8000686 <BusFault_Handler+0x4>

08000688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800068c:	e7fe      	b.n	800068c <UsageFault_Handler+0x4>

0800068e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr

0800069a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800069a:	b480      	push	{r7}
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bc80      	pop	{r7}
 80006a4:	4770      	bx	lr

080006a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006a6:	b480      	push	{r7}
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006aa:	bf00      	nop
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bc80      	pop	{r7}
 80006b0:	4770      	bx	lr

080006b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006b6:	f000 f87f 	bl	80007b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80006c4:	4802      	ldr	r0, [pc, #8]	; (80006d0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80006c6:	f000 f9c1 	bl	8000a4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000050 	.word	0x20000050

080006d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006e0:	f7ff fff8 	bl	80006d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e4:	480b      	ldr	r0, [pc, #44]	; (8000714 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006e6:	490c      	ldr	r1, [pc, #48]	; (8000718 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006e8:	4a0c      	ldr	r2, [pc, #48]	; (800071c <LoopFillZerobss+0x16>)
  movs r3, #0
 80006ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006ec:	e002      	b.n	80006f4 <LoopCopyDataInit>

080006ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006f2:	3304      	adds	r3, #4

080006f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f8:	d3f9      	bcc.n	80006ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006fa:	4a09      	ldr	r2, [pc, #36]	; (8000720 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006fc:	4c09      	ldr	r4, [pc, #36]	; (8000724 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000700:	e001      	b.n	8000706 <LoopFillZerobss>

08000702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000704:	3204      	adds	r2, #4

08000706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000708:	d3fb      	bcc.n	8000702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800070a:	f002 f845 	bl	8002798 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800070e:	f7ff fe27 	bl	8000360 <main>
  bx lr
 8000712:	4770      	bx	lr
  ldr r0, =_sdata
 8000714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000718:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800071c:	08002984 	.word	0x08002984
  ldr r2, =_sbss
 8000720:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000724:	2000018c 	.word	0x2000018c

08000728 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000728:	e7fe      	b.n	8000728 <ADC1_2_IRQHandler>
	...

0800072c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000730:	4b08      	ldr	r3, [pc, #32]	; (8000754 <HAL_Init+0x28>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a07      	ldr	r2, [pc, #28]	; (8000754 <HAL_Init+0x28>)
 8000736:	f043 0310 	orr.w	r3, r3, #16
 800073a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800073c:	2003      	movs	r0, #3
 800073e:	f000 fc59 	bl	8000ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000742:	200f      	movs	r0, #15
 8000744:	f000 f808 	bl	8000758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000748:	f7ff ff60 	bl	800060c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	40022000 	.word	0x40022000

08000758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <HAL_InitTick+0x54>)
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b12      	ldr	r3, [pc, #72]	; (80007b0 <HAL_InitTick+0x58>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	4619      	mov	r1, r3
 800076a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800076e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000772:	fbb2 f3f3 	udiv	r3, r2, r3
 8000776:	4618      	mov	r0, r3
 8000778:	f000 fc88 	bl	800108c <HAL_SYSTICK_Config>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000782:	2301      	movs	r3, #1
 8000784:	e00e      	b.n	80007a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	2b0f      	cmp	r3, #15
 800078a:	d80a      	bhi.n	80007a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800078c:	2200      	movs	r2, #0
 800078e:	6879      	ldr	r1, [r7, #4]
 8000790:	f04f 30ff 	mov.w	r0, #4294967295
 8000794:	f000 fc4e 	bl	8001034 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000798:	4a06      	ldr	r2, [pc, #24]	; (80007b4 <HAL_InitTick+0x5c>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800079e:	2300      	movs	r3, #0
 80007a0:	e000      	b.n	80007a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007a2:	2301      	movs	r3, #1
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000000 	.word	0x20000000
 80007b0:	20000008 	.word	0x20000008
 80007b4:	20000004 	.word	0x20000004

080007b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007bc:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <HAL_IncTick+0x1c>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	461a      	mov	r2, r3
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <HAL_IncTick+0x20>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4413      	add	r3, r2
 80007c8:	4a03      	ldr	r2, [pc, #12]	; (80007d8 <HAL_IncTick+0x20>)
 80007ca:	6013      	str	r3, [r2, #0]
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr
 80007d4:	20000008 	.word	0x20000008
 80007d8:	20000188 	.word	0x20000188

080007dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return uwTick;
 80007e0:	4b02      	ldr	r3, [pc, #8]	; (80007ec <HAL_GetTick+0x10>)
 80007e2:	681b      	ldr	r3, [r3, #0]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr
 80007ec:	20000188 	.word	0x20000188

080007f0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b086      	sub	sp, #24
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000804:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d007      	beq.n	800081c <HAL_CAN_GetRxMessage+0x2c>
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	2b01      	cmp	r3, #1
 8000810:	d004      	beq.n	800081c <HAL_CAN_GetRxMessage+0x2c>
 8000812:	f240 51ce 	movw	r1, #1486	; 0x5ce
 8000816:	488c      	ldr	r0, [pc, #560]	; (8000a48 <HAL_CAN_GetRxMessage+0x258>)
 8000818:	f7ff fdfc 	bl	8000414 <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 800081c:	7dfb      	ldrb	r3, [r7, #23]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d003      	beq.n	800082a <HAL_CAN_GetRxMessage+0x3a>
 8000822:	7dfb      	ldrb	r3, [r7, #23]
 8000824:	2b02      	cmp	r3, #2
 8000826:	f040 8103 	bne.w	8000a30 <HAL_CAN_GetRxMessage+0x240>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800082a:	68bb      	ldr	r3, [r7, #8]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d10e      	bne.n	800084e <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	f003 0303 	and.w	r3, r3, #3
 800083a:	2b00      	cmp	r3, #0
 800083c:	d116      	bne.n	800086c <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000842:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
 800084c:	e0f7      	b.n	8000a3e <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	691b      	ldr	r3, [r3, #16]
 8000854:	f003 0303 	and.w	r3, r3, #3
 8000858:	2b00      	cmp	r3, #0
 800085a:	d107      	bne.n	800086c <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000860:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000868:	2301      	movs	r3, #1
 800086a:	e0e8      	b.n	8000a3e <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	331b      	adds	r3, #27
 8000874:	011b      	lsls	r3, r3, #4
 8000876:	4413      	add	r3, r2
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f003 0204 	and.w	r2, r3, #4
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d10c      	bne.n	80008a4 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	331b      	adds	r3, #27
 8000892:	011b      	lsls	r3, r3, #4
 8000894:	4413      	add	r3, r2
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	0d5b      	lsrs	r3, r3, #21
 800089a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	e00b      	b.n	80008bc <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	331b      	adds	r3, #27
 80008ac:	011b      	lsls	r3, r3, #4
 80008ae:	4413      	add	r3, r2
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	08db      	lsrs	r3, r3, #3
 80008b4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	331b      	adds	r3, #27
 80008c4:	011b      	lsls	r3, r3, #4
 80008c6:	4413      	add	r3, r2
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f003 0202 	and.w	r2, r3, #2
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	331b      	adds	r3, #27
 80008da:	011b      	lsls	r3, r3, #4
 80008dc:	4413      	add	r3, r2
 80008de:	3304      	adds	r3, #4
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f003 0308 	and.w	r3, r3, #8
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d003      	beq.n	80008f2 <HAL_CAN_GetRxMessage+0x102>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2208      	movs	r2, #8
 80008ee:	611a      	str	r2, [r3, #16]
 80008f0:	e00b      	b.n	800090a <HAL_CAN_GetRxMessage+0x11a>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	331b      	adds	r3, #27
 80008fa:	011b      	lsls	r3, r3, #4
 80008fc:	4413      	add	r3, r2
 80008fe:	3304      	adds	r3, #4
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f003 020f 	and.w	r2, r3, #15
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	331b      	adds	r3, #27
 8000912:	011b      	lsls	r3, r3, #4
 8000914:	4413      	add	r3, r2
 8000916:	3304      	adds	r3, #4
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	0a1b      	lsrs	r3, r3, #8
 800091c:	b2da      	uxtb	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	331b      	adds	r3, #27
 800092a:	011b      	lsls	r3, r3, #4
 800092c:	4413      	add	r3, r2
 800092e:	3304      	adds	r3, #4
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	0c1b      	lsrs	r3, r3, #16
 8000934:	b29a      	uxth	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	011b      	lsls	r3, r3, #4
 8000942:	4413      	add	r3, r2
 8000944:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	b2da      	uxtb	r2, r3
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	011b      	lsls	r3, r3, #4
 8000958:	4413      	add	r3, r2
 800095a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	0a1a      	lsrs	r2, r3, #8
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	3301      	adds	r3, #1
 8000966:	b2d2      	uxtb	r2, r2
 8000968:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	011b      	lsls	r3, r3, #4
 8000972:	4413      	add	r3, r2
 8000974:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	0c1a      	lsrs	r2, r3, #16
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	3302      	adds	r3, #2
 8000980:	b2d2      	uxtb	r2, r2
 8000982:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	4413      	add	r3, r2
 800098e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	0e1a      	lsrs	r2, r3, #24
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	3303      	adds	r3, #3
 800099a:	b2d2      	uxtb	r2, r2
 800099c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	68bb      	ldr	r3, [r7, #8]
 80009a4:	011b      	lsls	r3, r3, #4
 80009a6:	4413      	add	r3, r2
 80009a8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	3304      	adds	r3, #4
 80009b2:	b2d2      	uxtb	r2, r2
 80009b4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	4413      	add	r3, r2
 80009c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	0a1a      	lsrs	r2, r3, #8
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	3305      	adds	r3, #5
 80009cc:	b2d2      	uxtb	r2, r2
 80009ce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	011b      	lsls	r3, r3, #4
 80009d8:	4413      	add	r3, r2
 80009da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	0c1a      	lsrs	r2, r3, #16
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	3306      	adds	r3, #6
 80009e6:	b2d2      	uxtb	r2, r2
 80009e8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	011b      	lsls	r3, r3, #4
 80009f2:	4413      	add	r3, r2
 80009f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	0e1a      	lsrs	r2, r3, #24
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	3307      	adds	r3, #7
 8000a00:	b2d2      	uxtb	r2, r2
 8000a02:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d108      	bne.n	8000a1c <HAL_CAN_GetRxMessage+0x22c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	68da      	ldr	r2, [r3, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f042 0220 	orr.w	r2, r2, #32
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	e007      	b.n	8000a2c <HAL_CAN_GetRxMessage+0x23c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	691a      	ldr	r2, [r3, #16]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 0220 	orr.w	r2, r2, #32
 8000a2a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	e006      	b.n	8000a3e <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a34:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000a3c:	2301      	movs	r3, #1
  }
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	080027f8 	.word	0x080027f8

08000a4c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	; 0x28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	695b      	ldr	r3, [r3, #20]
 8000a5e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	691b      	ldr	r3, [r3, #16]
 8000a7e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	699b      	ldr	r3, [r3, #24]
 8000a86:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000a88:	6a3b      	ldr	r3, [r7, #32]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d07c      	beq.n	8000b8c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d023      	beq.n	8000ae4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	f003 0302 	and.w	r3, r3, #2
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d003      	beq.n	8000ab6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000aae:	6878      	ldr	r0, [r7, #4]
 8000ab0:	f000 f983 	bl	8000dba <HAL_CAN_TxMailbox0CompleteCallback>
 8000ab4:	e016      	b.n	8000ae4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	f003 0304 	and.w	r3, r3, #4
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d004      	beq.n	8000aca <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ac6:	627b      	str	r3, [r7, #36]	; 0x24
 8000ac8:	e00c      	b.n	8000ae4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	f003 0308 	and.w	r3, r3, #8
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d004      	beq.n	8000ade <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ada:	627b      	str	r3, [r7, #36]	; 0x24
 8000adc:	e002      	b.n	8000ae4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f000 f986 	bl	8000df0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d024      	beq.n	8000b38 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000af6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d003      	beq.n	8000b0a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f000 f962 	bl	8000dcc <HAL_CAN_TxMailbox1CompleteCallback>
 8000b08:	e016      	b.n	8000b38 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d004      	beq.n	8000b1e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b16:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b1c:	e00c      	b.n	8000b38 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d004      	beq.n	8000b32 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8000b30:	e002      	b.n	8000b38 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f000 f965 	bl	8000e02 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d024      	beq.n	8000b8c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000b4a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d003      	beq.n	8000b5e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f000 f941 	bl	8000dde <HAL_CAN_TxMailbox2CompleteCallback>
 8000b5c:	e016      	b.n	8000b8c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d004      	beq.n	8000b72 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8000b70:	e00c      	b.n	8000b8c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d004      	beq.n	8000b86 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b82:	627b      	str	r3, [r7, #36]	; 0x24
 8000b84:	e002      	b.n	8000b8c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f000 f944 	bl	8000e14 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000b8c:	6a3b      	ldr	r3, [r7, #32]
 8000b8e:	f003 0308 	and.w	r3, r3, #8
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d00c      	beq.n	8000bb0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	f003 0310 	and.w	r3, r3, #16
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d007      	beq.n	8000bb0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2210      	movs	r2, #16
 8000bae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000bb0:	6a3b      	ldr	r3, [r7, #32]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00b      	beq.n	8000bd2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	f003 0308 	and.w	r3, r3, #8
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d006      	beq.n	8000bd2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2208      	movs	r2, #8
 8000bca:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f000 f92a 	bl	8000e26 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000bd2:	6a3b      	ldr	r3, [r7, #32]
 8000bd4:	f003 0302 	and.w	r3, r3, #2
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d009      	beq.n	8000bf0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	f003 0303 	and.w	r3, r3, #3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d002      	beq.n	8000bf0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f7ff faae 	bl	800014c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000bf0:	6a3b      	ldr	r3, [r7, #32]
 8000bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00c      	beq.n	8000c14 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	f003 0310 	and.w	r3, r3, #16
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d007      	beq.n	8000c14 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2210      	movs	r2, #16
 8000c12:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000c14:	6a3b      	ldr	r3, [r7, #32]
 8000c16:	f003 0320 	and.w	r3, r3, #32
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d00b      	beq.n	8000c36 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d006      	beq.n	8000c36 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2208      	movs	r2, #8
 8000c2e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f000 f90a 	bl	8000e4a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000c36:	6a3b      	ldr	r3, [r7, #32]
 8000c38:	f003 0310 	and.w	r3, r3, #16
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d009      	beq.n	8000c54 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	691b      	ldr	r3, [r3, #16]
 8000c46:	f003 0303 	and.w	r3, r3, #3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d002      	beq.n	8000c54 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f000 f8f2 	bl	8000e38 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000c54:	6a3b      	ldr	r3, [r7, #32]
 8000c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d00b      	beq.n	8000c76 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	f003 0310 	and.w	r3, r3, #16
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d006      	beq.n	8000c76 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2210      	movs	r2, #16
 8000c6e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 f8f3 	bl	8000e5c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000c76:	6a3b      	ldr	r3, [r7, #32]
 8000c78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d00b      	beq.n	8000c98 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	f003 0308 	and.w	r3, r3, #8
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d006      	beq.n	8000c98 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2208      	movs	r2, #8
 8000c90:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f000 f8eb 	bl	8000e6e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000c98:	6a3b      	ldr	r3, [r7, #32]
 8000c9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d07b      	beq.n	8000d9a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d072      	beq.n	8000d92 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000cac:	6a3b      	ldr	r3, [r7, #32]
 8000cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d008      	beq.n	8000cc8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d003      	beq.n	8000cc8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc2:	f043 0301 	orr.w	r3, r3, #1
 8000cc6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000cc8:	6a3b      	ldr	r3, [r7, #32]
 8000cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d008      	beq.n	8000ce4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d003      	beq.n	8000ce4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cde:	f043 0302 	orr.w	r3, r3, #2
 8000ce2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000ce4:	6a3b      	ldr	r3, [r7, #32]
 8000ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d008      	beq.n	8000d00 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d003      	beq.n	8000d00 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfa:	f043 0304 	orr.w	r3, r3, #4
 8000cfe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000d00:	6a3b      	ldr	r3, [r7, #32]
 8000d02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d043      	beq.n	8000d92 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d03e      	beq.n	8000d92 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000d1a:	2b60      	cmp	r3, #96	; 0x60
 8000d1c:	d02b      	beq.n	8000d76 <HAL_CAN_IRQHandler+0x32a>
 8000d1e:	2b60      	cmp	r3, #96	; 0x60
 8000d20:	d82e      	bhi.n	8000d80 <HAL_CAN_IRQHandler+0x334>
 8000d22:	2b50      	cmp	r3, #80	; 0x50
 8000d24:	d022      	beq.n	8000d6c <HAL_CAN_IRQHandler+0x320>
 8000d26:	2b50      	cmp	r3, #80	; 0x50
 8000d28:	d82a      	bhi.n	8000d80 <HAL_CAN_IRQHandler+0x334>
 8000d2a:	2b40      	cmp	r3, #64	; 0x40
 8000d2c:	d019      	beq.n	8000d62 <HAL_CAN_IRQHandler+0x316>
 8000d2e:	2b40      	cmp	r3, #64	; 0x40
 8000d30:	d826      	bhi.n	8000d80 <HAL_CAN_IRQHandler+0x334>
 8000d32:	2b30      	cmp	r3, #48	; 0x30
 8000d34:	d010      	beq.n	8000d58 <HAL_CAN_IRQHandler+0x30c>
 8000d36:	2b30      	cmp	r3, #48	; 0x30
 8000d38:	d822      	bhi.n	8000d80 <HAL_CAN_IRQHandler+0x334>
 8000d3a:	2b10      	cmp	r3, #16
 8000d3c:	d002      	beq.n	8000d44 <HAL_CAN_IRQHandler+0x2f8>
 8000d3e:	2b20      	cmp	r3, #32
 8000d40:	d005      	beq.n	8000d4e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000d42:	e01d      	b.n	8000d80 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8000d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d46:	f043 0308 	orr.w	r3, r3, #8
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000d4c:	e019      	b.n	8000d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	f043 0310 	orr.w	r3, r3, #16
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000d56:	e014      	b.n	8000d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5a:	f043 0320 	orr.w	r3, r3, #32
 8000d5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000d60:	e00f      	b.n	8000d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8000d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000d6a:	e00a      	b.n	8000d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8000d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000d74:	e005      	b.n	8000d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000d7e:	e000      	b.n	8000d82 <HAL_CAN_IRQHandler+0x336>
            break;
 8000d80:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	699a      	ldr	r2, [r3, #24]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000d90:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2204      	movs	r2, #4
 8000d98:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d008      	beq.n	8000db2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da6:	431a      	orrs	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f000 f867 	bl	8000e80 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8000db2:	bf00      	nop
 8000db4:	3728      	adds	r7, #40	; 0x28
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b083      	sub	sp, #12
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr

08000dcc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr

08000dde <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr

08000df0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr

08000e02 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000e02:	b480      	push	{r7}
 8000e04:	b083      	sub	sp, #12
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr

08000e14 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr

08000e26 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8000e26:	b480      	push	{r7}
 8000e28:	b083      	sub	sp, #12
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr

08000e38 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr

08000e4a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr

08000e5c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr

08000e6e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr
	...

08000e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec6:	4a04      	ldr	r2, [pc, #16]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	60d3      	str	r3, [r2, #12]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	f003 0307 	and.w	r3, r3, #7
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	db0a      	blt.n	8000f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	490c      	ldr	r1, [pc, #48]	; (8000f44 <__NVIC_SetPriority+0x4c>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	0112      	lsls	r2, r2, #4
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f20:	e00a      	b.n	8000f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4908      	ldr	r1, [pc, #32]	; (8000f48 <__NVIC_SetPriority+0x50>)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	3b04      	subs	r3, #4
 8000f30:	0112      	lsls	r2, r2, #4
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	440b      	add	r3, r1
 8000f36:	761a      	strb	r2, [r3, #24]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	e000e100 	.word	0xe000e100
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	; 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f1c3 0307 	rsb	r3, r3, #7
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	bf28      	it	cs
 8000f6a:	2304      	movcs	r3, #4
 8000f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3304      	adds	r3, #4
 8000f72:	2b06      	cmp	r3, #6
 8000f74:	d902      	bls.n	8000f7c <NVIC_EncodePriority+0x30>
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3b03      	subs	r3, #3
 8000f7a:	e000      	b.n	8000f7e <NVIC_EncodePriority+0x32>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	f04f 32ff 	mov.w	r2, #4294967295
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	401a      	ands	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f94:	f04f 31ff 	mov.w	r1, #4294967295
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9e:	43d9      	mvns	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	4313      	orrs	r3, r2
         );
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3724      	adds	r7, #36	; 0x24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr

08000fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fc0:	d301      	bcc.n	8000fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e00f      	b.n	8000fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	; (8000ff0 <SysTick_Config+0x40>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fce:	210f      	movs	r1, #15
 8000fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd4:	f7ff ff90 	bl	8000ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd8:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <SysTick_Config+0x40>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fde:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <SysTick_Config+0x40>)
 8000fe0:	2207      	movs	r2, #7
 8000fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	e000e010 	.word	0xe000e010

08000ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b07      	cmp	r3, #7
 8001000:	d00f      	beq.n	8001022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b06      	cmp	r3, #6
 8001006:	d00c      	beq.n	8001022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b05      	cmp	r3, #5
 800100c:	d009      	beq.n	8001022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b04      	cmp	r3, #4
 8001012:	d006      	beq.n	8001022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b03      	cmp	r3, #3
 8001018:	d003      	beq.n	8001022 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800101a:	2191      	movs	r1, #145	; 0x91
 800101c:	4804      	ldr	r0, [pc, #16]	; (8001030 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800101e:	f7ff f9f9 	bl	8000414 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff ff36 	bl	8000e94 <__NVIC_SetPriorityGrouping>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	08002830 	.word	0x08002830

08001034 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b0f      	cmp	r3, #15
 800104a:	d903      	bls.n	8001054 <HAL_NVIC_SetPriority+0x20>
 800104c:	21a9      	movs	r1, #169	; 0xa9
 800104e:	480e      	ldr	r0, [pc, #56]	; (8001088 <HAL_NVIC_SetPriority+0x54>)
 8001050:	f7ff f9e0 	bl	8000414 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	2b0f      	cmp	r3, #15
 8001058:	d903      	bls.n	8001062 <HAL_NVIC_SetPriority+0x2e>
 800105a:	21aa      	movs	r1, #170	; 0xaa
 800105c:	480a      	ldr	r0, [pc, #40]	; (8001088 <HAL_NVIC_SetPriority+0x54>)
 800105e:	f7ff f9d9 	bl	8000414 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001062:	f7ff ff3b 	bl	8000edc <__NVIC_GetPriorityGrouping>
 8001066:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	68b9      	ldr	r1, [r7, #8]
 800106c:	6978      	ldr	r0, [r7, #20]
 800106e:	f7ff ff6d 	bl	8000f4c <NVIC_EncodePriority>
 8001072:	4602      	mov	r2, r0
 8001074:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001078:	4611      	mov	r1, r2
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff3c 	bl	8000ef8 <__NVIC_SetPriority>
}
 8001080:	bf00      	nop
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	08002830 	.word	0x08002830

0800108c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ff8b 	bl	8000fb0 <SysTick_Config>
 800109a:	4603      	mov	r3, r0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	; 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a96      	ldr	r2, [pc, #600]	; (8001314 <HAL_GPIO_Init+0x270>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d013      	beq.n	80010e6 <HAL_GPIO_Init+0x42>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a95      	ldr	r2, [pc, #596]	; (8001318 <HAL_GPIO_Init+0x274>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00f      	beq.n	80010e6 <HAL_GPIO_Init+0x42>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a94      	ldr	r2, [pc, #592]	; (800131c <HAL_GPIO_Init+0x278>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d00b      	beq.n	80010e6 <HAL_GPIO_Init+0x42>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a93      	ldr	r2, [pc, #588]	; (8001320 <HAL_GPIO_Init+0x27c>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d007      	beq.n	80010e6 <HAL_GPIO_Init+0x42>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a92      	ldr	r2, [pc, #584]	; (8001324 <HAL_GPIO_Init+0x280>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_Init+0x42>
 80010de:	21bd      	movs	r1, #189	; 0xbd
 80010e0:	4891      	ldr	r0, [pc, #580]	; (8001328 <HAL_GPIO_Init+0x284>)
 80010e2:	f7ff f997 	bl	8000414 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d005      	beq.n	80010fc <HAL_GPIO_Init+0x58>
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	0c1b      	lsrs	r3, r3, #16
 80010f6:	041b      	lsls	r3, r3, #16
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x60>
 80010fc:	21be      	movs	r1, #190	; 0xbe
 80010fe:	488a      	ldr	r0, [pc, #552]	; (8001328 <HAL_GPIO_Init+0x284>)
 8001100:	f7ff f988 	bl	8000414 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	f000 821c 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	2b01      	cmp	r3, #1
 8001114:	f000 8217 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	2b11      	cmp	r3, #17
 800111e:	f000 8212 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	2b02      	cmp	r3, #2
 8001128:	f000 820d 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2b12      	cmp	r3, #18
 8001132:	f000 8208 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	4a7c      	ldr	r2, [pc, #496]	; (800132c <HAL_GPIO_Init+0x288>)
 800113c:	4293      	cmp	r3, r2
 800113e:	f000 8202 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	4a7a      	ldr	r2, [pc, #488]	; (8001330 <HAL_GPIO_Init+0x28c>)
 8001148:	4293      	cmp	r3, r2
 800114a:	f000 81fc 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	4a78      	ldr	r2, [pc, #480]	; (8001334 <HAL_GPIO_Init+0x290>)
 8001154:	4293      	cmp	r3, r2
 8001156:	f000 81f6 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	4a76      	ldr	r2, [pc, #472]	; (8001338 <HAL_GPIO_Init+0x294>)
 8001160:	4293      	cmp	r3, r2
 8001162:	f000 81f0 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	4a74      	ldr	r2, [pc, #464]	; (800133c <HAL_GPIO_Init+0x298>)
 800116c:	4293      	cmp	r3, r2
 800116e:	f000 81ea 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	4a72      	ldr	r2, [pc, #456]	; (8001340 <HAL_GPIO_Init+0x29c>)
 8001178:	4293      	cmp	r3, r2
 800117a:	f000 81e4 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b03      	cmp	r3, #3
 8001184:	f000 81df 	beq.w	8001546 <HAL_GPIO_Init+0x4a2>
 8001188:	21bf      	movs	r1, #191	; 0xbf
 800118a:	4867      	ldr	r0, [pc, #412]	; (8001328 <HAL_GPIO_Init+0x284>)
 800118c:	f7ff f942 	bl	8000414 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001190:	e1d9      	b.n	8001546 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001192:	2201      	movs	r2, #1
 8001194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	69fa      	ldr	r2, [r7, #28]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	f040 81c8 	bne.w	8001540 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a58      	ldr	r2, [pc, #352]	; (8001314 <HAL_GPIO_Init+0x270>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d013      	beq.n	80011e0 <HAL_GPIO_Init+0x13c>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a57      	ldr	r2, [pc, #348]	; (8001318 <HAL_GPIO_Init+0x274>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d00f      	beq.n	80011e0 <HAL_GPIO_Init+0x13c>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a56      	ldr	r2, [pc, #344]	; (800131c <HAL_GPIO_Init+0x278>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d00b      	beq.n	80011e0 <HAL_GPIO_Init+0x13c>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a55      	ldr	r2, [pc, #340]	; (8001320 <HAL_GPIO_Init+0x27c>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d007      	beq.n	80011e0 <HAL_GPIO_Init+0x13c>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a54      	ldr	r2, [pc, #336]	; (8001324 <HAL_GPIO_Init+0x280>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x13c>
 80011d8:	21cd      	movs	r1, #205	; 0xcd
 80011da:	4853      	ldr	r0, [pc, #332]	; (8001328 <HAL_GPIO_Init+0x284>)
 80011dc:	f7ff f91a 	bl	8000414 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	4a56      	ldr	r2, [pc, #344]	; (8001340 <HAL_GPIO_Init+0x29c>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	f000 80c1 	beq.w	800136e <HAL_GPIO_Init+0x2ca>
 80011ec:	4a54      	ldr	r2, [pc, #336]	; (8001340 <HAL_GPIO_Init+0x29c>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	f200 80e7 	bhi.w	80013c2 <HAL_GPIO_Init+0x31e>
 80011f4:	4a4f      	ldr	r2, [pc, #316]	; (8001334 <HAL_GPIO_Init+0x290>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	f000 80b9 	beq.w	800136e <HAL_GPIO_Init+0x2ca>
 80011fc:	4a4d      	ldr	r2, [pc, #308]	; (8001334 <HAL_GPIO_Init+0x290>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	f200 80df 	bhi.w	80013c2 <HAL_GPIO_Init+0x31e>
 8001204:	4a4d      	ldr	r2, [pc, #308]	; (800133c <HAL_GPIO_Init+0x298>)
 8001206:	4293      	cmp	r3, r2
 8001208:	f000 80b1 	beq.w	800136e <HAL_GPIO_Init+0x2ca>
 800120c:	4a4b      	ldr	r2, [pc, #300]	; (800133c <HAL_GPIO_Init+0x298>)
 800120e:	4293      	cmp	r3, r2
 8001210:	f200 80d7 	bhi.w	80013c2 <HAL_GPIO_Init+0x31e>
 8001214:	4a46      	ldr	r2, [pc, #280]	; (8001330 <HAL_GPIO_Init+0x28c>)
 8001216:	4293      	cmp	r3, r2
 8001218:	f000 80a9 	beq.w	800136e <HAL_GPIO_Init+0x2ca>
 800121c:	4a44      	ldr	r2, [pc, #272]	; (8001330 <HAL_GPIO_Init+0x28c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	f200 80cf 	bhi.w	80013c2 <HAL_GPIO_Init+0x31e>
 8001224:	4a44      	ldr	r2, [pc, #272]	; (8001338 <HAL_GPIO_Init+0x294>)
 8001226:	4293      	cmp	r3, r2
 8001228:	f000 80a1 	beq.w	800136e <HAL_GPIO_Init+0x2ca>
 800122c:	4a42      	ldr	r2, [pc, #264]	; (8001338 <HAL_GPIO_Init+0x294>)
 800122e:	4293      	cmp	r3, r2
 8001230:	f200 80c7 	bhi.w	80013c2 <HAL_GPIO_Init+0x31e>
 8001234:	2b12      	cmp	r3, #18
 8001236:	d82b      	bhi.n	8001290 <HAL_GPIO_Init+0x1ec>
 8001238:	2b12      	cmp	r3, #18
 800123a:	f200 80c2 	bhi.w	80013c2 <HAL_GPIO_Init+0x31e>
 800123e:	a201      	add	r2, pc, #4	; (adr r2, 8001244 <HAL_GPIO_Init+0x1a0>)
 8001240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001244:	0800136f 	.word	0x0800136f
 8001248:	08001299 	.word	0x08001299
 800124c:	080012eb 	.word	0x080012eb
 8001250:	080013bd 	.word	0x080013bd
 8001254:	080013c3 	.word	0x080013c3
 8001258:	080013c3 	.word	0x080013c3
 800125c:	080013c3 	.word	0x080013c3
 8001260:	080013c3 	.word	0x080013c3
 8001264:	080013c3 	.word	0x080013c3
 8001268:	080013c3 	.word	0x080013c3
 800126c:	080013c3 	.word	0x080013c3
 8001270:	080013c3 	.word	0x080013c3
 8001274:	080013c3 	.word	0x080013c3
 8001278:	080013c3 	.word	0x080013c3
 800127c:	080013c3 	.word	0x080013c3
 8001280:	080013c3 	.word	0x080013c3
 8001284:	080013c3 	.word	0x080013c3
 8001288:	080012c1 	.word	0x080012c1
 800128c:	08001345 	.word	0x08001345
 8001290:	4a26      	ldr	r2, [pc, #152]	; (800132c <HAL_GPIO_Init+0x288>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d06b      	beq.n	800136e <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001296:	e094      	b.n	80013c2 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	2b02      	cmp	r3, #2
 800129e:	d00b      	beq.n	80012b8 <HAL_GPIO_Init+0x214>
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d007      	beq.n	80012b8 <HAL_GPIO_Init+0x214>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_Init+0x214>
 80012b0:	21d5      	movs	r1, #213	; 0xd5
 80012b2:	481d      	ldr	r0, [pc, #116]	; (8001328 <HAL_GPIO_Init+0x284>)
 80012b4:	f7ff f8ae 	bl	8000414 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	623b      	str	r3, [r7, #32]
          break;
 80012be:	e081      	b.n	80013c4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d00b      	beq.n	80012e0 <HAL_GPIO_Init+0x23c>
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d007      	beq.n	80012e0 <HAL_GPIO_Init+0x23c>
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	2b03      	cmp	r3, #3
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x23c>
 80012d8:	21dc      	movs	r1, #220	; 0xdc
 80012da:	4813      	ldr	r0, [pc, #76]	; (8001328 <HAL_GPIO_Init+0x284>)
 80012dc:	f7ff f89a 	bl	8000414 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	3304      	adds	r3, #4
 80012e6:	623b      	str	r3, [r7, #32]
          break;
 80012e8:	e06c      	b.n	80013c4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d00b      	beq.n	800130a <HAL_GPIO_Init+0x266>
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d007      	beq.n	800130a <HAL_GPIO_Init+0x266>
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	2b03      	cmp	r3, #3
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x266>
 8001302:	21e3      	movs	r1, #227	; 0xe3
 8001304:	4808      	ldr	r0, [pc, #32]	; (8001328 <HAL_GPIO_Init+0x284>)
 8001306:	f7ff f885 	bl	8000414 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	3308      	adds	r3, #8
 8001310:	623b      	str	r3, [r7, #32]
          break;
 8001312:	e057      	b.n	80013c4 <HAL_GPIO_Init+0x320>
 8001314:	40010800 	.word	0x40010800
 8001318:	40010c00 	.word	0x40010c00
 800131c:	40011000 	.word	0x40011000
 8001320:	40011400 	.word	0x40011400
 8001324:	40011800 	.word	0x40011800
 8001328:	0800286c 	.word	0x0800286c
 800132c:	10110000 	.word	0x10110000
 8001330:	10210000 	.word	0x10210000
 8001334:	10310000 	.word	0x10310000
 8001338:	10120000 	.word	0x10120000
 800133c:	10220000 	.word	0x10220000
 8001340:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d00b      	beq.n	8001364 <HAL_GPIO_Init+0x2c0>
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d007      	beq.n	8001364 <HAL_GPIO_Init+0x2c0>
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	2b03      	cmp	r3, #3
 800135a:	d003      	beq.n	8001364 <HAL_GPIO_Init+0x2c0>
 800135c:	21ea      	movs	r1, #234	; 0xea
 800135e:	4880      	ldr	r0, [pc, #512]	; (8001560 <HAL_GPIO_Init+0x4bc>)
 8001360:	f7ff f858 	bl	8000414 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	330c      	adds	r3, #12
 800136a:	623b      	str	r3, [r7, #32]
          break;
 800136c:	e02a      	b.n	80013c4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00b      	beq.n	800138e <HAL_GPIO_Init+0x2ea>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d007      	beq.n	800138e <HAL_GPIO_Init+0x2ea>
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b02      	cmp	r3, #2
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x2ea>
 8001386:	21f7      	movs	r1, #247	; 0xf7
 8001388:	4875      	ldr	r0, [pc, #468]	; (8001560 <HAL_GPIO_Init+0x4bc>)
 800138a:	f7ff f843 	bl	8000414 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d102      	bne.n	800139c <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001396:	2304      	movs	r3, #4
 8001398:	623b      	str	r3, [r7, #32]
          break;
 800139a:	e013      	b.n	80013c4 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d105      	bne.n	80013b0 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013a4:	2308      	movs	r3, #8
 80013a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	69fa      	ldr	r2, [r7, #28]
 80013ac:	611a      	str	r2, [r3, #16]
          break;
 80013ae:	e009      	b.n	80013c4 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013b0:	2308      	movs	r3, #8
 80013b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	615a      	str	r2, [r3, #20]
          break;
 80013ba:	e003      	b.n	80013c4 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
          break;
 80013c0:	e000      	b.n	80013c4 <HAL_GPIO_Init+0x320>
          break;
 80013c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	2bff      	cmp	r3, #255	; 0xff
 80013c8:	d801      	bhi.n	80013ce <HAL_GPIO_Init+0x32a>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	e001      	b.n	80013d2 <HAL_GPIO_Init+0x32e>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3304      	adds	r3, #4
 80013d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	2bff      	cmp	r3, #255	; 0xff
 80013d8:	d802      	bhi.n	80013e0 <HAL_GPIO_Init+0x33c>
 80013da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	e002      	b.n	80013e6 <HAL_GPIO_Init+0x342>
 80013e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e2:	3b08      	subs	r3, #8
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	210f      	movs	r1, #15
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	401a      	ands	r2, r3
 80013f8:	6a39      	ldr	r1, [r7, #32]
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001400:	431a      	orrs	r2, r3
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140e:	2b00      	cmp	r3, #0
 8001410:	f000 8096 	beq.w	8001540 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001414:	4b53      	ldr	r3, [pc, #332]	; (8001564 <HAL_GPIO_Init+0x4c0>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a52      	ldr	r2, [pc, #328]	; (8001564 <HAL_GPIO_Init+0x4c0>)
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b50      	ldr	r3, [pc, #320]	; (8001564 <HAL_GPIO_Init+0x4c0>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800142c:	4a4e      	ldr	r2, [pc, #312]	; (8001568 <HAL_GPIO_Init+0x4c4>)
 800142e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001430:	089b      	lsrs	r3, r3, #2
 8001432:	3302      	adds	r3, #2
 8001434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001438:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800143a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143c:	f003 0303 	and.w	r3, r3, #3
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	220f      	movs	r2, #15
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43db      	mvns	r3, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4013      	ands	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a46      	ldr	r2, [pc, #280]	; (800156c <HAL_GPIO_Init+0x4c8>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d013      	beq.n	8001480 <HAL_GPIO_Init+0x3dc>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a45      	ldr	r2, [pc, #276]	; (8001570 <HAL_GPIO_Init+0x4cc>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d00d      	beq.n	800147c <HAL_GPIO_Init+0x3d8>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a44      	ldr	r2, [pc, #272]	; (8001574 <HAL_GPIO_Init+0x4d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d007      	beq.n	8001478 <HAL_GPIO_Init+0x3d4>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a43      	ldr	r2, [pc, #268]	; (8001578 <HAL_GPIO_Init+0x4d4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d101      	bne.n	8001474 <HAL_GPIO_Init+0x3d0>
 8001470:	2303      	movs	r3, #3
 8001472:	e006      	b.n	8001482 <HAL_GPIO_Init+0x3de>
 8001474:	2304      	movs	r3, #4
 8001476:	e004      	b.n	8001482 <HAL_GPIO_Init+0x3de>
 8001478:	2302      	movs	r3, #2
 800147a:	e002      	b.n	8001482 <HAL_GPIO_Init+0x3de>
 800147c:	2301      	movs	r3, #1
 800147e:	e000      	b.n	8001482 <HAL_GPIO_Init+0x3de>
 8001480:	2300      	movs	r3, #0
 8001482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001484:	f002 0203 	and.w	r2, r2, #3
 8001488:	0092      	lsls	r2, r2, #2
 800148a:	4093      	lsls	r3, r2
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	4313      	orrs	r3, r2
 8001490:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001492:	4935      	ldr	r1, [pc, #212]	; (8001568 <HAL_GPIO_Init+0x4c4>)
 8001494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001496:	089b      	lsrs	r3, r3, #2
 8001498:	3302      	adds	r3, #2
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014ac:	4b33      	ldr	r3, [pc, #204]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	4932      	ldr	r1, [pc, #200]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]
 80014b8:	e006      	b.n	80014c8 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014ba:	4b30      	ldr	r3, [pc, #192]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014bc:	689a      	ldr	r2, [r3, #8]
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	43db      	mvns	r3, r3
 80014c2:	492e      	ldr	r1, [pc, #184]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d006      	beq.n	80014e2 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014d4:	4b29      	ldr	r3, [pc, #164]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	4928      	ldr	r1, [pc, #160]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	60cb      	str	r3, [r1, #12]
 80014e0:	e006      	b.n	80014f0 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014e2:	4b26      	ldr	r3, [pc, #152]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014e4:	68da      	ldr	r2, [r3, #12]
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	4924      	ldr	r1, [pc, #144]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014ec:	4013      	ands	r3, r2
 80014ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d006      	beq.n	800150a <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014fc:	4b1f      	ldr	r3, [pc, #124]	; (800157c <HAL_GPIO_Init+0x4d8>)
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	491e      	ldr	r1, [pc, #120]	; (800157c <HAL_GPIO_Init+0x4d8>)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	4313      	orrs	r3, r2
 8001506:	604b      	str	r3, [r1, #4]
 8001508:	e006      	b.n	8001518 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <HAL_GPIO_Init+0x4d8>)
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	43db      	mvns	r3, r3
 8001512:	491a      	ldr	r1, [pc, #104]	; (800157c <HAL_GPIO_Init+0x4d8>)
 8001514:	4013      	ands	r3, r2
 8001516:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_GPIO_Init+0x4d8>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4914      	ldr	r1, [pc, #80]	; (800157c <HAL_GPIO_Init+0x4d8>)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	4313      	orrs	r3, r2
 800152e:	600b      	str	r3, [r1, #0]
 8001530:	e006      	b.n	8001540 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <HAL_GPIO_Init+0x4d8>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	43db      	mvns	r3, r3
 800153a:	4910      	ldr	r1, [pc, #64]	; (800157c <HAL_GPIO_Init+0x4d8>)
 800153c:	4013      	ands	r3, r2
 800153e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001542:	3301      	adds	r3, #1
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	fa22 f303 	lsr.w	r3, r2, r3
 8001550:	2b00      	cmp	r3, #0
 8001552:	f47f ae1e 	bne.w	8001192 <HAL_GPIO_Init+0xee>
  }
}
 8001556:	bf00      	nop
 8001558:	bf00      	nop
 800155a:	3728      	adds	r7, #40	; 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	0800286c 	.word	0x0800286c
 8001564:	40021000 	.word	0x40021000
 8001568:	40010000 	.word	0x40010000
 800156c:	40010800 	.word	0x40010800
 8001570:	40010c00 	.word	0x40010c00
 8001574:	40011000 	.word	0x40011000
 8001578:	40011400 	.word	0x40011400
 800157c:	40010400 	.word	0x40010400

08001580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
 800158c:	4613      	mov	r3, r2
 800158e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001590:	887b      	ldrh	r3, [r7, #2]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d004      	beq.n	80015a0 <HAL_GPIO_WritePin+0x20>
 8001596:	887b      	ldrh	r3, [r7, #2]
 8001598:	0c1b      	lsrs	r3, r3, #16
 800159a:	041b      	lsls	r3, r3, #16
 800159c:	2b00      	cmp	r3, #0
 800159e:	d004      	beq.n	80015aa <HAL_GPIO_WritePin+0x2a>
 80015a0:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 80015a4:	480e      	ldr	r0, [pc, #56]	; (80015e0 <HAL_GPIO_WritePin+0x60>)
 80015a6:	f7fe ff35 	bl	8000414 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80015aa:	787b      	ldrb	r3, [r7, #1]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d007      	beq.n	80015c0 <HAL_GPIO_WritePin+0x40>
 80015b0:	787b      	ldrb	r3, [r7, #1]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d004      	beq.n	80015c0 <HAL_GPIO_WritePin+0x40>
 80015b6:	f240 11d5 	movw	r1, #469	; 0x1d5
 80015ba:	4809      	ldr	r0, [pc, #36]	; (80015e0 <HAL_GPIO_WritePin+0x60>)
 80015bc:	f7fe ff2a 	bl	8000414 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80015c0:	787b      	ldrb	r3, [r7, #1]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015c6:	887a      	ldrh	r2, [r7, #2]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015cc:	e003      	b.n	80015d6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015ce:	887b      	ldrh	r3, [r7, #2]
 80015d0:	041a      	lsls	r2, r3, #16
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	611a      	str	r2, [r3, #16]
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	0800286c 	.word	0x0800286c

080015e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e1b6      	b.n	8001964 <HAL_I2C_Init+0x380>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a9c      	ldr	r2, [pc, #624]	; (800186c <HAL_I2C_Init+0x288>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d009      	beq.n	8001614 <HAL_I2C_Init+0x30>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a9a      	ldr	r2, [pc, #616]	; (8001870 <HAL_I2C_Init+0x28c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d004      	beq.n	8001614 <HAL_I2C_Init+0x30>
 800160a:	f240 11db 	movw	r1, #475	; 0x1db
 800160e:	4899      	ldr	r0, [pc, #612]	; (8001874 <HAL_I2C_Init+0x290>)
 8001610:	f7fe ff00 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d004      	beq.n	8001626 <HAL_I2C_Init+0x42>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	4a95      	ldr	r2, [pc, #596]	; (8001878 <HAL_I2C_Init+0x294>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d904      	bls.n	8001630 <HAL_I2C_Init+0x4c>
 8001626:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800162a:	4892      	ldr	r0, [pc, #584]	; (8001874 <HAL_I2C_Init+0x290>)
 800162c:	f7fe fef2 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d009      	beq.n	800164c <HAL_I2C_Init+0x68>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001640:	d004      	beq.n	800164c <HAL_I2C_Init+0x68>
 8001642:	f240 11dd 	movw	r1, #477	; 0x1dd
 8001646:	488b      	ldr	r0, [pc, #556]	; (8001874 <HAL_I2C_Init+0x290>)
 8001648:	f7fe fee4 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001654:	f023 0303 	bic.w	r3, r3, #3
 8001658:	2b00      	cmp	r3, #0
 800165a:	d004      	beq.n	8001666 <HAL_I2C_Init+0x82>
 800165c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8001660:	4884      	ldr	r0, [pc, #528]	; (8001874 <HAL_I2C_Init+0x290>)
 8001662:	f7fe fed7 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800166e:	d009      	beq.n	8001684 <HAL_I2C_Init+0xa0>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001678:	d004      	beq.n	8001684 <HAL_I2C_Init+0xa0>
 800167a:	f240 11df 	movw	r1, #479	; 0x1df
 800167e:	487d      	ldr	r0, [pc, #500]	; (8001874 <HAL_I2C_Init+0x290>)
 8001680:	f7fe fec8 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d008      	beq.n	800169e <HAL_I2C_Init+0xba>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	695b      	ldr	r3, [r3, #20]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d004      	beq.n	800169e <HAL_I2C_Init+0xba>
 8001694:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001698:	4876      	ldr	r0, [pc, #472]	; (8001874 <HAL_I2C_Init+0x290>)
 800169a:	f7fe febb 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d004      	beq.n	80016b4 <HAL_I2C_Init+0xd0>
 80016aa:	f240 11e1 	movw	r1, #481	; 0x1e1
 80016ae:	4871      	ldr	r0, [pc, #452]	; (8001874 <HAL_I2C_Init+0x290>)
 80016b0:	f7fe feb0 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	69db      	ldr	r3, [r3, #28]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d008      	beq.n	80016ce <HAL_I2C_Init+0xea>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69db      	ldr	r3, [r3, #28]
 80016c0:	2b40      	cmp	r3, #64	; 0x40
 80016c2:	d004      	beq.n	80016ce <HAL_I2C_Init+0xea>
 80016c4:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80016c8:	486a      	ldr	r0, [pc, #424]	; (8001874 <HAL_I2C_Init+0x290>)
 80016ca:	f7fe fea3 	bl	8000414 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d008      	beq.n	80016e8 <HAL_I2C_Init+0x104>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	2b80      	cmp	r3, #128	; 0x80
 80016dc:	d004      	beq.n	80016e8 <HAL_I2C_Init+0x104>
 80016de:	f240 11e3 	movw	r1, #483	; 0x1e3
 80016e2:	4864      	ldr	r0, [pc, #400]	; (8001874 <HAL_I2C_Init+0x290>)
 80016e4:	f7fe fe96 	bl	8000414 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d106      	bne.n	8001702 <HAL_I2C_Init+0x11e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7fe fdf1 	bl	80002e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2224      	movs	r2, #36	; 0x24
 8001706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f022 0201 	bic.w	r2, r2, #1
 8001718:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001728:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001738:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800173a:	f000 fe75 	bl	8002428 <HAL_RCC_GetPCLK1Freq>
 800173e:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4a4d      	ldr	r2, [pc, #308]	; (800187c <HAL_I2C_Init+0x298>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d807      	bhi.n	800175a <HAL_I2C_Init+0x176>
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4a4c      	ldr	r2, [pc, #304]	; (8001880 <HAL_I2C_Init+0x29c>)
 800174e:	4293      	cmp	r3, r2
 8001750:	bf94      	ite	ls
 8001752:	2301      	movls	r3, #1
 8001754:	2300      	movhi	r3, #0
 8001756:	b2db      	uxtb	r3, r3
 8001758:	e006      	b.n	8001768 <HAL_I2C_Init+0x184>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4a49      	ldr	r2, [pc, #292]	; (8001884 <HAL_I2C_Init+0x2a0>)
 800175e:	4293      	cmp	r3, r2
 8001760:	bf94      	ite	ls
 8001762:	2301      	movls	r3, #1
 8001764:	2300      	movhi	r3, #0
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <HAL_I2C_Init+0x18c>
  {
    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e0f9      	b.n	8001964 <HAL_I2C_Init+0x380>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4a45      	ldr	r2, [pc, #276]	; (8001888 <HAL_I2C_Init+0x2a4>)
 8001774:	fba2 2303 	umull	r2, r3, r2, r3
 8001778:	0c9b      	lsrs	r3, r3, #18
 800177a:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	430a      	orrs	r2, r1
 800178e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	4a37      	ldr	r2, [pc, #220]	; (800187c <HAL_I2C_Init+0x298>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d802      	bhi.n	80017aa <HAL_I2C_Init+0x1c6>
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	3301      	adds	r3, #1
 80017a8:	e009      	b.n	80017be <HAL_I2C_Init+0x1da>
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80017b0:	fb02 f303 	mul.w	r3, r2, r3
 80017b4:	4a35      	ldr	r2, [pc, #212]	; (800188c <HAL_I2C_Init+0x2a8>)
 80017b6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ba:	099b      	lsrs	r3, r3, #6
 80017bc:	3301      	adds	r3, #1
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	6812      	ldr	r2, [r2, #0]
 80017c2:	430b      	orrs	r3, r1
 80017c4:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80017d0:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	4928      	ldr	r1, [pc, #160]	; (800187c <HAL_I2C_Init+0x298>)
 80017da:	428b      	cmp	r3, r1
 80017dc:	d819      	bhi.n	8001812 <HAL_I2C_Init+0x22e>
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	1e59      	subs	r1, r3, #1
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80017ec:	1c59      	adds	r1, r3, #1
 80017ee:	f640 73fc 	movw	r3, #4092	; 0xffc
 80017f2:	400b      	ands	r3, r1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d00a      	beq.n	800180e <HAL_I2C_Init+0x22a>
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	1e59      	subs	r1, r3, #1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	fbb1 f3f3 	udiv	r3, r1, r3
 8001806:	3301      	adds	r3, #1
 8001808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800180c:	e063      	b.n	80018d6 <HAL_I2C_Init+0x2f2>
 800180e:	2304      	movs	r3, #4
 8001810:	e061      	b.n	80018d6 <HAL_I2C_Init+0x2f2>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d111      	bne.n	800183e <HAL_I2C_Init+0x25a>
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	1e58      	subs	r0, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6859      	ldr	r1, [r3, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	440b      	add	r3, r1
 8001828:	fbb0 f3f3 	udiv	r3, r0, r3
 800182c:	3301      	adds	r3, #1
 800182e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001832:	2b00      	cmp	r3, #0
 8001834:	bf0c      	ite	eq
 8001836:	2301      	moveq	r3, #1
 8001838:	2300      	movne	r3, #0
 800183a:	b2db      	uxtb	r3, r3
 800183c:	e012      	b.n	8001864 <HAL_I2C_Init+0x280>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	1e58      	subs	r0, r3, #1
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6859      	ldr	r1, [r3, #4]
 8001846:	460b      	mov	r3, r1
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	440b      	add	r3, r1
 800184c:	0099      	lsls	r1, r3, #2
 800184e:	440b      	add	r3, r1
 8001850:	fbb0 f3f3 	udiv	r3, r0, r3
 8001854:	3301      	adds	r3, #1
 8001856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800185a:	2b00      	cmp	r3, #0
 800185c:	bf0c      	ite	eq
 800185e:	2301      	moveq	r3, #1
 8001860:	2300      	movne	r3, #0
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	d013      	beq.n	8001890 <HAL_I2C_Init+0x2ac>
 8001868:	2301      	movs	r3, #1
 800186a:	e034      	b.n	80018d6 <HAL_I2C_Init+0x2f2>
 800186c:	40005400 	.word	0x40005400
 8001870:	40005800 	.word	0x40005800
 8001874:	080028a8 	.word	0x080028a8
 8001878:	00061a80 	.word	0x00061a80
 800187c:	000186a0 	.word	0x000186a0
 8001880:	001e847f 	.word	0x001e847f
 8001884:	003d08ff 	.word	0x003d08ff
 8001888:	431bde83 	.word	0x431bde83
 800188c:	10624dd3 	.word	0x10624dd3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d10e      	bne.n	80018b6 <HAL_I2C_Init+0x2d2>
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	1e58      	subs	r0, r3, #1
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6859      	ldr	r1, [r3, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	440b      	add	r3, r1
 80018a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80018aa:	3301      	adds	r3, #1
 80018ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018b4:	e00f      	b.n	80018d6 <HAL_I2C_Init+0x2f2>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	1e58      	subs	r0, r3, #1
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6859      	ldr	r1, [r3, #4]
 80018be:	460b      	mov	r3, r1
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	440b      	add	r3, r1
 80018c4:	0099      	lsls	r1, r3, #2
 80018c6:	440b      	add	r3, r1
 80018c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80018cc:	3301      	adds	r3, #1
 80018ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	6809      	ldr	r1, [r1, #0]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69da      	ldr	r2, [r3, #28]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	431a      	orrs	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001904:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6911      	ldr	r1, [r2, #16]
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	68d2      	ldr	r2, [r2, #12]
 8001910:	4311      	orrs	r1, r2
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	430b      	orrs	r3, r1
 8001918:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	695a      	ldr	r2, [r3, #20]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	431a      	orrs	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	430a      	orrs	r2, r1
 8001934:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f042 0201 	orr.w	r2, r2, #1
 8001944:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2220      	movs	r2, #32
 8001950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e35a      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d01c      	beq.n	80019c0 <HAL_RCC_OscConfig+0x54>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	2b00      	cmp	r3, #0
 8001990:	d116      	bne.n	80019c0 <HAL_RCC_OscConfig+0x54>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d110      	bne.n	80019c0 <HAL_RCC_OscConfig+0x54>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10a      	bne.n	80019c0 <HAL_RCC_OscConfig+0x54>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d104      	bne.n	80019c0 <HAL_RCC_OscConfig+0x54>
 80019b6:	f240 1165 	movw	r1, #357	; 0x165
 80019ba:	488f      	ldr	r0, [pc, #572]	; (8001bf8 <HAL_RCC_OscConfig+0x28c>)
 80019bc:	f7fe fd2a 	bl	8000414 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f000 809a 	beq.w	8001b02 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00e      	beq.n	80019f4 <HAL_RCC_OscConfig+0x88>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019de:	d009      	beq.n	80019f4 <HAL_RCC_OscConfig+0x88>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019e8:	d004      	beq.n	80019f4 <HAL_RCC_OscConfig+0x88>
 80019ea:	f240 116b 	movw	r1, #363	; 0x16b
 80019ee:	4882      	ldr	r0, [pc, #520]	; (8001bf8 <HAL_RCC_OscConfig+0x28c>)
 80019f0:	f7fe fd10 	bl	8000414 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019f4:	4b81      	ldr	r3, [pc, #516]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 030c 	and.w	r3, r3, #12
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d00c      	beq.n	8001a1a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a00:	4b7e      	ldr	r3, [pc, #504]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 030c 	and.w	r3, r3, #12
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d112      	bne.n	8001a32 <HAL_RCC_OscConfig+0xc6>
 8001a0c:	4b7b      	ldr	r3, [pc, #492]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a18:	d10b      	bne.n	8001a32 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1a:	4b78      	ldr	r3, [pc, #480]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d06c      	beq.n	8001b00 <HAL_RCC_OscConfig+0x194>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d168      	bne.n	8001b00 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e300      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a3a:	d106      	bne.n	8001a4a <HAL_RCC_OscConfig+0xde>
 8001a3c:	4b6f      	ldr	r3, [pc, #444]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a6e      	ldr	r2, [pc, #440]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	e02e      	b.n	8001aa8 <HAL_RCC_OscConfig+0x13c>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10c      	bne.n	8001a6c <HAL_RCC_OscConfig+0x100>
 8001a52:	4b6a      	ldr	r3, [pc, #424]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a69      	ldr	r2, [pc, #420]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	4b67      	ldr	r3, [pc, #412]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a66      	ldr	r2, [pc, #408]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a68:	6013      	str	r3, [r2, #0]
 8001a6a:	e01d      	b.n	8001aa8 <HAL_RCC_OscConfig+0x13c>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a74:	d10c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x124>
 8001a76:	4b61      	ldr	r3, [pc, #388]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a60      	ldr	r2, [pc, #384]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	4b5e      	ldr	r3, [pc, #376]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a5d      	ldr	r2, [pc, #372]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	e00b      	b.n	8001aa8 <HAL_RCC_OscConfig+0x13c>
 8001a90:	4b5a      	ldr	r3, [pc, #360]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a59      	ldr	r2, [pc, #356]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	4b57      	ldr	r3, [pc, #348]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a56      	ldr	r2, [pc, #344]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001aa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d013      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7fe fe94 	bl	80007dc <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab8:	f7fe fe90 	bl	80007dc <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b64      	cmp	r3, #100	; 0x64
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e2b4      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aca:	4b4c      	ldr	r3, [pc, #304]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x14c>
 8001ad6:	e014      	b.n	8001b02 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad8:	f7fe fe80 	bl	80007dc <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7fe fe7c 	bl	80007dc <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	; 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e2a0      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af2:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f0      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x174>
 8001afe:	e000      	b.n	8001b02 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 8080 	beq.w	8001c10 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	691b      	ldr	r3, [r3, #16]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d008      	beq.n	8001b2a <HAL_RCC_OscConfig+0x1be>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	691b      	ldr	r3, [r3, #16]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d004      	beq.n	8001b2a <HAL_RCC_OscConfig+0x1be>
 8001b20:	f240 119f 	movw	r1, #415	; 0x19f
 8001b24:	4834      	ldr	r0, [pc, #208]	; (8001bf8 <HAL_RCC_OscConfig+0x28c>)
 8001b26:	f7fe fc75 	bl	8000414 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	2b1f      	cmp	r3, #31
 8001b30:	d904      	bls.n	8001b3c <HAL_RCC_OscConfig+0x1d0>
 8001b32:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001b36:	4830      	ldr	r0, [pc, #192]	; (8001bf8 <HAL_RCC_OscConfig+0x28c>)
 8001b38:	f7fe fc6c 	bl	8000414 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b3c:	4b2f      	ldr	r3, [pc, #188]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00b      	beq.n	8001b60 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b48:	4b2c      	ldr	r3, [pc, #176]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 030c 	and.w	r3, r3, #12
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d11c      	bne.n	8001b8e <HAL_RCC_OscConfig+0x222>
 8001b54:	4b29      	ldr	r3, [pc, #164]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d116      	bne.n	8001b8e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b60:	4b26      	ldr	r3, [pc, #152]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d005      	beq.n	8001b78 <HAL_RCC_OscConfig+0x20c>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d001      	beq.n	8001b78 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e25d      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b78:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	491d      	ldr	r1, [pc, #116]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b8c:	e040      	b.n	8001c10 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d020      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b96:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <HAL_RCC_OscConfig+0x294>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9c:	f7fe fe1e 	bl	80007dc <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba4:	f7fe fe1a 	bl	80007dc <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e23e      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	490a      	ldr	r1, [pc, #40]	; (8001bfc <HAL_RCC_OscConfig+0x290>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]
 8001bd6:	e01b      	b.n	8001c10 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd8:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <HAL_RCC_OscConfig+0x294>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7fe fdfd 	bl	80007dc <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be4:	e00e      	b.n	8001c04 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be6:	f7fe fdf9 	bl	80007dc <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d907      	bls.n	8001c04 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e21d      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
 8001bf8:	080028e0 	.word	0x080028e0
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c04:	4b7d      	ldr	r3, [pc, #500]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0302 	and.w	r3, r3, #2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1ea      	bne.n	8001be6 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d040      	beq.n	8001c9e <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_OscConfig+0x2ca>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d004      	beq.n	8001c36 <HAL_RCC_OscConfig+0x2ca>
 8001c2c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001c30:	4873      	ldr	r0, [pc, #460]	; (8001e00 <HAL_RCC_OscConfig+0x494>)
 8001c32:	f7fe fbef 	bl	8000414 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d019      	beq.n	8001c72 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c3e:	4b71      	ldr	r3, [pc, #452]	; (8001e04 <HAL_RCC_OscConfig+0x498>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c44:	f7fe fdca 	bl	80007dc <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c4c:	f7fe fdc6 	bl	80007dc <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1ea      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c5e:	4b67      	ldr	r3, [pc, #412]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c6a:	2001      	movs	r0, #1
 8001c6c:	f000 fbf0 	bl	8002450 <RCC_Delay>
 8001c70:	e015      	b.n	8001c9e <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c72:	4b64      	ldr	r3, [pc, #400]	; (8001e04 <HAL_RCC_OscConfig+0x498>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c78:	f7fe fdb0 	bl	80007dc <HAL_GetTick>
 8001c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c80:	f7fe fdac 	bl	80007dc <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e1d0      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c92:	4b5a      	ldr	r3, [pc, #360]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f0      	bne.n	8001c80 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0304 	and.w	r3, r3, #4
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 80bf 	beq.w	8001e2a <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00c      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x366>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d008      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x366>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2b05      	cmp	r3, #5
 8001cc6:	d004      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x366>
 8001cc8:	f240 210f 	movw	r1, #527	; 0x20f
 8001ccc:	484c      	ldr	r0, [pc, #304]	; (8001e00 <HAL_RCC_OscConfig+0x494>)
 8001cce:	f7fe fba1 	bl	8000414 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cd2:	4b4a      	ldr	r3, [pc, #296]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10d      	bne.n	8001cfa <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cde:	4b47      	ldr	r3, [pc, #284]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a46      	ldr	r2, [pc, #280]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	61d3      	str	r3, [r2, #28]
 8001cea:	4b44      	ldr	r3, [pc, #272]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfa:	4b43      	ldr	r3, [pc, #268]	; (8001e08 <HAL_RCC_OscConfig+0x49c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d118      	bne.n	8001d38 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d06:	4b40      	ldr	r3, [pc, #256]	; (8001e08 <HAL_RCC_OscConfig+0x49c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a3f      	ldr	r2, [pc, #252]	; (8001e08 <HAL_RCC_OscConfig+0x49c>)
 8001d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d12:	f7fe fd63 	bl	80007dc <HAL_GetTick>
 8001d16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d1a:	f7fe fd5f 	bl	80007dc <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b64      	cmp	r3, #100	; 0x64
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e183      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d2c:	4b36      	ldr	r3, [pc, #216]	; (8001e08 <HAL_RCC_OscConfig+0x49c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d0f0      	beq.n	8001d1a <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x3e2>
 8001d40:	4b2e      	ldr	r3, [pc, #184]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	4a2d      	ldr	r2, [pc, #180]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	6213      	str	r3, [r2, #32]
 8001d4c:	e02d      	b.n	8001daa <HAL_RCC_OscConfig+0x43e>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x404>
 8001d56:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d58:	6a1b      	ldr	r3, [r3, #32]
 8001d5a:	4a28      	ldr	r2, [pc, #160]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	6213      	str	r3, [r2, #32]
 8001d62:	4b26      	ldr	r3, [pc, #152]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	4a25      	ldr	r2, [pc, #148]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d68:	f023 0304 	bic.w	r3, r3, #4
 8001d6c:	6213      	str	r3, [r2, #32]
 8001d6e:	e01c      	b.n	8001daa <HAL_RCC_OscConfig+0x43e>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b05      	cmp	r3, #5
 8001d76:	d10c      	bne.n	8001d92 <HAL_RCC_OscConfig+0x426>
 8001d78:	4b20      	ldr	r3, [pc, #128]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	4a1f      	ldr	r2, [pc, #124]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d7e:	f043 0304 	orr.w	r3, r3, #4
 8001d82:	6213      	str	r3, [r2, #32]
 8001d84:	4b1d      	ldr	r3, [pc, #116]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	4a1c      	ldr	r2, [pc, #112]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6213      	str	r3, [r2, #32]
 8001d90:	e00b      	b.n	8001daa <HAL_RCC_OscConfig+0x43e>
 8001d92:	4b1a      	ldr	r3, [pc, #104]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	4a19      	ldr	r2, [pc, #100]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001d98:	f023 0301 	bic.w	r3, r3, #1
 8001d9c:	6213      	str	r3, [r2, #32]
 8001d9e:	4b17      	ldr	r3, [pc, #92]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001da0:	6a1b      	ldr	r3, [r3, #32]
 8001da2:	4a16      	ldr	r2, [pc, #88]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001da4:	f023 0304 	bic.w	r3, r3, #4
 8001da8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d015      	beq.n	8001dde <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db2:	f7fe fd13 	bl	80007dc <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db8:	e00a      	b.n	8001dd0 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dba:	f7fe fd0f 	bl	80007dc <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e131      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_RCC_OscConfig+0x490>)
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d0ee      	beq.n	8001dba <HAL_RCC_OscConfig+0x44e>
 8001ddc:	e01c      	b.n	8001e18 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dde:	f7fe fcfd 	bl	80007dc <HAL_GetTick>
 8001de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de4:	e012      	b.n	8001e0c <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de6:	f7fe fcf9 	bl	80007dc <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d909      	bls.n	8001e0c <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e11b      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	080028e0 	.word	0x080028e0
 8001e04:	42420480 	.word	0x42420480
 8001e08:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e0c:	4b8b      	ldr	r3, [pc, #556]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1e6      	bne.n	8001de6 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d105      	bne.n	8001e2a <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e1e:	4b87      	ldr	r3, [pc, #540]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4a86      	ldr	r2, [pc, #536]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e28:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00c      	beq.n	8001e4c <HAL_RCC_OscConfig+0x4e0>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d008      	beq.n	8001e4c <HAL_RCC_OscConfig+0x4e0>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d004      	beq.n	8001e4c <HAL_RCC_OscConfig+0x4e0>
 8001e42:	f240 21ad 	movw	r1, #685	; 0x2ad
 8001e46:	487e      	ldr	r0, [pc, #504]	; (8002040 <HAL_RCC_OscConfig+0x6d4>)
 8001e48:	f7fe fae4 	bl	8000414 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f000 80ee 	beq.w	8002032 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e56:	4b79      	ldr	r3, [pc, #484]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	f000 80ce 	beq.w	8002000 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	f040 80b2 	bne.w	8001fd2 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d009      	beq.n	8001e8a <HAL_RCC_OscConfig+0x51e>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e7e:	d004      	beq.n	8001e8a <HAL_RCC_OscConfig+0x51e>
 8001e80:	f240 21b6 	movw	r1, #694	; 0x2b6
 8001e84:	486e      	ldr	r0, [pc, #440]	; (8002040 <HAL_RCC_OscConfig+0x6d4>)
 8001e86:	f7fe fac5 	bl	8000414 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d04a      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e96:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e9a:	d045      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001ea4:	d040      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eaa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001eae:	d03b      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001eb8:	d036      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebe:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8001ec2:	d031      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8001ecc:	d02c      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8001ed6:	d027      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001edc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001ee0:	d022      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8001eea:	d01d      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8001ef4:	d018      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8001efe:	d013      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001f08:	d00e      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0e:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8001f12:	d009      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f18:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8001f1c:	d004      	beq.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
 8001f1e:	f240 21b7 	movw	r1, #695	; 0x2b7
 8001f22:	4847      	ldr	r0, [pc, #284]	; (8002040 <HAL_RCC_OscConfig+0x6d4>)
 8001f24:	f7fe fa76 	bl	8000414 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f28:	4b46      	ldr	r3, [pc, #280]	; (8002044 <HAL_RCC_OscConfig+0x6d8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2e:	f7fe fc55 	bl	80007dc <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f36:	f7fe fc51 	bl	80007dc <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e075      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f48:	4b3c      	ldr	r3, [pc, #240]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f0      	bne.n	8001f36 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f5c:	d116      	bne.n	8001f8c <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d009      	beq.n	8001f7a <HAL_RCC_OscConfig+0x60e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f6e:	d004      	beq.n	8001f7a <HAL_RCC_OscConfig+0x60e>
 8001f70:	f240 21cd 	movw	r1, #717	; 0x2cd
 8001f74:	4832      	ldr	r0, [pc, #200]	; (8002040 <HAL_RCC_OscConfig+0x6d4>)
 8001f76:	f7fe fa4d 	bl	8000414 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f7a:	4b30      	ldr	r3, [pc, #192]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	492d      	ldr	r1, [pc, #180]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f8c:	4b2b      	ldr	r3, [pc, #172]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a19      	ldr	r1, [r3, #32]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9c:	430b      	orrs	r3, r1
 8001f9e:	4927      	ldr	r1, [pc, #156]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fa4:	4b27      	ldr	r3, [pc, #156]	; (8002044 <HAL_RCC_OscConfig+0x6d8>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7fe fc17 	bl	80007dc <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7fe fc13 	bl	80007dc <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e037      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc4:	4b1d      	ldr	r3, [pc, #116]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x646>
 8001fd0:	e02f      	b.n	8002032 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd2:	4b1c      	ldr	r3, [pc, #112]	; (8002044 <HAL_RCC_OscConfig+0x6d8>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7fe fc00 	bl	80007dc <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7fe fbfc 	bl	80007dc <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e020      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff2:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x674>
 8001ffe:	e018      	b.n	8002032 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e013      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800200c:	4b0b      	ldr	r3, [pc, #44]	; (800203c <HAL_RCC_OscConfig+0x6d0>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	429a      	cmp	r2, r3
 800201e:	d106      	bne.n	800202e <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202a:	429a      	cmp	r2, r3
 800202c:	d001      	beq.n	8002032 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e000      	b.n	8002034 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3718      	adds	r7, #24
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	080028e0 	.word	0x080028e0
 8002044:	42420060 	.word	0x42420060

08002048 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e176      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b00      	cmp	r3, #0
 8002066:	d116      	bne.n	8002096 <HAL_RCC_ClockConfig+0x4e>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d110      	bne.n	8002096 <HAL_RCC_ClockConfig+0x4e>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	d10a      	bne.n	8002096 <HAL_RCC_ClockConfig+0x4e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0308 	and.w	r3, r3, #8
 8002088:	2b00      	cmp	r3, #0
 800208a:	d104      	bne.n	8002096 <HAL_RCC_ClockConfig+0x4e>
 800208c:	f240 3136 	movw	r1, #822	; 0x336
 8002090:	4874      	ldr	r0, [pc, #464]	; (8002264 <HAL_RCC_ClockConfig+0x21c>)
 8002092:	f7fe f9bf 	bl	8000414 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00a      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x6a>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d007      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x6a>
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d004      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x6a>
 80020a8:	f240 3137 	movw	r1, #823	; 0x337
 80020ac:	486d      	ldr	r0, [pc, #436]	; (8002264 <HAL_RCC_ClockConfig+0x21c>)
 80020ae:	f7fe f9b1 	bl	8000414 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020b2:	4b6d      	ldr	r3, [pc, #436]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d910      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c0:	4b69      	ldr	r3, [pc, #420]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f023 0207 	bic.w	r2, r3, #7
 80020c8:	4967      	ldr	r1, [pc, #412]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d0:	4b65      	ldr	r3, [pc, #404]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0307 	and.w	r3, r3, #7
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d001      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e133      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d049      	beq.n	8002182 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0304 	and.w	r3, r3, #4
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020fa:	4b5c      	ldr	r3, [pc, #368]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4a5b      	ldr	r2, [pc, #364]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 8002100:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002104:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002112:	4b56      	ldr	r3, [pc, #344]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	4a55      	ldr	r2, [pc, #340]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 8002118:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800211c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d024      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b80      	cmp	r3, #128	; 0x80
 800212c:	d020      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2b90      	cmp	r3, #144	; 0x90
 8002134:	d01c      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	2ba0      	cmp	r3, #160	; 0xa0
 800213c:	d018      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2bb0      	cmp	r3, #176	; 0xb0
 8002144:	d014      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	2bc0      	cmp	r3, #192	; 0xc0
 800214c:	d010      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2bd0      	cmp	r3, #208	; 0xd0
 8002154:	d00c      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2be0      	cmp	r3, #224	; 0xe0
 800215c:	d008      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2bf0      	cmp	r3, #240	; 0xf0
 8002164:	d004      	beq.n	8002170 <HAL_RCC_ClockConfig+0x128>
 8002166:	f240 315d 	movw	r1, #861	; 0x35d
 800216a:	483e      	ldr	r0, [pc, #248]	; (8002264 <HAL_RCC_ClockConfig+0x21c>)
 800216c:	f7fe f952 	bl	8000414 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002170:	4b3e      	ldr	r3, [pc, #248]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	493b      	ldr	r1, [pc, #236]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 800217e:	4313      	orrs	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d051      	beq.n	8002232 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00c      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x168>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d008      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x168>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d004      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x168>
 80021a6:	f44f 7159 	mov.w	r1, #868	; 0x364
 80021aa:	482e      	ldr	r0, [pc, #184]	; (8002264 <HAL_RCC_ClockConfig+0x21c>)
 80021ac:	f7fe f932 	bl	8000414 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d107      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b8:	4b2c      	ldr	r3, [pc, #176]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d115      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e0c0      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d107      	bne.n	80021e0 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d0:	4b26      	ldr	r3, [pc, #152]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d109      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0b4      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e0:	4b22      	ldr	r3, [pc, #136]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0ac      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021f0:	4b1e      	ldr	r3, [pc, #120]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f023 0203 	bic.w	r2, r3, #3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	491b      	ldr	r1, [pc, #108]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002202:	f7fe faeb 	bl	80007dc <HAL_GetTick>
 8002206:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002208:	e00a      	b.n	8002220 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800220a:	f7fe fae7 	bl	80007dc <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	f241 3288 	movw	r2, #5000	; 0x1388
 8002218:	4293      	cmp	r3, r2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e094      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002220:	4b12      	ldr	r3, [pc, #72]	; (800226c <HAL_RCC_ClockConfig+0x224>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 020c 	and.w	r2, r3, #12
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	429a      	cmp	r2, r3
 8002230:	d1eb      	bne.n	800220a <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002232:	4b0d      	ldr	r3, [pc, #52]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	429a      	cmp	r2, r3
 800223e:	d217      	bcs.n	8002270 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002240:	4b09      	ldr	r3, [pc, #36]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 0207 	bic.w	r2, r3, #7
 8002248:	4907      	ldr	r1, [pc, #28]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	4313      	orrs	r3, r2
 800224e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <HAL_RCC_ClockConfig+0x220>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0307 	and.w	r3, r3, #7
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	429a      	cmp	r2, r3
 800225c:	d008      	beq.n	8002270 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e073      	b.n	800234a <HAL_RCC_ClockConfig+0x302>
 8002262:	bf00      	nop
 8002264:	080028e0 	.word	0x080028e0
 8002268:	40022000 	.word	0x40022000
 800226c:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0304 	and.w	r3, r3, #4
 8002278:	2b00      	cmp	r3, #0
 800227a:	d025      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d018      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x26e>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228c:	d013      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x26e>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002296:	d00e      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x26e>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80022a0:	d009      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x26e>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80022aa:	d004      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x26e>
 80022ac:	f240 31a2 	movw	r1, #930	; 0x3a2
 80022b0:	4828      	ldr	r0, [pc, #160]	; (8002354 <HAL_RCC_ClockConfig+0x30c>)
 80022b2:	f7fe f8af 	bl	8000414 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022b6:	4b28      	ldr	r3, [pc, #160]	; (8002358 <HAL_RCC_ClockConfig+0x310>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	4925      	ldr	r1, [pc, #148]	; (8002358 <HAL_RCC_ClockConfig+0x310>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0308 	and.w	r3, r3, #8
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d026      	beq.n	8002322 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d018      	beq.n	800230e <HAL_RCC_ClockConfig+0x2c6>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022e4:	d013      	beq.n	800230e <HAL_RCC_ClockConfig+0x2c6>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80022ee:	d00e      	beq.n	800230e <HAL_RCC_ClockConfig+0x2c6>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80022f8:	d009      	beq.n	800230e <HAL_RCC_ClockConfig+0x2c6>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002302:	d004      	beq.n	800230e <HAL_RCC_ClockConfig+0x2c6>
 8002304:	f240 31a9 	movw	r1, #937	; 0x3a9
 8002308:	4812      	ldr	r0, [pc, #72]	; (8002354 <HAL_RCC_ClockConfig+0x30c>)
 800230a:	f7fe f883 	bl	8000414 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <HAL_RCC_ClockConfig+0x310>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	490e      	ldr	r1, [pc, #56]	; (8002358 <HAL_RCC_ClockConfig+0x310>)
 800231e:	4313      	orrs	r3, r2
 8002320:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002322:	f000 f821 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 8002326:	4602      	mov	r2, r0
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <HAL_RCC_ClockConfig+0x310>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	091b      	lsrs	r3, r3, #4
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	490a      	ldr	r1, [pc, #40]	; (800235c <HAL_RCC_ClockConfig+0x314>)
 8002334:	5ccb      	ldrb	r3, [r1, r3]
 8002336:	fa22 f303 	lsr.w	r3, r2, r3
 800233a:	4a09      	ldr	r2, [pc, #36]	; (8002360 <HAL_RCC_ClockConfig+0x318>)
 800233c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <HAL_RCC_ClockConfig+0x31c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f7fe fa08 	bl	8000758 <HAL_InitTick>

  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	080028e0 	.word	0x080028e0
 8002358:	40021000 	.word	0x40021000
 800235c:	08002950 	.word	0x08002950
 8002360:	20000000 	.word	0x20000000
 8002364:	20000004 	.word	0x20000004

08002368 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002382:	4b1e      	ldr	r3, [pc, #120]	; (80023fc <HAL_RCC_GetSysClockFreq+0x94>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 030c 	and.w	r3, r3, #12
 800238e:	2b04      	cmp	r3, #4
 8002390:	d002      	beq.n	8002398 <HAL_RCC_GetSysClockFreq+0x30>
 8002392:	2b08      	cmp	r3, #8
 8002394:	d003      	beq.n	800239e <HAL_RCC_GetSysClockFreq+0x36>
 8002396:	e027      	b.n	80023e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002398:	4b19      	ldr	r3, [pc, #100]	; (8002400 <HAL_RCC_GetSysClockFreq+0x98>)
 800239a:	613b      	str	r3, [r7, #16]
      break;
 800239c:	e027      	b.n	80023ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	0c9b      	lsrs	r3, r3, #18
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	4a17      	ldr	r2, [pc, #92]	; (8002404 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023a8:	5cd3      	ldrb	r3, [r2, r3]
 80023aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d010      	beq.n	80023d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023b6:	4b11      	ldr	r3, [pc, #68]	; (80023fc <HAL_RCC_GetSysClockFreq+0x94>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	0c5b      	lsrs	r3, r3, #17
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	4a11      	ldr	r2, [pc, #68]	; (8002408 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023c2:	5cd3      	ldrb	r3, [r2, r3]
 80023c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a0d      	ldr	r2, [pc, #52]	; (8002400 <HAL_RCC_GetSysClockFreq+0x98>)
 80023ca:	fb03 f202 	mul.w	r2, r3, r2
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	e004      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a0c      	ldr	r2, [pc, #48]	; (800240c <HAL_RCC_GetSysClockFreq+0xa4>)
 80023dc:	fb02 f303 	mul.w	r3, r2, r3
 80023e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	613b      	str	r3, [r7, #16]
      break;
 80023e6:	e002      	b.n	80023ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <HAL_RCC_GetSysClockFreq+0xa8>)
 80023ea:	613b      	str	r3, [r7, #16]
      break;
 80023ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023ee:	693b      	ldr	r3, [r7, #16]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	371c      	adds	r7, #28
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40021000 	.word	0x40021000
 8002400:	00f42400 	.word	0x00f42400
 8002404:	08002968 	.word	0x08002968
 8002408:	08002978 	.word	0x08002978
 800240c:	003d0900 	.word	0x003d0900
 8002410:	007a1200 	.word	0x007a1200

08002414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002418:	4b02      	ldr	r3, [pc, #8]	; (8002424 <HAL_RCC_GetHCLKFreq+0x10>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr
 8002424:	20000000 	.word	0x20000000

08002428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800242c:	f7ff fff2 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002430:	4602      	mov	r2, r0
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	0a1b      	lsrs	r3, r3, #8
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	4903      	ldr	r1, [pc, #12]	; (800244c <HAL_RCC_GetPCLK1Freq+0x24>)
 800243e:	5ccb      	ldrb	r3, [r1, r3]
 8002440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002444:	4618      	mov	r0, r3
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40021000 	.word	0x40021000
 800244c:	08002960 	.word	0x08002960

08002450 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002458:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <RCC_Delay+0x34>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <RCC_Delay+0x38>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	0a5b      	lsrs	r3, r3, #9
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800246c:	bf00      	nop
  }
  while (Delay --);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	1e5a      	subs	r2, r3, #1
 8002472:	60fa      	str	r2, [r7, #12]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1f9      	bne.n	800246c <RCC_Delay+0x1c>
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr
 8002484:	20000000 	.word	0x20000000
 8002488:	10624dd3 	.word	0x10624dd3

0800248c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e16d      	b.n	800277a <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a6b      	ldr	r2, [pc, #428]	; (8002650 <HAL_SPI_Init+0x1c4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d009      	beq.n	80024bc <HAL_SPI_Init+0x30>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a69      	ldr	r2, [pc, #420]	; (8002654 <HAL_SPI_Init+0x1c8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d004      	beq.n	80024bc <HAL_SPI_Init+0x30>
 80024b2:	f44f 71ab 	mov.w	r1, #342	; 0x156
 80024b6:	4868      	ldr	r0, [pc, #416]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80024b8:	f7fd ffac 	bl	8000414 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d009      	beq.n	80024d8 <HAL_SPI_Init+0x4c>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024cc:	d004      	beq.n	80024d8 <HAL_SPI_Init+0x4c>
 80024ce:	f240 1157 	movw	r1, #343	; 0x157
 80024d2:	4861      	ldr	r0, [pc, #388]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80024d4:	f7fd ff9e 	bl	8000414 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00e      	beq.n	80024fe <HAL_SPI_Init+0x72>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024e8:	d009      	beq.n	80024fe <HAL_SPI_Init+0x72>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024f2:	d004      	beq.n	80024fe <HAL_SPI_Init+0x72>
 80024f4:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80024f8:	4857      	ldr	r0, [pc, #348]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80024fa:	f7fd ff8b 	bl	8000414 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002506:	d008      	beq.n	800251a <HAL_SPI_Init+0x8e>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d004      	beq.n	800251a <HAL_SPI_Init+0x8e>
 8002510:	f240 1159 	movw	r1, #345	; 0x159
 8002514:	4850      	ldr	r0, [pc, #320]	; (8002658 <HAL_SPI_Init+0x1cc>)
 8002516:	f7fd ff7d 	bl	8000414 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002522:	d00d      	beq.n	8002540 <HAL_SPI_Init+0xb4>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d009      	beq.n	8002540 <HAL_SPI_Init+0xb4>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002534:	d004      	beq.n	8002540 <HAL_SPI_Init+0xb4>
 8002536:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 800253a:	4847      	ldr	r0, [pc, #284]	; (8002658 <HAL_SPI_Init+0x1cc>)
 800253c:	f7fd ff6a 	bl	8000414 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69db      	ldr	r3, [r3, #28]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d020      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	2b08      	cmp	r3, #8
 800254e:	d01c      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	2b10      	cmp	r3, #16
 8002556:	d018      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	69db      	ldr	r3, [r3, #28]
 800255c:	2b18      	cmp	r3, #24
 800255e:	d014      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	2b20      	cmp	r3, #32
 8002566:	d010      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	2b28      	cmp	r3, #40	; 0x28
 800256e:	d00c      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	2b30      	cmp	r3, #48	; 0x30
 8002576:	d008      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	2b38      	cmp	r3, #56	; 0x38
 800257e:	d004      	beq.n	800258a <HAL_SPI_Init+0xfe>
 8002580:	f240 115b 	movw	r1, #347	; 0x15b
 8002584:	4834      	ldr	r0, [pc, #208]	; (8002658 <HAL_SPI_Init+0x1cc>)
 8002586:	f7fd ff45 	bl	8000414 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_SPI_Init+0x118>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	2b80      	cmp	r3, #128	; 0x80
 8002598:	d004      	beq.n	80025a4 <HAL_SPI_Init+0x118>
 800259a:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 800259e:	482e      	ldr	r0, [pc, #184]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80025a0:	f7fd ff38 	bl	8000414 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d004      	beq.n	80025b6 <HAL_SPI_Init+0x12a>
 80025ac:	f240 115f 	movw	r1, #351	; 0x15f
 80025b0:	4829      	ldr	r0, [pc, #164]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80025b2:	f7fd ff2f 	bl	8000414 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d14e      	bne.n	800265c <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d008      	beq.n	80025d8 <HAL_SPI_Init+0x14c>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d004      	beq.n	80025d8 <HAL_SPI_Init+0x14c>
 80025ce:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80025d2:	4821      	ldr	r0, [pc, #132]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80025d4:	f7fd ff1e 	bl	8000414 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d008      	beq.n	80025f2 <HAL_SPI_Init+0x166>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	695b      	ldr	r3, [r3, #20]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d004      	beq.n	80025f2 <HAL_SPI_Init+0x166>
 80025e8:	f240 1163 	movw	r1, #355	; 0x163
 80025ec:	481a      	ldr	r0, [pc, #104]	; (8002658 <HAL_SPI_Init+0x1cc>)
 80025ee:	f7fd ff11 	bl	8000414 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025fa:	d125      	bne.n	8002648 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d056      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	2b08      	cmp	r3, #8
 800260a:	d052      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	69db      	ldr	r3, [r3, #28]
 8002610:	2b10      	cmp	r3, #16
 8002612:	d04e      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	2b18      	cmp	r3, #24
 800261a:	d04a      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	2b20      	cmp	r3, #32
 8002622:	d046      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	2b28      	cmp	r3, #40	; 0x28
 800262a:	d042      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	2b30      	cmp	r3, #48	; 0x30
 8002632:	d03e      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	69db      	ldr	r3, [r3, #28]
 8002638:	2b38      	cmp	r3, #56	; 0x38
 800263a:	d03a      	beq.n	80026b2 <HAL_SPI_Init+0x226>
 800263c:	f240 1167 	movw	r1, #359	; 0x167
 8002640:	4805      	ldr	r0, [pc, #20]	; (8002658 <HAL_SPI_Init+0x1cc>)
 8002642:	f7fd fee7 	bl	8000414 <assert_failed>
 8002646:	e034      	b.n	80026b2 <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	61da      	str	r2, [r3, #28]
 800264e:	e030      	b.n	80026b2 <HAL_SPI_Init+0x226>
 8002650:	40013000 	.word	0x40013000
 8002654:	40003800 	.word	0x40003800
 8002658:	08002918 	.word	0x08002918
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69db      	ldr	r3, [r3, #28]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d020      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	2b08      	cmp	r3, #8
 800266a:	d01c      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	2b10      	cmp	r3, #16
 8002672:	d018      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	2b18      	cmp	r3, #24
 800267a:	d014      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69db      	ldr	r3, [r3, #28]
 8002680:	2b20      	cmp	r3, #32
 8002682:	d010      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	2b28      	cmp	r3, #40	; 0x28
 800268a:	d00c      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	2b30      	cmp	r3, #48	; 0x30
 8002692:	d008      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69db      	ldr	r3, [r3, #28]
 8002698:	2b38      	cmp	r3, #56	; 0x38
 800269a:	d004      	beq.n	80026a6 <HAL_SPI_Init+0x21a>
 800269c:	f240 1171 	movw	r1, #369	; 0x171
 80026a0:	4838      	ldr	r0, [pc, #224]	; (8002784 <HAL_SPI_Init+0x2f8>)
 80026a2:	f7fd feb7 	bl	8000414 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d106      	bne.n	80026d2 <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7fd ff17 	bl	8000500 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2202      	movs	r2, #2
 80026d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026e8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80026fa:	431a      	orrs	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002704:	431a      	orrs	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	431a      	orrs	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	431a      	orrs	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002736:	ea42 0103 	orr.w	r1, r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	0c1a      	lsrs	r2, r3, #16
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f002 0204 	and.w	r2, r2, #4
 8002758:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	69da      	ldr	r2, [r3, #28]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002768:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	08002918 	.word	0x08002918

08002788 <memset>:
 8002788:	4603      	mov	r3, r0
 800278a:	4402      	add	r2, r0
 800278c:	4293      	cmp	r3, r2
 800278e:	d100      	bne.n	8002792 <memset+0xa>
 8002790:	4770      	bx	lr
 8002792:	f803 1b01 	strb.w	r1, [r3], #1
 8002796:	e7f9      	b.n	800278c <memset+0x4>

08002798 <__libc_init_array>:
 8002798:	b570      	push	{r4, r5, r6, lr}
 800279a:	2600      	movs	r6, #0
 800279c:	4d0c      	ldr	r5, [pc, #48]	; (80027d0 <__libc_init_array+0x38>)
 800279e:	4c0d      	ldr	r4, [pc, #52]	; (80027d4 <__libc_init_array+0x3c>)
 80027a0:	1b64      	subs	r4, r4, r5
 80027a2:	10a4      	asrs	r4, r4, #2
 80027a4:	42a6      	cmp	r6, r4
 80027a6:	d109      	bne.n	80027bc <__libc_init_array+0x24>
 80027a8:	f000 f81a 	bl	80027e0 <_init>
 80027ac:	2600      	movs	r6, #0
 80027ae:	4d0a      	ldr	r5, [pc, #40]	; (80027d8 <__libc_init_array+0x40>)
 80027b0:	4c0a      	ldr	r4, [pc, #40]	; (80027dc <__libc_init_array+0x44>)
 80027b2:	1b64      	subs	r4, r4, r5
 80027b4:	10a4      	asrs	r4, r4, #2
 80027b6:	42a6      	cmp	r6, r4
 80027b8:	d105      	bne.n	80027c6 <__libc_init_array+0x2e>
 80027ba:	bd70      	pop	{r4, r5, r6, pc}
 80027bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80027c0:	4798      	blx	r3
 80027c2:	3601      	adds	r6, #1
 80027c4:	e7ee      	b.n	80027a4 <__libc_init_array+0xc>
 80027c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ca:	4798      	blx	r3
 80027cc:	3601      	adds	r6, #1
 80027ce:	e7f2      	b.n	80027b6 <__libc_init_array+0x1e>
 80027d0:	0800297c 	.word	0x0800297c
 80027d4:	0800297c 	.word	0x0800297c
 80027d8:	0800297c 	.word	0x0800297c
 80027dc:	08002980 	.word	0x08002980

080027e0 <_init>:
 80027e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027e2:	bf00      	nop
 80027e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027e6:	bc08      	pop	{r3}
 80027e8:	469e      	mov	lr, r3
 80027ea:	4770      	bx	lr

080027ec <_fini>:
 80027ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ee:	bf00      	nop
 80027f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027f2:	bc08      	pop	{r3}
 80027f4:	469e      	mov	lr, r3
 80027f6:	4770      	bx	lr
