{"Source Block": ["oh/elink/dv/elink_e16_model.v@1499:1509@HdlIdDef", "   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n\n   // #########\n   // # Wires\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1496:1506", "   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n"], ["oh/elink/dv/elink_e16_model.v@1496:1506", "   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n"], ["oh/elink/dv/elink_e16_model.v@1500:1510", "   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n\n   // #########\n   // # Wires\n   // #########\n"], ["oh/elink/dv/elink_e16_model.v@1497:1507", "   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n\n"]], "Diff Content": {"Delete": [[1504, "   reg \t\t   start_tran;\n"]], "Add": []}}