<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36275100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 20 / 20 [100.00%] @ &quot;36335000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 36375 ns : File &quot;D:/HLS/LAB1_FIR/FIR_solution1/sim/verilog/fir.autotb.v&quot; Line 335&#xD;&#xA;## quit" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:20.386+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 36095100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:11.375+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35915100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:11.347+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35735100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:11.335+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35555100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:11.311+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35375100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:11.295+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 35195100 ps  Iteration: 10  Process: /apatb_fir_top/AESL_inst_fir/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="LAB1_FIR" solutionName="FIR_solution1" date="2019-10-08T23:51:11.287+0200" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
