Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 29 16:05:43 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file arm_control_system_control_sets_placed.rpt
| Design       : arm_control_system
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            2 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              33 |           12 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               5 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  |                               |                1 |              1 |
|  clk_IBUF_BUFG |                                  | uart_top_i/u1/kcuart/Tx_start |                1 |              1 |
|  clk_IBUF_BUFG | uart_top_i/baud_en_reg_n_0       | uart_top_i/u1/kcuart/Tx_start |                1 |              3 |
|  clk_IBUF_BUFG | uart_top_i/u1/buf_0/data_present | reset_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG | uart_top_i/u1/buf_0/valid_write  |                               |                1 |              4 |
|  clk_IBUF_BUFG | uart_top_i/baud_en_reg_n_0       |                               |                4 |              6 |
|  clk_IBUF_BUFG |                                  | reset_IBUF                    |               16 |             52 |
+----------------+----------------------------------+-------------------------------+------------------+----------------+


