{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699237629314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699237629324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 23:27:09 2023 " "Processing started: Sun Nov 05 23:27:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699237629324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237629324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoriaffd -c memoriaffd " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoriaffd -c memoriaffd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237629324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699237629703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699237629703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-latch " "Found design unit 1: flipflop-latch" {  } { { "flipflop.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640586 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237640586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distribuidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distribuidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distribuidor-oitoBits_UmBits " "Found design unit 1: Distribuidor-oitoBits_UmBits" {  } { { "Distribuidor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/Distribuidor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distribuidor " "Found entity 1: Distribuidor" {  } { { "Distribuidor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/Distribuidor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237640588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conjuntoff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conjuntoff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conjuntoff-flipflopDmod " "Found design unit 1: conjuntoff-flipflopDmod" {  } { { "conjuntoff.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640589 ""} { "Info" "ISGN_ENTITY_NAME" "1 conjuntoff " "Found entity 1: conjuntoff" {  } { { "conjuntoff.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237640589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coletor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coletor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coletor-UmBits_OitoBits " "Found design unit 1: coletor-UmBits_OitoBits" {  } { { "coletor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/coletor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640591 ""} { "Info" "ISGN_ENTITY_NAME" "1 coletor " "Found entity 1: coletor" {  } { { "coletor.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/coletor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237640591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-circuito_decod " "Found design unit 1: decodificador-circuito_decod" {  } { { "decodificador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640593 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237640593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-circuito_final " "Found design unit 1: final-circuito_final" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640594 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699237640594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237640594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699237640631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_0010 final.vhd(100) " "VHDL Process Statement warning at final.vhd(100): signal \"Q_0010\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699237640632 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_0111 final.vhd(100) " "VHDL Process Statement warning at final.vhd(100): signal \"Q_0111\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699237640633 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decod_X " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decod_X\"" {  } { { "final.vhd" "decod_X" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699237640633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conjuntoff conjuntoff:flipflop00 " "Elaborating entity \"conjuntoff\" for hierarchy \"conjuntoff:flipflop00\"" {  } { { "final.vhd" "flipflop00" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/final.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699237640635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ClockFinal conjuntoff.vhd(41) " "Verilog HDL or VHDL warning at conjuntoff.vhd(41): object \"ClockFinal\" assigned a value but never read" {  } { { "conjuntoff.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699237640636 "|final|conjuntoff:flipflop00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distribuidor conjuntoff:flipflop00\|Distribuidor:entrada " "Elaborating entity \"Distribuidor\" for hierarchy \"conjuntoff:flipflop00\|Distribuidor:entrada\"" {  } { { "conjuntoff.vhd" "entrada" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699237640645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop conjuntoff:flipflop00\|flipflop:flipflop_0 " "Elaborating entity \"flipflop\" for hierarchy \"conjuntoff:flipflop00\|flipflop:flipflop_0\"" {  } { { "conjuntoff.vhd" "flipflop_0" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699237640647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coletor conjuntoff:flipflop00\|coletor:saida " "Elaborating entity \"coletor\" for hierarchy \"conjuntoff:flipflop00\|coletor:saida\"" {  } { { "conjuntoff.vhd" "saida" { Text "D:/Documentos/GitHub/Sistemasdigitais/3Bimestre/ultimo trabalho do bimestre/conjuntoff.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699237640649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699237641164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699237641626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699237641626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699237641684 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699237641684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699237641684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699237641684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699237641703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 23:27:21 2023 " "Processing ended: Sun Nov 05 23:27:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699237641703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699237641703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699237641703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699237641703 ""}
