{
  "module_name": "sc8280xp.c",
  "hash_id": "6ecaae2419162a4f80501eaf3d68387142d41f5c1f515ccb07a1e390773f6785",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sc8280xp.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/interconnect/qcom,sc8280xp.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n#include \"sc8280xp.h\"\n\nstatic struct qcom_icc_node qhm_qspi = {\n\t.name = \"qhm_qspi\",\n\t.id = SC8280XP_MASTER_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup1 = {\n\t.name = \"qhm_qup1\",\n\t.id = SC8280XP_MASTER_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup2 = {\n\t.name = \"qhm_qup2\",\n\t.id = SC8280XP_MASTER_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_a1noc_cfg = {\n\t.name = \"qnm_a1noc_cfg\",\n\t.id = SC8280XP_MASTER_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.links = { SC8280XP_SLAVE_SERVICE_A1NOC },\n};\n\nstatic struct qcom_icc_node qxm_ipa = {\n\t.name = \"qxm_ipa\",\n\t.id = SC8280XP_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_emac_1 = {\n\t.name = \"xm_emac_1\",\n\t.id = SC8280XP_MASTER_EMAC_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_sdc4 = {\n\t.name = \"xm_sdc4\",\n\t.id = SC8280XP_MASTER_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ufs_mem = {\n\t.name = \"xm_ufs_mem\",\n\t.id = SC8280XP_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_0 = {\n\t.name = \"xm_usb3_0\",\n\t.id = SC8280XP_MASTER_USB3_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_USB_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_1 = {\n\t.name = \"xm_usb3_1\",\n\t.id = SC8280XP_MASTER_USB3_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_USB_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_mp = {\n\t.name = \"xm_usb3_mp\",\n\t.id = SC8280XP_MASTER_USB3_MP,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_USB_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb4_host0 = {\n\t.name = \"xm_usb4_host0\",\n\t.id = SC8280XP_MASTER_USB4_0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_USB_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb4_host1 = {\n\t.name = \"xm_usb4_host1\",\n\t.id = SC8280XP_MASTER_USB4_1,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_USB_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SC8280XP_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup0 = {\n\t.name = \"qhm_qup0\",\n\t.id = SC8280XP_MASTER_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_a2noc_cfg = {\n\t.name = \"qnm_a2noc_cfg\",\n\t.id = SC8280XP_MASTER_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SERVICE_A2NOC },\n};\n\nstatic struct qcom_icc_node qxm_crypto = {\n\t.name = \"qxm_crypto\",\n\t.id = SC8280XP_MASTER_CRYPTO,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_sensorss_q6 = {\n\t.name = \"qxm_sensorss_q6\",\n\t.id = SC8280XP_MASTER_SENSORS_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_sp = {\n\t.name = \"qxm_sp\",\n\t.id = SC8280XP_MASTER_SP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_emac_0 = {\n\t.name = \"xm_emac_0\",\n\t.id = SC8280XP_MASTER_EMAC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_0 = {\n\t.name = \"xm_pcie3_0\",\n\t.id = SC8280XP_MASTER_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_1 = {\n\t.name = \"xm_pcie3_1\",\n\t.id = SC8280XP_MASTER_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_2a = {\n\t.name = \"xm_pcie3_2a\",\n\t.id = SC8280XP_MASTER_PCIE_2A,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_2b = {\n\t.name = \"xm_pcie3_2b\",\n\t.id = SC8280XP_MASTER_PCIE_2B,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_3a = {\n\t.name = \"xm_pcie3_3a\",\n\t.id = SC8280XP_MASTER_PCIE_3A,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_3b = {\n\t.name = \"xm_pcie3_3b\",\n\t.id = SC8280XP_MASTER_PCIE_3B,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_4 = {\n\t.name = \"xm_pcie3_4\",\n\t.id = SC8280XP_MASTER_PCIE_4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr = {\n\t.name = \"xm_qdss_etr\",\n\t.id = SC8280XP_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_sdc2 = {\n\t.name = \"xm_sdc2\",\n\t.id = SC8280XP_MASTER_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ufs_card = {\n\t.name = \"xm_ufs_card\",\n\t.id = SC8280XP_MASTER_UFS_CARD,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qup0_core_master = {\n\t.name = \"qup0_core_master\",\n\t.id = SC8280XP_MASTER_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_QUP_CORE_0 },\n};\n\nstatic struct qcom_icc_node qup1_core_master = {\n\t.name = \"qup1_core_master\",\n\t.id = SC8280XP_MASTER_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_QUP_CORE_1 },\n};\n\nstatic struct qcom_icc_node qup2_core_master = {\n\t.name = \"qup2_core_master\",\n\t.id = SC8280XP_MASTER_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_QUP_CORE_2 },\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_cnoc = {\n\t.name = \"qnm_gemnoc_cnoc\",\n\t.id = SC8280XP_MASTER_GEM_NOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 76,\n\t.links = { SC8280XP_SLAVE_AHB2PHY_0,\n\t\t   SC8280XP_SLAVE_AHB2PHY_1,\n\t\t   SC8280XP_SLAVE_AHB2PHY_2,\n\t\t   SC8280XP_SLAVE_AOSS,\n\t\t   SC8280XP_SLAVE_APPSS,\n\t\t   SC8280XP_SLAVE_CAMERA_CFG,\n\t\t   SC8280XP_SLAVE_CLK_CTL,\n\t\t   SC8280XP_SLAVE_CDSP_CFG,\n\t\t   SC8280XP_SLAVE_CDSP1_CFG,\n\t\t   SC8280XP_SLAVE_RBCPR_CX_CFG,\n\t\t   SC8280XP_SLAVE_RBCPR_MMCX_CFG,\n\t\t   SC8280XP_SLAVE_RBCPR_MX_CFG,\n\t\t   SC8280XP_SLAVE_CPR_NSPCX,\n\t\t   SC8280XP_SLAVE_CRYPTO_0_CFG,\n\t\t   SC8280XP_SLAVE_CX_RDPM,\n\t\t   SC8280XP_SLAVE_DCC_CFG,\n\t\t   SC8280XP_SLAVE_DISPLAY_CFG,\n\t\t   SC8280XP_SLAVE_DISPLAY1_CFG,\n\t\t   SC8280XP_SLAVE_EMAC_CFG,\n\t\t   SC8280XP_SLAVE_EMAC1_CFG,\n\t\t   SC8280XP_SLAVE_GFX3D_CFG,\n\t\t   SC8280XP_SLAVE_HWKM,\n\t\t   SC8280XP_SLAVE_IMEM_CFG,\n\t\t   SC8280XP_SLAVE_IPA_CFG,\n\t\t   SC8280XP_SLAVE_IPC_ROUTER_CFG,\n\t\t   SC8280XP_SLAVE_LPASS,\n\t\t   SC8280XP_SLAVE_MX_RDPM,\n\t\t   SC8280XP_SLAVE_MXC_RDPM,\n\t\t   SC8280XP_SLAVE_PCIE_0_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_1_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_2A_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_2B_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_3A_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_3B_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_4_CFG,\n\t\t   SC8280XP_SLAVE_PCIE_RSC_CFG,\n\t\t   SC8280XP_SLAVE_PDM,\n\t\t   SC8280XP_SLAVE_PIMEM_CFG,\n\t\t   SC8280XP_SLAVE_PKA_WRAPPER_CFG,\n\t\t   SC8280XP_SLAVE_PMU_WRAPPER_CFG,\n\t\t   SC8280XP_SLAVE_QDSS_CFG,\n\t\t   SC8280XP_SLAVE_QSPI_0,\n\t\t   SC8280XP_SLAVE_QUP_0,\n\t\t   SC8280XP_SLAVE_QUP_1,\n\t\t   SC8280XP_SLAVE_QUP_2,\n\t\t   SC8280XP_SLAVE_SDCC_2,\n\t\t   SC8280XP_SLAVE_SDCC_4,\n\t\t   SC8280XP_SLAVE_SECURITY,\n\t\t   SC8280XP_SLAVE_SMMUV3_CFG,\n\t\t   SC8280XP_SLAVE_SMSS_CFG,\n\t\t   SC8280XP_SLAVE_SPSS_CFG,\n\t\t   SC8280XP_SLAVE_TCSR,\n\t\t   SC8280XP_SLAVE_TLMM,\n\t\t   SC8280XP_SLAVE_UFS_CARD_CFG,\n\t\t   SC8280XP_SLAVE_UFS_MEM_CFG,\n\t\t   SC8280XP_SLAVE_USB3_0,\n\t\t   SC8280XP_SLAVE_USB3_1,\n\t\t   SC8280XP_SLAVE_USB3_MP,\n\t\t   SC8280XP_SLAVE_USB4_0,\n\t\t   SC8280XP_SLAVE_USB4_1,\n\t\t   SC8280XP_SLAVE_VENUS_CFG,\n\t\t   SC8280XP_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SC8280XP_SLAVE_VSENSE_CTRL_R_CFG,\n\t\t   SC8280XP_SLAVE_A1NOC_CFG,\n\t\t   SC8280XP_SLAVE_A2NOC_CFG,\n\t\t   SC8280XP_SLAVE_ANOC_PCIE_BRIDGE_CFG,\n\t\t   SC8280XP_SLAVE_DDRSS_CFG,\n\t\t   SC8280XP_SLAVE_CNOC_MNOC_CFG,\n\t\t   SC8280XP_SLAVE_SNOC_CFG,\n\t\t   SC8280XP_SLAVE_SNOC_SF_BRIDGE_CFG,\n\t\t   SC8280XP_SLAVE_IMEM,\n\t\t   SC8280XP_SLAVE_PIMEM,\n\t\t   SC8280XP_SLAVE_SERVICE_CNOC,\n\t\t   SC8280XP_SLAVE_QDSS_STM,\n\t\t   SC8280XP_SLAVE_SMSS,\n\t\t   SC8280XP_SLAVE_TCU\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_pcie = {\n\t.name = \"qnm_gemnoc_pcie\",\n\t.id = SC8280XP_MASTER_GEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 7,\n\t.links = { SC8280XP_SLAVE_PCIE_0,\n\t\t   SC8280XP_SLAVE_PCIE_1,\n\t\t   SC8280XP_SLAVE_PCIE_2A,\n\t\t   SC8280XP_SLAVE_PCIE_2B,\n\t\t   SC8280XP_SLAVE_PCIE_3A,\n\t\t   SC8280XP_SLAVE_PCIE_3B,\n\t\t   SC8280XP_SLAVE_PCIE_4\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cnoc_dc_noc = {\n\t.name = \"qnm_cnoc_dc_noc\",\n\t.id = SC8280XP_MASTER_CNOC_DC_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_LLCC_CFG,\n\t\t   SC8280XP_SLAVE_GEM_NOC_CFG\n\t},\n};\n\nstatic struct qcom_icc_node alm_gpu_tcu = {\n\t.name = \"alm_gpu_tcu\",\n\t.id = SC8280XP_MASTER_GPU_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node alm_pcie_tcu = {\n\t.name = \"alm_pcie_tcu\",\n\t.id = SC8280XP_MASTER_PCIE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node alm_sys_tcu = {\n\t.name = \"alm_sys_tcu\",\n\t.id = SC8280XP_MASTER_SYS_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node chm_apps = {\n\t.name = \"chm_apps\",\n\t.id = SC8280XP_MASTER_APPSS_PROC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC,\n\t\t   SC8280XP_SLAVE_GEM_NOC_PCIE_CNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cmpnoc0 = {\n\t.name = \"qnm_cmpnoc0\",\n\t.id = SC8280XP_MASTER_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cmpnoc1 = {\n\t.name = \"qnm_cmpnoc1\",\n\t.id = SC8280XP_MASTER_COMPUTE_NOC_1,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_cfg = {\n\t.name = \"qnm_gemnoc_cfg\",\n\t.id = SC8280XP_MASTER_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 3,\n\t.links = { SC8280XP_SLAVE_SERVICE_GEM_NOC_1,\n\t\t   SC8280XP_SLAVE_SERVICE_GEM_NOC_2,\n\t\t   SC8280XP_SLAVE_SERVICE_GEM_NOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gpu = {\n\t.name = \"qnm_gpu\",\n\t.id = SC8280XP_MASTER_GFX3D,\n\t.channels = 4,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf = {\n\t.name = \"qnm_mnoc_hf\",\n\t.id = SC8280XP_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_LLCC,\n\t\t   SC8280XP_SLAVE_GEM_NOC_PCIE_CNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf = {\n\t.name = \"qnm_mnoc_sf\",\n\t.id = SC8280XP_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_pcie = {\n\t.name = \"qnm_pcie\",\n\t.id = SC8280XP_MASTER_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SC8280XP_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_sf = {\n\t.name = \"qnm_snoc_sf\",\n\t.id = SC8280XP_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t\t   SC8280XP_SLAVE_LLCC,\n\t\t   SC8280XP_SLAVE_GEM_NOC_PCIE_CNOC },\n};\n\nstatic struct qcom_icc_node qhm_config_noc = {\n\t.name = \"qhm_config_noc\",\n\t.id = SC8280XP_MASTER_CNOC_LPASS_AG_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 6,\n\t.links = { SC8280XP_SLAVE_LPASS_CORE_CFG,\n\t\t   SC8280XP_SLAVE_LPASS_LPI_CFG,\n\t\t   SC8280XP_SLAVE_LPASS_MPU_CFG,\n\t\t   SC8280XP_SLAVE_LPASS_TOP_CFG,\n\t\t   SC8280XP_SLAVE_SERVICES_LPASS_AML_NOC,\n\t\t   SC8280XP_SLAVE_SERVICE_LPASS_AG_NOC\n\t},\n};\n\nstatic struct qcom_icc_node qxm_lpass_dsp = {\n\t.name = \"qxm_lpass_dsp\",\n\t.id = SC8280XP_MASTER_LPASS_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 4,\n\t.links = { SC8280XP_SLAVE_LPASS_TOP_CFG,\n\t\t   SC8280XP_SLAVE_LPASS_SNOC,\n\t\t   SC8280XP_SLAVE_SERVICES_LPASS_AML_NOC,\n\t\t   SC8280XP_SLAVE_SERVICE_LPASS_AG_NOC\n\t},\n};\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SC8280XP_MASTER_LLCC,\n\t.channels = 8,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_EBI1 },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_hf = {\n\t.name = \"qnm_camnoc_hf\",\n\t.id = SC8280XP_MASTER_CAMNOC_HF,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp0_0 = {\n\t.name = \"qnm_mdp0_0\",\n\t.id = SC8280XP_MASTER_MDP0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp0_1 = {\n\t.name = \"qnm_mdp0_1\",\n\t.id = SC8280XP_MASTER_MDP1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp1_0 = {\n\t.name = \"qnm_mdp1_0\",\n\t.id = SC8280XP_MASTER_MDP_CORE1_0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp1_1 = {\n\t.name = \"qnm_mdp1_1\",\n\t.id = SC8280XP_MASTER_MDP_CORE1_1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_cfg = {\n\t.name = \"qnm_mnoc_cfg\",\n\t.id = SC8280XP_MASTER_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SERVICE_MNOC },\n};\n\nstatic struct qcom_icc_node qnm_rot_0 = {\n\t.name = \"qnm_rot_0\",\n\t.id = SC8280XP_MASTER_ROTATOR,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_rot_1 = {\n\t.name = \"qnm_rot_1\",\n\t.id = SC8280XP_MASTER_ROTATOR_1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video0 = {\n\t.name = \"qnm_video0\",\n\t.id = SC8280XP_MASTER_VIDEO_P0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video1 = {\n\t.name = \"qnm_video1\",\n\t.id = SC8280XP_MASTER_VIDEO_P1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_cvp = {\n\t.name = \"qnm_video_cvp\",\n\t.id = SC8280XP_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_icp = {\n\t.name = \"qxm_camnoc_icp\",\n\t.id = SC8280XP_MASTER_CAMNOC_ICP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_sf = {\n\t.name = \"qxm_camnoc_sf\",\n\t.id = SC8280XP_MASTER_CAMNOC_SF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_nsp_noc_config = {\n\t.name = \"qhm_nsp_noc_config\",\n\t.id = SC8280XP_MASTER_CDSP_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SERVICE_NSP_NOC },\n};\n\nstatic struct qcom_icc_node qxm_nsp = {\n\t.name = \"qxm_nsp\",\n\t.id = SC8280XP_MASTER_CDSP_PROC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_CDSP_MEM_NOC,\n\t\t   SC8280XP_SLAVE_NSP_XFR\n\t},\n};\n\nstatic struct qcom_icc_node qhm_nspb_noc_config = {\n\t.name = \"qhm_nspb_noc_config\",\n\t.id = SC8280XP_MASTER_CDSPB_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SERVICE_NSPB_NOC },\n};\n\nstatic struct qcom_icc_node qxm_nspb = {\n\t.name = \"qxm_nspb\",\n\t.id = SC8280XP_MASTER_CDSP_PROC_B,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8280XP_SLAVE_CDSPB_MEM_NOC,\n\t\t   SC8280XP_SLAVE_NSPB_XFR\n\t},\n};\n\nstatic struct qcom_icc_node qnm_aggre1_noc = {\n\t.name = \"qnm_aggre1_noc\",\n\t.id = SC8280XP_MASTER_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre2_noc = {\n\t.name = \"qnm_aggre2_noc\",\n\t.id = SC8280XP_MASTER_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre_usb_noc = {\n\t.name = \"qnm_aggre_usb_noc\",\n\t.id = SC8280XP_MASTER_USB_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_lpass_noc = {\n\t.name = \"qnm_lpass_noc\",\n\t.id = SC8280XP_MASTER_LPASS_ANOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_snoc_cfg = {\n\t.name = \"qnm_snoc_cfg\",\n\t.id = SC8280XP_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_pimem = {\n\t.name = \"qxm_pimem\",\n\t.id = SC8280XP_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node xm_gic = {\n\t.name = \"xm_gic\",\n\t.id = SC8280XP_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node qns_a1noc_snoc = {\n\t.name = \"qns_a1noc_snoc\",\n\t.id = SC8280XP_SLAVE_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_aggre_usb_snoc = {\n\t.name = \"qns_aggre_usb_snoc\",\n\t.id = SC8280XP_SLAVE_USB_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_USB_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre1_noc = {\n\t.name = \"srvc_aggre1_noc\",\n\t.id = SC8280XP_SLAVE_SERVICE_A1NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_a2noc_snoc = {\n\t.name = \"qns_a2noc_snoc\",\n\t.id = SC8280XP_SLAVE_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_pcie_gem_noc = {\n\t.name = \"qns_pcie_gem_noc\",\n\t.id = SC8280XP_SLAVE_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre2_noc = {\n\t.name = \"srvc_aggre2_noc\",\n\t.id = SC8280XP_SLAVE_SERVICE_A2NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup0_core_slave = {\n\t.name = \"qup0_core_slave\",\n\t.id = SC8280XP_SLAVE_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup1_core_slave = {\n\t.name = \"qup1_core_slave\",\n\t.id = SC8280XP_SLAVE_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup2_core_slave = {\n\t.name = \"qup2_core_slave\",\n\t.id = SC8280XP_SLAVE_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy0 = {\n\t.name = \"qhs_ahb2phy0\",\n\t.id = SC8280XP_SLAVE_AHB2PHY_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy1 = {\n\t.name = \"qhs_ahb2phy1\",\n\t.id = SC8280XP_SLAVE_AHB2PHY_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy2 = {\n\t.name = \"qhs_ahb2phy2\",\n\t.id = SC8280XP_SLAVE_AHB2PHY_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SC8280XP_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_apss = {\n\t.name = \"qhs_apss\",\n\t.id = SC8280XP_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_camera_cfg = {\n\t.name = \"qhs_camera_cfg\",\n\t.id = SC8280XP_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SC8280XP_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_compute0_cfg = {\n\t.name = \"qhs_compute0_cfg\",\n\t.id = SC8280XP_SLAVE_CDSP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_CDSP_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_compute1_cfg = {\n\t.name = \"qhs_compute1_cfg\",\n\t.id = SC8280XP_SLAVE_CDSP1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_CDSPB_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_cpr_cx = {\n\t.name = \"qhs_cpr_cx\",\n\t.id = SC8280XP_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mmcx = {\n\t.name = \"qhs_cpr_mmcx\",\n\t.id = SC8280XP_SLAVE_RBCPR_MMCX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mx = {\n\t.name = \"qhs_cpr_mx\",\n\t.id = SC8280XP_SLAVE_RBCPR_MX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_nspcx = {\n\t.name = \"qhs_cpr_nspcx\",\n\t.id = SC8280XP_SLAVE_CPR_NSPCX,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SC8280XP_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cx_rdpm = {\n\t.name = \"qhs_cx_rdpm\",\n\t.id = SC8280XP_SLAVE_CX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dcc_cfg = {\n\t.name = \"qhs_dcc_cfg\",\n\t.id = SC8280XP_SLAVE_DCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display0_cfg = {\n\t.name = \"qhs_display0_cfg\",\n\t.id = SC8280XP_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display1_cfg = {\n\t.name = \"qhs_display1_cfg\",\n\t.id = SC8280XP_SLAVE_DISPLAY1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emac0_cfg = {\n\t.name = \"qhs_emac0_cfg\",\n\t.id = SC8280XP_SLAVE_EMAC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emac1_cfg = {\n\t.name = \"qhs_emac1_cfg\",\n\t.id = SC8280XP_SLAVE_EMAC1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpuss_cfg = {\n\t.name = \"qhs_gpuss_cfg\",\n\t.id = SC8280XP_SLAVE_GFX3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_hwkm = {\n\t.name = \"qhs_hwkm\",\n\t.id = SC8280XP_SLAVE_HWKM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SC8280XP_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SC8280XP_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipc_router = {\n\t.name = \"qhs_ipc_router\",\n\t.id = SC8280XP_SLAVE_IPC_ROUTER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_cfg = {\n\t.name = \"qhs_lpass_cfg\",\n\t.id = SC8280XP_SLAVE_LPASS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_CNOC_LPASS_AG_NOC },\n};\n\nstatic struct qcom_icc_node qhs_mx_rdpm = {\n\t.name = \"qhs_mx_rdpm\",\n\t.id = SC8280XP_SLAVE_MX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mxc_rdpm = {\n\t.name = \"qhs_mxc_rdpm\",\n\t.id = SC8280XP_SLAVE_MXC_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie0_cfg = {\n\t.name = \"qhs_pcie0_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie1_cfg = {\n\t.name = \"qhs_pcie1_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie2a_cfg = {\n\t.name = \"qhs_pcie2a_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_2A_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie2b_cfg = {\n\t.name = \"qhs_pcie2b_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_2B_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie3a_cfg = {\n\t.name = \"qhs_pcie3a_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_3A_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie3b_cfg = {\n\t.name = \"qhs_pcie3b_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_3B_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie4_cfg = {\n\t.name = \"qhs_pcie4_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_4_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie_rsc_cfg = {\n\t.name = \"qhs_pcie_rsc_cfg\",\n\t.id = SC8280XP_SLAVE_PCIE_RSC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SC8280XP_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pimem_cfg = {\n\t.name = \"qhs_pimem_cfg\",\n\t.id = SC8280XP_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pka_wrapper_cfg = {\n\t.name = \"qhs_pka_wrapper_cfg\",\n\t.id = SC8280XP_SLAVE_PKA_WRAPPER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pmu_wrapper_cfg = {\n\t.name = \"qhs_pmu_wrapper_cfg\",\n\t.id = SC8280XP_SLAVE_PMU_WRAPPER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SC8280XP_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qspi = {\n\t.name = \"qhs_qspi\",\n\t.id = SC8280XP_SLAVE_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup0 = {\n\t.name = \"qhs_qup0\",\n\t.id = SC8280XP_SLAVE_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup1 = {\n\t.name = \"qhs_qup1\",\n\t.id = SC8280XP_SLAVE_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup2 = {\n\t.name = \"qhs_qup2\",\n\t.id = SC8280XP_SLAVE_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc2 = {\n\t.name = \"qhs_sdc2\",\n\t.id = SC8280XP_SLAVE_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc4 = {\n\t.name = \"qhs_sdc4\",\n\t.id = SC8280XP_SLAVE_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_security = {\n\t.name = \"qhs_security\",\n\t.id = SC8280XP_SLAVE_SECURITY,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_smmuv3_cfg = {\n\t.name = \"qhs_smmuv3_cfg\",\n\t.id = SC8280XP_SLAVE_SMMUV3_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_smss_cfg = {\n\t.name = \"qhs_smss_cfg\",\n\t.id = SC8280XP_SLAVE_SMSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_spss_cfg = {\n\t.name = \"qhs_spss_cfg\",\n\t.id = SC8280XP_SLAVE_SPSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SC8280XP_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm = {\n\t.name = \"qhs_tlmm\",\n\t.id = SC8280XP_SLAVE_TLMM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_card_cfg = {\n\t.name = \"qhs_ufs_card_cfg\",\n\t.id = SC8280XP_SLAVE_UFS_CARD_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_mem_cfg = {\n\t.name = \"qhs_ufs_mem_cfg\",\n\t.id = SC8280XP_SLAVE_UFS_MEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_0 = {\n\t.name = \"qhs_usb3_0\",\n\t.id = SC8280XP_SLAVE_USB3_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_1 = {\n\t.name = \"qhs_usb3_1\",\n\t.id = SC8280XP_SLAVE_USB3_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_mp = {\n\t.name = \"qhs_usb3_mp\",\n\t.id = SC8280XP_SLAVE_USB3_MP,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb4_host_0 = {\n\t.name = \"qhs_usb4_host_0\",\n\t.id = SC8280XP_SLAVE_USB4_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb4_host_1 = {\n\t.name = \"qhs_usb4_host_1\",\n\t.id = SC8280XP_SLAVE_USB4_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_cfg = {\n\t.name = \"qhs_venus_cfg\",\n\t.id = SC8280XP_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_vsense_ctrl_cfg = {\n\t.name = \"qhs_vsense_ctrl_cfg\",\n\t.id = SC8280XP_SLAVE_VSENSE_CTRL_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_vsense_ctrl_r_cfg = {\n\t.name = \"qhs_vsense_ctrl_r_cfg\",\n\t.id = SC8280XP_SLAVE_VSENSE_CTRL_R_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_a1_noc_cfg = {\n\t.name = \"qns_a1_noc_cfg\",\n\t.id = SC8280XP_SLAVE_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_A1NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_a2_noc_cfg = {\n\t.name = \"qns_a2_noc_cfg\",\n\t.id = SC8280XP_SLAVE_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_A2NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_anoc_pcie_bridge_cfg = {\n\t.name = \"qns_anoc_pcie_bridge_cfg\",\n\t.id = SC8280XP_SLAVE_ANOC_PCIE_BRIDGE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_ddrss_cfg = {\n\t.name = \"qns_ddrss_cfg\",\n\t.id = SC8280XP_SLAVE_DDRSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_CNOC_DC_NOC },\n};\n\nstatic struct qcom_icc_node qns_mnoc_cfg = {\n\t.name = \"qns_mnoc_cfg\",\n\t.id = SC8280XP_SLAVE_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_CNOC_MNOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_snoc_cfg = {\n\t.name = \"qns_snoc_cfg\",\n\t.id = SC8280XP_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_snoc_sf_bridge_cfg = {\n\t.name = \"qns_snoc_sf_bridge_cfg\",\n\t.id = SC8280XP_SLAVE_SNOC_SF_BRIDGE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SC8280XP_SLAVE_IMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qxs_pimem = {\n\t.name = \"qxs_pimem\",\n\t.id = SC8280XP_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node srvc_cnoc = {\n\t.name = \"srvc_cnoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_CNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_pcie_0 = {\n\t.name = \"xs_pcie_0\",\n\t.id = SC8280XP_SLAVE_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 16,\n};\n\nstatic struct qcom_icc_node xs_pcie_1 = {\n\t.name = \"xs_pcie_1\",\n\t.id = SC8280XP_SLAVE_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 16,\n};\n\nstatic struct qcom_icc_node xs_pcie_2a = {\n\t.name = \"xs_pcie_2a\",\n\t.id = SC8280XP_SLAVE_PCIE_2A,\n\t.channels = 1,\n\t.buswidth = 16,\n};\n\nstatic struct qcom_icc_node xs_pcie_2b = {\n\t.name = \"xs_pcie_2b\",\n\t.id = SC8280XP_SLAVE_PCIE_2B,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_pcie_3a = {\n\t.name = \"xs_pcie_3a\",\n\t.id = SC8280XP_SLAVE_PCIE_3A,\n\t.channels = 1,\n\t.buswidth = 16,\n};\n\nstatic struct qcom_icc_node xs_pcie_3b = {\n\t.name = \"xs_pcie_3b\",\n\t.id = SC8280XP_SLAVE_PCIE_3B,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_pcie_4 = {\n\t.name = \"xs_pcie_4\",\n\t.id = SC8280XP_SLAVE_PCIE_4,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SC8280XP_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_smss = {\n\t.name = \"xs_smss\",\n\t.id = SC8280XP_SLAVE_SMSS,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SC8280XP_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_llcc = {\n\t.name = \"qhs_llcc\",\n\t.id = SC8280XP_SLAVE_LLCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_gemnoc = {\n\t.name = \"qns_gemnoc\",\n\t.id = SC8280XP_SLAVE_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_GEM_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_gem_noc_cnoc = {\n\t.name = \"qns_gem_noc_cnoc\",\n\t.id = SC8280XP_SLAVE_GEM_NOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_GEM_NOC_CNOC },\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SC8280XP_SLAVE_LLCC,\n\t.channels = 8,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_LLCC },\n};\n\nstatic struct qcom_icc_node qns_pcie = {\n\t.name = \"qns_pcie\",\n\t.id = SC8280XP_SLAVE_GEM_NOC_PCIE_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_GEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_even_gemnoc = {\n\t.name = \"srvc_even_gemnoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_GEM_NOC_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_odd_gemnoc = {\n\t.name = \"srvc_odd_gemnoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_GEM_NOC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_sys_gemnoc = {\n\t.name = \"srvc_sys_gemnoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_core = {\n\t.name = \"qhs_lpass_core\",\n\t.id = SC8280XP_SLAVE_LPASS_CORE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_lpi = {\n\t.name = \"qhs_lpass_lpi\",\n\t.id = SC8280XP_SLAVE_LPASS_LPI_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_mpu = {\n\t.name = \"qhs_lpass_mpu\",\n\t.id = SC8280XP_SLAVE_LPASS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_top = {\n\t.name = \"qhs_lpass_top\",\n\t.id = SC8280XP_SLAVE_LPASS_TOP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_sysnoc = {\n\t.name = \"qns_sysnoc\",\n\t.id = SC8280XP_SLAVE_LPASS_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_LPASS_ANOC },\n};\n\nstatic struct qcom_icc_node srvc_niu_aml_noc = {\n\t.name = \"srvc_niu_aml_noc\",\n\t.id = SC8280XP_SLAVE_SERVICES_LPASS_AML_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_niu_lpass_agnoc = {\n\t.name = \"srvc_niu_lpass_agnoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_LPASS_AG_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SC8280XP_SLAVE_EBI1,\n\t.channels = 8,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf = {\n\t.name = \"qns_mem_noc_hf\",\n\t.id = SC8280XP_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_sf = {\n\t.name = \"qns_mem_noc_sf\",\n\t.id = SC8280XP_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_mnoc = {\n\t.name = \"srvc_mnoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_MNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_nsp_gemnoc = {\n\t.name = \"qns_nsp_gemnoc\",\n\t.id = SC8280XP_SLAVE_CDSP_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node qxs_nsp_xfr = {\n\t.name = \"qxs_nsp_xfr\",\n\t.id = SC8280XP_SLAVE_NSP_XFR,\n\t.channels = 1,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node service_nsp_noc = {\n\t.name = \"service_nsp_noc\",\n\t.id = SC8280XP_SLAVE_SERVICE_NSP_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_nspb_gemnoc = {\n\t.name = \"qns_nspb_gemnoc\",\n\t.id = SC8280XP_SLAVE_CDSPB_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_COMPUTE_NOC_1 },\n};\n\nstatic struct qcom_icc_node qxs_nspb_xfr = {\n\t.name = \"qxs_nspb_xfr\",\n\t.id = SC8280XP_SLAVE_NSPB_XFR,\n\t.channels = 1,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node service_nspb_noc = {\n\t.name = \"service_nspb_noc\",\n\t.id = SC8280XP_SLAVE_SERVICE_NSPB_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_gemnoc_gc = {\n\t.name = \"qns_gemnoc_gc\",\n\t.id = SC8280XP_SLAVE_SNOC_GEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_sf = {\n\t.name = \"qns_gemnoc_sf\",\n\t.id = SC8280XP_SLAVE_SNOC_GEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8280XP_MASTER_SNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SC8280XP_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = BIT(3),\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.keepalive = true,\n\t.num_nodes = 9,\n\t.nodes = { &qnm_gemnoc_cnoc,\n\t\t   &qnm_gemnoc_pcie,\n\t\t   &xs_pcie_0,\n\t\t   &xs_pcie_1,\n\t\t   &xs_pcie_2a,\n\t\t   &xs_pcie_2b,\n\t\t   &xs_pcie_3a,\n\t\t   &xs_pcie_3b,\n\t\t   &xs_pcie_4\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_cn1 = {\n\t.name = \"CN1\",\n\t.num_nodes = 67,\n\t.nodes = { &qhs_ahb2phy0,\n\t\t   &qhs_ahb2phy1,\n\t\t   &qhs_ahb2phy2,\n\t\t   &qhs_aoss,\n\t\t   &qhs_apss,\n\t\t   &qhs_camera_cfg,\n\t\t   &qhs_clk_ctl,\n\t\t   &qhs_compute0_cfg,\n\t\t   &qhs_compute1_cfg,\n\t\t   &qhs_cpr_cx,\n\t\t   &qhs_cpr_mmcx,\n\t\t   &qhs_cpr_mx,\n\t\t   &qhs_cpr_nspcx,\n\t\t   &qhs_crypto0_cfg,\n\t\t   &qhs_cx_rdpm,\n\t\t   &qhs_dcc_cfg,\n\t\t   &qhs_display0_cfg,\n\t\t   &qhs_display1_cfg,\n\t\t   &qhs_emac0_cfg,\n\t\t   &qhs_emac1_cfg,\n\t\t   &qhs_gpuss_cfg,\n\t\t   &qhs_hwkm,\n\t\t   &qhs_imem_cfg,\n\t\t   &qhs_ipa,\n\t\t   &qhs_ipc_router,\n\t\t   &qhs_lpass_cfg,\n\t\t   &qhs_mx_rdpm,\n\t\t   &qhs_mxc_rdpm,\n\t\t   &qhs_pcie0_cfg,\n\t\t   &qhs_pcie1_cfg,\n\t\t   &qhs_pcie2a_cfg,\n\t\t   &qhs_pcie2b_cfg,\n\t\t   &qhs_pcie3a_cfg,\n\t\t   &qhs_pcie3b_cfg,\n\t\t   &qhs_pcie4_cfg,\n\t\t   &qhs_pcie_rsc_cfg,\n\t\t   &qhs_pdm,\n\t\t   &qhs_pimem_cfg,\n\t\t   &qhs_pka_wrapper_cfg,\n\t\t   &qhs_pmu_wrapper_cfg,\n\t\t   &qhs_qdss_cfg,\n\t\t   &qhs_sdc2,\n\t\t   &qhs_sdc4,\n\t\t   &qhs_security,\n\t\t   &qhs_smmuv3_cfg,\n\t\t   &qhs_smss_cfg,\n\t\t   &qhs_spss_cfg,\n\t\t   &qhs_tcsr,\n\t\t   &qhs_tlmm,\n\t\t   &qhs_ufs_card_cfg,\n\t\t   &qhs_ufs_mem_cfg,\n\t\t   &qhs_usb3_0,\n\t\t   &qhs_usb3_1,\n\t\t   &qhs_usb3_mp,\n\t\t   &qhs_usb4_host_0,\n\t\t   &qhs_usb4_host_1,\n\t\t   &qhs_venus_cfg,\n\t\t   &qhs_vsense_ctrl_cfg,\n\t\t   &qhs_vsense_ctrl_r_cfg,\n\t\t   &qns_a1_noc_cfg,\n\t\t   &qns_a2_noc_cfg,\n\t\t   &qns_anoc_pcie_bridge_cfg,\n\t\t   &qns_ddrss_cfg,\n\t\t   &qns_mnoc_cfg,\n\t\t   &qns_snoc_cfg,\n\t\t   &qns_snoc_sf_bridge_cfg,\n\t\t   &srvc_cnoc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_cn2 = {\n\t.name = \"CN2\",\n\t.num_nodes = 4,\n\t.nodes = { &qhs_qspi,\n\t\t   &qhs_qup0,\n\t\t   &qhs_qup1,\n\t\t   &qhs_qup2\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_cn3 = {\n\t.name = \"CN3\",\n\t.num_nodes = 3,\n\t.nodes = { &qxs_imem,\n\t\t   &xs_smss,\n\t\t   &xs_sys_tcu_cfg\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.keepalive = true,\n\t.num_nodes = 5,\n\t.nodes = { &qnm_camnoc_hf,\n\t\t   &qnm_mdp0_0,\n\t\t   &qnm_mdp0_1,\n\t\t   &qnm_mdp1_0,\n\t\t   &qns_mem_noc_hf\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.num_nodes = 8,\n\t.nodes = { &qnm_rot_0,\n\t\t   &qnm_rot_1,\n\t\t   &qnm_video0,\n\t\t   &qnm_video1,\n\t\t   &qnm_video_cvp,\n\t\t   &qxm_camnoc_icp,\n\t\t   &qxm_camnoc_sf,\n\t\t   &qns_mem_noc_sf\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_nsa0 = {\n\t.name = \"NSA0\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_nsp_gemnoc,\n\t\t   &qxs_nsp_xfr\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_nsa1 = {\n\t.name = \"NSA1\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_nsp },\n};\n\nstatic struct qcom_icc_bcm bcm_nsb0 = {\n\t.name = \"NSB0\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_nspb_gemnoc,\n\t\t   &qxs_nspb_xfr\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_nsb1 = {\n\t.name = \"NSB1\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_nspb },\n};\n\nstatic struct qcom_icc_bcm bcm_pci0 = {\n\t.name = \"PCI0\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_pcie_gem_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup0_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_qup1 = {\n\t.name = \"QUP1\",\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup1_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_qup2 = {\n\t.name = \"QUP2\",\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup2_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_sh2 = {\n\t.name = \"SH2\",\n\t.num_nodes = 1,\n\t.nodes = { &chm_apps },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_gc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.num_nodes = 1,\n\t.nodes = { &qxs_pimem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_a1noc_snoc,\n\t\t   &qnm_aggre1_noc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_a2noc_snoc,\n\t\t   &qnm_aggre2_noc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_sn5 = {\n\t.name = \"SN5\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_aggre_usb_snoc,\n\t\t   &qnm_aggre_usb_noc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_sn9 = {\n\t.name = \"SN9\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_sysnoc,\n\t\t   &qnm_lpass_noc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_sn10 = {\n\t.name = \"SN10\",\n\t.num_nodes = 1,\n\t.nodes = { &xs_qdss_stm },\n};\n\nstatic struct qcom_icc_bcm * const aggre1_noc_bcms[] = {\n\t&bcm_sn3,\n\t&bcm_sn5,\n};\n\nstatic struct qcom_icc_node * const aggre1_noc_nodes[] = {\n\t[MASTER_QSPI_0] = &qhm_qspi,\n\t[MASTER_QUP_1] = &qhm_qup1,\n\t[MASTER_QUP_2] = &qhm_qup2,\n\t[MASTER_A1NOC_CFG] = &qnm_a1noc_cfg,\n\t[MASTER_IPA] = &qxm_ipa,\n\t[MASTER_EMAC_1] = &xm_emac_1,\n\t[MASTER_SDCC_4] = &xm_sdc4,\n\t[MASTER_UFS_MEM] = &xm_ufs_mem,\n\t[MASTER_USB3_0] = &xm_usb3_0,\n\t[MASTER_USB3_1] = &xm_usb3_1,\n\t[MASTER_USB3_MP] = &xm_usb3_mp,\n\t[MASTER_USB4_0] = &xm_usb4_host0,\n\t[MASTER_USB4_1] = &xm_usb4_host1,\n\t[SLAVE_A1NOC_SNOC] = &qns_a1noc_snoc,\n\t[SLAVE_USB_NOC_SNOC] = &qns_aggre_usb_snoc,\n\t[SLAVE_SERVICE_A1NOC] = &srvc_aggre1_noc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const aggre2_noc_bcms[] = {\n\t&bcm_ce0,\n\t&bcm_pci0,\n\t&bcm_sn4,\n};\n\nstatic struct qcom_icc_node * const aggre2_noc_nodes[] = {\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_QUP_0] = &qhm_qup0,\n\t[MASTER_A2NOC_CFG] = &qnm_a2noc_cfg,\n\t[MASTER_CRYPTO] = &qxm_crypto,\n\t[MASTER_SENSORS_PROC] = &qxm_sensorss_q6,\n\t[MASTER_SP] = &qxm_sp,\n\t[MASTER_EMAC] = &xm_emac_0,\n\t[MASTER_PCIE_0] = &xm_pcie3_0,\n\t[MASTER_PCIE_1] = &xm_pcie3_1,\n\t[MASTER_PCIE_2A] = &xm_pcie3_2a,\n\t[MASTER_PCIE_2B] = &xm_pcie3_2b,\n\t[MASTER_PCIE_3A] = &xm_pcie3_3a,\n\t[MASTER_PCIE_3B] = &xm_pcie3_3b,\n\t[MASTER_PCIE_4] = &xm_pcie3_4,\n\t[MASTER_QDSS_ETR] = &xm_qdss_etr,\n\t[MASTER_SDCC_2] = &xm_sdc2,\n\t[MASTER_UFS_CARD] = &xm_ufs_card,\n\t[SLAVE_A2NOC_SNOC] = &qns_a2noc_snoc,\n\t[SLAVE_ANOC_PCIE_GEM_NOC] = &qns_pcie_gem_noc,\n\t[SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const clk_virt_bcms[] = {\n\t&bcm_qup0,\n\t&bcm_qup1,\n\t&bcm_qup2,\n};\n\nstatic struct qcom_icc_node * const clk_virt_nodes[] = {\n\t[MASTER_QUP_CORE_0] = &qup0_core_master,\n\t[MASTER_QUP_CORE_1] = &qup1_core_master,\n\t[MASTER_QUP_CORE_2] = &qup2_core_master,\n\t[SLAVE_QUP_CORE_0] = &qup0_core_slave,\n\t[SLAVE_QUP_CORE_1] = &qup1_core_slave,\n\t[SLAVE_QUP_CORE_2] = &qup2_core_slave,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_clk_virt = {\n\t.nodes = clk_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(clk_virt_nodes),\n\t.bcms = clk_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(clk_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const config_noc_bcms[] = {\n\t&bcm_cn0,\n\t&bcm_cn1,\n\t&bcm_cn2,\n\t&bcm_cn3,\n\t&bcm_sn2,\n\t&bcm_sn10,\n};\n\nstatic struct qcom_icc_node * const config_noc_nodes[] = {\n\t[MASTER_GEM_NOC_CNOC] = &qnm_gemnoc_cnoc,\n\t[MASTER_GEM_NOC_PCIE_SNOC] = &qnm_gemnoc_pcie,\n\t[SLAVE_AHB2PHY_0] = &qhs_ahb2phy0,\n\t[SLAVE_AHB2PHY_1] = &qhs_ahb2phy1,\n\t[SLAVE_AHB2PHY_2] = &qhs_ahb2phy2,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_APPSS] = &qhs_apss,\n\t[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_CDSP_CFG] = &qhs_compute0_cfg,\n\t[SLAVE_CDSP1_CFG] = &qhs_compute1_cfg,\n\t[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,\n\t[SLAVE_RBCPR_MMCX_CFG] = &qhs_cpr_mmcx,\n\t[SLAVE_RBCPR_MX_CFG] = &qhs_cpr_mx,\n\t[SLAVE_CPR_NSPCX] = &qhs_cpr_nspcx,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_CX_RDPM] = &qhs_cx_rdpm,\n\t[SLAVE_DCC_CFG] = &qhs_dcc_cfg,\n\t[SLAVE_DISPLAY_CFG] = &qhs_display0_cfg,\n\t[SLAVE_DISPLAY1_CFG] = &qhs_display1_cfg,\n\t[SLAVE_EMAC_CFG] = &qhs_emac0_cfg,\n\t[SLAVE_EMAC1_CFG] = &qhs_emac1_cfg,\n\t[SLAVE_GFX3D_CFG] = &qhs_gpuss_cfg,\n\t[SLAVE_HWKM] = &qhs_hwkm,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_IPC_ROUTER_CFG] = &qhs_ipc_router,\n\t[SLAVE_LPASS] = &qhs_lpass_cfg,\n\t[SLAVE_MX_RDPM] = &qhs_mx_rdpm,\n\t[SLAVE_MXC_RDPM] = &qhs_mxc_rdpm,\n\t[SLAVE_PCIE_0_CFG] = &qhs_pcie0_cfg,\n\t[SLAVE_PCIE_1_CFG] = &qhs_pcie1_cfg,\n\t[SLAVE_PCIE_2A_CFG] = &qhs_pcie2a_cfg,\n\t[SLAVE_PCIE_2B_CFG] = &qhs_pcie2b_cfg,\n\t[SLAVE_PCIE_3A_CFG] = &qhs_pcie3a_cfg,\n\t[SLAVE_PCIE_3B_CFG] = &qhs_pcie3b_cfg,\n\t[SLAVE_PCIE_4_CFG] = &qhs_pcie4_cfg,\n\t[SLAVE_PCIE_RSC_CFG] = &qhs_pcie_rsc_cfg,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,\n\t[SLAVE_PKA_WRAPPER_CFG] = &qhs_pka_wrapper_cfg,\n\t[SLAVE_PMU_WRAPPER_CFG] = &qhs_pmu_wrapper_cfg,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_QSPI_0] = &qhs_qspi,\n\t[SLAVE_QUP_0] = &qhs_qup0,\n\t[SLAVE_QUP_1] = &qhs_qup1,\n\t[SLAVE_QUP_2] = &qhs_qup2,\n\t[SLAVE_SDCC_2] = &qhs_sdc2,\n\t[SLAVE_SDCC_4] = &qhs_sdc4,\n\t[SLAVE_SECURITY] = &qhs_security,\n\t[SLAVE_SMMUV3_CFG] = &qhs_smmuv3_cfg,\n\t[SLAVE_SMSS_CFG] = &qhs_smss_cfg,\n\t[SLAVE_SPSS_CFG] = &qhs_spss_cfg,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_TLMM] = &qhs_tlmm,\n\t[SLAVE_UFS_CARD_CFG] = &qhs_ufs_card_cfg,\n\t[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,\n\t[SLAVE_USB3_0] = &qhs_usb3_0,\n\t[SLAVE_USB3_1] = &qhs_usb3_1,\n\t[SLAVE_USB3_MP] = &qhs_usb3_mp,\n\t[SLAVE_USB4_0] = &qhs_usb4_host_0,\n\t[SLAVE_USB4_1] = &qhs_usb4_host_1,\n\t[SLAVE_VENUS_CFG] = &qhs_venus_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &qhs_vsense_ctrl_cfg,\n\t[SLAVE_VSENSE_CTRL_R_CFG] = &qhs_vsense_ctrl_r_cfg,\n\t[SLAVE_A1NOC_CFG] = &qns_a1_noc_cfg,\n\t[SLAVE_A2NOC_CFG] = &qns_a2_noc_cfg,\n\t[SLAVE_ANOC_PCIE_BRIDGE_CFG] = &qns_anoc_pcie_bridge_cfg,\n\t[SLAVE_DDRSS_CFG] = &qns_ddrss_cfg,\n\t[SLAVE_CNOC_MNOC_CFG] = &qns_mnoc_cfg,\n\t[SLAVE_SNOC_CFG] = &qns_snoc_cfg,\n\t[SLAVE_SNOC_SF_BRIDGE_CFG] = &qns_snoc_sf_bridge_cfg,\n\t[SLAVE_IMEM] = &qxs_imem,\n\t[SLAVE_PIMEM] = &qxs_pimem,\n\t[SLAVE_SERVICE_CNOC] = &srvc_cnoc,\n\t[SLAVE_PCIE_0] = &xs_pcie_0,\n\t[SLAVE_PCIE_1] = &xs_pcie_1,\n\t[SLAVE_PCIE_2A] = &xs_pcie_2a,\n\t[SLAVE_PCIE_2B] = &xs_pcie_2b,\n\t[SLAVE_PCIE_3A] = &xs_pcie_3a,\n\t[SLAVE_PCIE_3B] = &xs_pcie_3b,\n\t[SLAVE_PCIE_4] = &xs_pcie_4,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_SMSS] = &xs_smss,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const dc_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const dc_noc_nodes[] = {\n\t[MASTER_CNOC_DC_NOC] = &qnm_cnoc_dc_noc,\n\t[SLAVE_LLCC_CFG] = &qhs_llcc,\n\t[SLAVE_GEM_NOC_CFG] = &qns_gemnoc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_dc_noc = {\n\t.nodes = dc_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(dc_noc_nodes),\n\t.bcms = dc_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(dc_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const gem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh2,\n};\n\nstatic struct qcom_icc_node * const gem_noc_nodes[] = {\n\t[MASTER_GPU_TCU] = &alm_gpu_tcu,\n\t[MASTER_PCIE_TCU] = &alm_pcie_tcu,\n\t[MASTER_SYS_TCU] = &alm_sys_tcu,\n\t[MASTER_APPSS_PROC] = &chm_apps,\n\t[MASTER_COMPUTE_NOC] = &qnm_cmpnoc0,\n\t[MASTER_COMPUTE_NOC_1] = &qnm_cmpnoc1,\n\t[MASTER_GEM_NOC_CFG] = &qnm_gemnoc_cfg,\n\t[MASTER_GFX3D] = &qnm_gpu,\n\t[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,\n\t[MASTER_ANOC_PCIE_GEM_NOC] = &qnm_pcie,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,\n\t[SLAVE_GEM_NOC_CNOC] = &qns_gem_noc_cnoc,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_GEM_NOC_PCIE_CNOC] = &qns_pcie,\n\t[SLAVE_SERVICE_GEM_NOC_1] = &srvc_even_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC_2] = &srvc_odd_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC] = &srvc_sys_gemnoc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_gem_noc = {\n\t.nodes = gem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gem_noc_nodes),\n\t.bcms = gem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const lpass_ag_noc_bcms[] = {\n\t&bcm_sn9,\n};\n\nstatic struct qcom_icc_node * const lpass_ag_noc_nodes[] = {\n\t[MASTER_CNOC_LPASS_AG_NOC] = &qhm_config_noc,\n\t[MASTER_LPASS_PROC] = &qxm_lpass_dsp,\n\t[SLAVE_LPASS_CORE_CFG] = &qhs_lpass_core,\n\t[SLAVE_LPASS_LPI_CFG] = &qhs_lpass_lpi,\n\t[SLAVE_LPASS_MPU_CFG] = &qhs_lpass_mpu,\n\t[SLAVE_LPASS_TOP_CFG] = &qhs_lpass_top,\n\t[SLAVE_LPASS_SNOC] = &qns_sysnoc,\n\t[SLAVE_SERVICES_LPASS_AML_NOC] = &srvc_niu_aml_noc,\n\t[SLAVE_SERVICE_LPASS_AG_NOC] = &srvc_niu_lpass_agnoc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_lpass_ag_noc = {\n\t.nodes = lpass_ag_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(lpass_ag_noc_nodes),\n\t.bcms = lpass_ag_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(lpass_ag_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mc_virt_bcms[] = {\n\t&bcm_acv,\n\t&bcm_mc0,\n};\n\nstatic struct qcom_icc_node * const mc_virt_nodes[] = {\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_EBI1] = &ebi,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_mc_virt = {\n\t.nodes = mc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(mc_virt_nodes),\n\t.bcms = mc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(mc_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n};\n\nstatic struct qcom_icc_node * const mmss_noc_nodes[] = {\n\t[MASTER_CAMNOC_HF] = &qnm_camnoc_hf,\n\t[MASTER_MDP0] = &qnm_mdp0_0,\n\t[MASTER_MDP1] = &qnm_mdp0_1,\n\t[MASTER_MDP_CORE1_0] = &qnm_mdp1_0,\n\t[MASTER_MDP_CORE1_1] = &qnm_mdp1_1,\n\t[MASTER_CNOC_MNOC_CFG] = &qnm_mnoc_cfg,\n\t[MASTER_ROTATOR] = &qnm_rot_0,\n\t[MASTER_ROTATOR_1] = &qnm_rot_1,\n\t[MASTER_VIDEO_P0] = &qnm_video0,\n\t[MASTER_VIDEO_P1] = &qnm_video1,\n\t[MASTER_VIDEO_PROC] = &qnm_video_cvp,\n\t[MASTER_CAMNOC_ICP] = &qxm_camnoc_icp,\n\t[MASTER_CAMNOC_SF] = &qxm_camnoc_sf,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &qns_mem_noc_sf,\n\t[SLAVE_SERVICE_MNOC] = &srvc_mnoc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_mmss_noc = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const nspa_noc_bcms[] = {\n\t&bcm_nsa0,\n\t&bcm_nsa1,\n};\n\nstatic struct qcom_icc_node * const nspa_noc_nodes[] = {\n\t[MASTER_CDSP_NOC_CFG] = &qhm_nsp_noc_config,\n\t[MASTER_CDSP_PROC] = &qxm_nsp,\n\t[SLAVE_CDSP_MEM_NOC] = &qns_nsp_gemnoc,\n\t[SLAVE_NSP_XFR] = &qxs_nsp_xfr,\n\t[SLAVE_SERVICE_NSP_NOC] = &service_nsp_noc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_nspa_noc = {\n\t.nodes = nspa_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(nspa_noc_nodes),\n\t.bcms = nspa_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(nspa_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const nspb_noc_bcms[] = {\n\t&bcm_nsb0,\n\t&bcm_nsb1,\n};\n\nstatic struct qcom_icc_node * const nspb_noc_nodes[] = {\n\t[MASTER_CDSPB_NOC_CFG] = &qhm_nspb_noc_config,\n\t[MASTER_CDSP_PROC_B] = &qxm_nspb,\n\t[SLAVE_CDSPB_MEM_NOC] = &qns_nspb_gemnoc,\n\t[SLAVE_NSPB_XFR] = &qxs_nspb_xfr,\n\t[SLAVE_SERVICE_NSPB_NOC] = &service_nspb_noc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_nspb_noc = {\n\t.nodes = nspb_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(nspb_noc_nodes),\n\t.bcms = nspb_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(nspb_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const system_noc_main_bcms[] = {\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn5,\n\t&bcm_sn9,\n};\n\nstatic struct qcom_icc_node * const system_noc_main_nodes[] = {\n\t[MASTER_A1NOC_SNOC] = &qnm_aggre1_noc,\n\t[MASTER_A2NOC_SNOC] = &qnm_aggre2_noc,\n\t[MASTER_USB_NOC_SNOC] = &qnm_aggre_usb_noc,\n\t[MASTER_LPASS_ANOC] = &qnm_lpass_noc,\n\t[MASTER_SNOC_CFG] = &qnm_snoc_cfg,\n\t[MASTER_PIMEM] = &qxm_pimem,\n\t[MASTER_GIC] = &xm_gic,\n\t[SLAVE_SNOC_GEM_NOC_GC] = &qns_gemnoc_gc,\n\t[SLAVE_SNOC_GEM_NOC_SF] = &qns_gemnoc_sf,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n};\n\nstatic const struct qcom_icc_desc sc8280xp_system_noc_main = {\n\t.nodes = system_noc_main_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_main_nodes),\n\t.bcms = system_noc_main_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_main_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sc8280xp-aggre1-noc\", .data = &sc8280xp_aggre1_noc, },\n\t{ .compatible = \"qcom,sc8280xp-aggre2-noc\", .data = &sc8280xp_aggre2_noc, },\n\t{ .compatible = \"qcom,sc8280xp-clk-virt\", .data = &sc8280xp_clk_virt, },\n\t{ .compatible = \"qcom,sc8280xp-config-noc\", .data = &sc8280xp_config_noc, },\n\t{ .compatible = \"qcom,sc8280xp-dc-noc\", .data = &sc8280xp_dc_noc, },\n\t{ .compatible = \"qcom,sc8280xp-gem-noc\", .data = &sc8280xp_gem_noc, },\n\t{ .compatible = \"qcom,sc8280xp-lpass-ag-noc\", .data = &sc8280xp_lpass_ag_noc, },\n\t{ .compatible = \"qcom,sc8280xp-mc-virt\", .data = &sc8280xp_mc_virt, },\n\t{ .compatible = \"qcom,sc8280xp-mmss-noc\", .data = &sc8280xp_mmss_noc, },\n\t{ .compatible = \"qcom,sc8280xp-nspa-noc\", .data = &sc8280xp_nspa_noc, },\n\t{ .compatible = \"qcom,sc8280xp-nspb-noc\", .data = &sc8280xp_nspb_noc, },\n\t{ .compatible = \"qcom,sc8280xp-system-noc\", .data = &sc8280xp_system_noc_main, },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sc8280xp\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\n\nstatic int __init qnoc_driver_init(void)\n{\n\treturn platform_driver_register(&qnoc_driver);\n}\ncore_initcall(qnoc_driver_init);\n\nstatic void __exit qnoc_driver_exit(void)\n{\n\tplatform_driver_unregister(&qnoc_driver);\n}\nmodule_exit(qnoc_driver_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm SC8280XP NoC driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}