Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 31 07:10:45 2023
| Host         : LAPTOP-13911TMM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  2           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-18  Warning           Missing input or output delay              2           
TIMING-20  Warning           Non-clocked latch                          116         
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3267)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5767)
5. checking no_input_delay (23)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3267)
---------------------------
 There are 526 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en1_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1069 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en1_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1069 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5767)
---------------------------------------------------
 There are 5767 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.774        0.000                      0                  618        0.080        0.000                      0                  598        3.000        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        4.774        0.000                      0                  269        0.080        0.000                      0                  269        4.500        0.000                       0                   155  
  clk_out2_clk_core                                        5.351        0.000                      0                  218        0.122        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              33.839        0.000                      0                   36        0.231        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.666        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        7.264        0.000                      0                   11        0.369        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        7.714        0.000                      0                   41        0.332        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.839        0.000                      0                   33        0.436        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.849ns (38.996%)  route 2.893ns (61.004%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDCE (Prop_fdce_C_Q)         0.478     2.043 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.247     3.290    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[4]
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.301     3.591 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[2].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     3.591    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[2]
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.989 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.989    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet_3
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.260 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.123     5.383    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.401     5.784 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.523     6.307    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X31Y9          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.443    11.443    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y9          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.008    11.451    
                         clock uncertainty           -0.074    11.377    
    SLICE_X31Y9          FDPE (Setup_fdpe_C_D)       -0.296    11.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.849ns (43.829%)  route 2.370ns (56.171%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDCE (Prop_fdce_C_Q)         0.478     2.043 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.247     3.290    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[4]
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.301     3.591 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[2].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     3.591    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[2]
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.989 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.989    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet_3
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.260 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.123     5.383    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.401     5.784 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     5.784    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X31Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.444    11.444    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.074    11.378    
    SLICE_X31Y8          FDPE (Setup_fdpe_C_D)        0.031    11.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 nolabel_line153/resp_gen_i0/char_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.746ns (22.347%)  route 2.592ns (77.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/resp_gen_i0/CLK
    SLICE_X28Y10         FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.419     1.983 f  nolabel_line153/resp_gen_i0/char_cnt_reg[1]/Q
                         net (fo=13, routed)          1.166     3.150    nolabel_line153/resp_gen_i0/Q[0]
    SLICE_X28Y10         LUT5 (Prop_lut5_I0_O)        0.327     3.477 r  nolabel_line153/resp_gen_i0/char_fifo_i0_i_3/O
                         net (fo=1, routed)           1.426     4.903    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y0          RAMB18E1                                     r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.493    11.493    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.080    11.573    
                         clock uncertainty           -0.074    11.498    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.945    10.553    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.254ns (29.286%)  route 3.028ns (70.714%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.562     1.562    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X33Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.479     3.498    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.152     3.650 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.753     4.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_1
    SLICE_X31Y15         LUT3 (Prop_lut3_I2_O)        0.320     4.723 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.795     5.518    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_1
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.844 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.844    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[6]_i_1_n_1
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.442    11.442    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.079    11.542    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.254ns (29.402%)  route 3.011ns (70.598%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.562     1.562    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X33Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.479     3.498    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.152     3.650 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.753     4.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_1
    SLICE_X31Y15         LUT3 (Prop_lut3_I2_O)        0.320     4.723 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.778     5.501    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_1
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.827 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.827    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1_n_1
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.442    11.442    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.079    11.542    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/old_rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.326ns (31.890%)  route 2.832ns (68.110%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.561     1.561    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y14         FDRE                                         r  nolabel_line153/cmd_parse_i0/old_rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  nolabel_line153/cmd_parse_i0/old_rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.862     2.842    nolabel_line153/cmd_parse_i0/old_rx_data_rdy
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.327     3.169 r  nolabel_line153/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=14, routed)          0.830     3.999    nolabel_line153/cmd_parse_i0/p_13_in
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.332     4.331 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.634     4.965    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.089 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.507     5.595    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0_n_1
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.719 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.719    nolabel_line153/cmd_parse_i0/FSM_sequential_state[0]_i_1_n_1
    SLICE_X29Y12         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.443    11.443    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y12         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.094    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.029    11.492    nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/old_rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/send_resp_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.326ns (31.913%)  route 2.829ns (68.087%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.561     1.561    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y14         FDRE                                         r  nolabel_line153/cmd_parse_i0/old_rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 f  nolabel_line153/cmd_parse_i0/old_rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.862     2.842    nolabel_line153/cmd_parse_i0/old_rx_data_rdy
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.327     3.169 r  nolabel_line153/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=14, routed)          0.830     3.999    nolabel_line153/cmd_parse_i0/p_13_in
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.332     4.331 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.634     4.965    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.089 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.504     5.592    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0_n_1
    SLICE_X29Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.716 r  nolabel_line153/cmd_parse_i0/send_resp_val_i_1/O
                         net (fo=1, routed)           0.000     5.716    nolabel_line153/cmd_parse_i0/send_resp_val_i_1_n_1
    SLICE_X29Y12         FDRE                                         r  nolabel_line153/cmd_parse_i0/send_resp_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.443    11.443    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y12         FDRE                                         r  nolabel_line153/cmd_parse_i0/send_resp_val_reg/C
                         clock pessimism              0.094    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.031    11.494    nolabel_line153/cmd_parse_i0/send_resp_val_reg
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.254ns (29.986%)  route 2.928ns (70.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.562     1.562    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X33Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.479     3.498    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.152     3.650 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.753     4.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_1
    SLICE_X31Y15         LUT3 (Prop_lut3_I2_O)        0.320     4.723 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.695     5.418    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_1
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.744 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.744    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1_n_1
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.442    11.442    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.077    11.540    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.254ns (30.008%)  route 2.925ns (69.992%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.562     1.562    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X33Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=6, routed)           1.479     3.498    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.152     3.650 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.753     4.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_1
    SLICE_X31Y15         LUT3 (Prop_lut3_I2_O)        0.320     4.723 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.692     5.415    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_1
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.741 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.741    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_1
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.442    11.442    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X30Y11         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.081    11.544    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/resp_gen_i0/char_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.965ns (26.222%)  route 2.715ns (73.778%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.561     1.561    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y14         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     2.017 r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/Q
                         net (fo=8, routed)           1.210     3.227    nolabel_line153/resp_gen_i0/send_resp_type[0]
    SLICE_X28Y10         LUT4 (Prop_lut4_I3_O)        0.154     3.381 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_4/O
                         net (fo=3, routed)           0.980     4.361    nolabel_line153/resp_gen_i0/char_cnt[3]_i_4_n_1
    SLICE_X29Y10         LUT4 (Prop_lut4_I0_O)        0.355     4.716 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_2/O
                         net (fo=4, routed)           0.525     5.241    nolabel_line153/resp_gen_i0/char_cnt
    SLICE_X28Y10         FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/resp_gen_i0/CLK
    SLICE_X28Y10         FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[0]/C
                         clock pessimism              0.094    11.539    
                         clock uncertainty           -0.074    11.465    
    SLICE_X28Y10         FDRE (Setup_fdre_C_CE)      -0.413    11.052    nolabel_line153/resp_gen_i0/char_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.230ns (51.006%)  route 0.221ns (48.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=3, routed)           0.221     0.912    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[4]
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.102     1.014 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.014    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[3]
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.107     0.934    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.230ns (49.828%)  route 0.232ns (50.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.232     0.922    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.102     1.024 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.024    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[7]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.107     0.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.389%)  route 0.232ns (50.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.232     0.922    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.098     1.020 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.020    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[6]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.092     0.920    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.076     0.639    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X29Y8          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.758    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X29Y8          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X29Y8          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.075     0.637    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.758    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X35Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.831     0.831    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.075     0.637    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059     0.762    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.076     0.639    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.158ns (24.882%)  route 3.496ns (75.118%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X34Y8          FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     2.081 r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=7, routed)           2.041     4.122    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg_n_1_[1]
    SLICE_X15Y2          LUT6 (Prop_lut6_I2_O)        0.124     4.246 r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_6/O
                         net (fo=1, routed)           0.000     4.246    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_6_n_1
    SLICE_X15Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     4.463 r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg_i_3/O
                         net (fo=1, routed)           1.455     5.918    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg_i_3_n_1
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.299     6.217 r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1/O
                         net (fo=1, routed)           0.000     6.217    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1_n_1
    SLICE_X34Y8          FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443    11.443    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X34Y8          FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                         clock pessimism              0.120    11.563    
                         clock uncertainty           -0.074    11.489    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)        0.079    11.568    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.319%)  route 2.882ns (77.681%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.802     5.268    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.439    11.439    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.119    11.558    
                         clock uncertainty           -0.074    11.484    
    SLICE_X32Y15         FDSE (Setup_fdse_C_S)       -0.429    11.055    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.319%)  route 2.882ns (77.681%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.802     5.268    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.439    11.439    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.119    11.558    
                         clock uncertainty           -0.074    11.484    
    SLICE_X32Y15         FDSE (Setup_fdse_C_S)       -0.429    11.055    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.828ns (22.939%)  route 2.782ns (77.061%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.702     5.168    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y13         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y13         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y13         FDSE (Setup_fdse_C_S)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.828ns (22.939%)  route 2.782ns (77.061%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.702     5.168    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y13         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y13         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y13         FDSE (Setup_fdse_C_S)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.828ns (22.939%)  route 2.782ns (77.061%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.702     5.168    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y13         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y13         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y13         FDSE (Setup_fdse_C_S)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.828ns (22.939%)  route 2.782ns (77.061%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.702     5.168    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y13         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y13         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.828ns (23.184%)  route 2.743ns (76.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.664     5.130    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y14         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y14         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y14         FDRE (Setup_fdre_C_R)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.828ns (23.184%)  route 2.743ns (76.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.664     5.130    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y14         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y14         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y14         FDRE (Setup_fdre_C_R)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.828ns (23.184%)  route 2.743ns (76.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.558     1.558    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y15         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDSE (Prop_fdse_C_Q)         0.456     2.014 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.813     2.828    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.952 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10/O
                         net (fo=1, routed)           0.797     3.749    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_10_n_1
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124     3.873 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.469     4.342    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.664     5.130    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X32Y14         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    11.440    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X32Y14         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X32Y14         FDRE (Setup_fdre_C_R)       -0.429    11.032    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X33Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y6          FDPE (Hold_fdpe_C_D)         0.075     0.638    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.075     0.639    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059     0.762    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y3          FDRE (Hold_fdre_C_D)         0.076     0.639    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.059     0.762    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.076     0.639    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.062     0.765    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y3          FDRE (Hold_fdre_C_D)         0.078     0.641    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.062     0.765    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.078     0.641    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.071     0.635    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.058     0.761    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.071     0.634    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.065     0.769    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.768    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831     0.831    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.075     0.637    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.839ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.774ns (29.004%)  route 4.342ns (70.996%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.433     3.512    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     3.664 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.807     4.471    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.354     4.825 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.873     5.697    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.356     6.053 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=2, routed)           0.821     6.874    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_1
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.332     7.206 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.409     7.615    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_1
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     7.739    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X64Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    41.507    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.092    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X64Y89         FDCE (Setup_fdce_C_D)        0.077    41.578    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 33.839    

Slack (MET) :             34.142ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.538ns (26.686%)  route 4.225ns (73.314%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.433     3.512    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     3.664 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.807     4.471    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.354     4.825 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.873     5.697    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X63Y88         LUT3 (Prop_lut3_I2_O)        0.328     6.025 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4/O
                         net (fo=2, routed)           0.166     6.191    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4_n_1
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_3/O
                         net (fo=1, routed)           0.947     7.262    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_3_n_1
    SLICE_X63Y87         LUT5 (Prop_lut5_I3_O)        0.124     7.386 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     7.386    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X63Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    41.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.092    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X63Y87         FDCE (Setup_fdce_C_D)        0.029    41.528    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 34.142    

Slack (MET) :             34.326ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 1.650ns (29.563%)  route 3.931ns (70.437%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.433     3.512    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     3.664 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.807     4.471    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.354     4.825 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.873     5.697    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.356     6.053 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=2, routed)           0.819     6.872    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_1
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.332     7.204 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     7.204    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X63Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    41.507    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.092    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.029    41.530    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 34.326    

Slack (MET) :             34.558ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.414ns (26.433%)  route 3.935ns (73.567%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.433     3.512    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     3.664 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.807     4.471    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.354     4.825 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.038     5.863    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.328     6.191 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5/O
                         net (fo=2, routed)           0.658     6.848    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5_n_1
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.972    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    41.507    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.092    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X62Y89         FDCE (Setup_fdce_C_D)        0.029    41.530    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                 34.558    

Slack (MET) :             34.636ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.414ns (26.829%)  route 3.856ns (73.171%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.433     3.512    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     3.664 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.807     4.471    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.354     4.825 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.031     5.855    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.328     6.183 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.586     6.769    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.893 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.893    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506    41.506    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.092    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X62Y88         FDCE (Setup_fdce_C_D)        0.029    41.529    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.529    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                 34.636    

Slack (MET) :             34.887ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.414ns (28.160%)  route 3.607ns (71.840%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.433     3.512    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.152     3.664 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.807     4.471    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.354     4.825 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.701     5.525    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.328     5.853 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.520    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4_n_1
    SLICE_X62Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.644 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.644    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506    41.506    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.092    41.598    
                         clock uncertainty           -0.098    41.500    
    SLICE_X62Y88         FDCE (Setup_fdce_C_D)        0.031    41.531    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.531    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 34.887    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.185ns (25.600%)  route 3.444ns (74.400%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           1.030     3.109    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.154     3.263 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.857     4.120    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.327     4.447 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.936     5.383    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.507 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.621     6.128    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X64Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.252 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     6.252    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X64Y93         FDCE (Setup_fdce_C_D)        0.077    41.580    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         41.580    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.335ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.185ns (25.616%)  route 3.441ns (74.384%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           1.030     3.109    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.154     3.263 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.857     4.120    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.327     4.447 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.936     5.383    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.507 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.618     6.125    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X64Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.249 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     6.249    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X64Y93         FDCE (Setup_fdce_C_D)        0.081    41.584    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         41.584    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                 35.335    

Slack (MET) :             35.611ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.185ns (27.254%)  route 3.163ns (72.746%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           1.030     3.109    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.154     3.263 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.857     4.120    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.327     4.447 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.936     5.383    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.507 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.340     5.847    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X64Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.971 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     5.971    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X64Y93         FDCE (Setup_fdce_C_D)        0.079    41.582    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         41.582    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 35.611    

Slack (MET) :             35.621ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.185ns (27.317%)  route 3.153ns (72.683%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           1.030     3.109    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[0]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.154     3.263 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.857     4.120    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.327     4.447 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.936     5.383    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.507 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.330     5.837    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.961 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     5.961    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X64Y93         FDCE (Setup_fdce_C_D)        0.079    41.582    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         41.582    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                 35.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.604%)  route 0.182ns (49.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.182     0.913    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[5]
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     0.958    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X64Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.121     0.728    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.834%)  route 0.147ns (44.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592     0.592    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.147     0.880    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.862     0.862    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.091     0.683    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.591%)  route 0.178ns (48.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.178     0.912    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X63Y92         LUT5 (Prop_lut5_I2_O)        0.049     0.961 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000     0.961    vga_display_inst/vga_ctrl_inst/p_0_in[7]
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.862     0.862    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.107     0.715    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.523%)  route 0.155ns (45.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           0.155     0.887    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X65Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    vga_display_inst/vga_ctrl_inst/cnt_h[4]
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.092     0.683    vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592     0.592    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.128     0.720 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/Q
                         net (fo=7, routed)           0.116     0.836    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.098     0.934 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000     0.934    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.862     0.862    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.092     0.684    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.060%)  route 0.178ns (48.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.178     0.912    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.045     0.957 r  vga_display_inst/vga_ctrl_inst/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.957    vga_display_inst/vga_ctrl_inst/p_0_in[6]
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.862     0.862    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.092     0.700    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.164     0.757 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.172     0.929    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X64Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.974 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.974    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.121     0.714    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.141     0.732 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.168     0.900    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[0]
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.945 r  vga_display_inst/vga_ctrl_inst/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000     0.945    vga_display_inst/vga_ctrl_inst/cnt_h[0]
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X63Y88         FDCE (Hold_fdce_C_D)         0.091     0.682    vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.187     0.944    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.989 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.989    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.121     0.714    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.786%)  route 0.195ns (48.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.164     0.757 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.195     0.951    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.996 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.120     0.713    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y9    vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11   vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.589     1.067    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.029%)  route 0.584ns (54.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)       -0.264     9.736    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.887%)  route 0.606ns (59.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.025    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.674     1.192    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.940ns  (logic 0.478ns (50.837%)  route 0.462ns (49.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.462     0.940    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)       -0.272     9.728    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.428%)  route 0.574ns (52.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.574     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.311%)  route 0.448ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.922ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.985ns  (logic 0.518ns (52.576%)  route 0.467ns (47.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.467     0.985    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  8.922    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.125%)  route 0.472ns (50.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.472     0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.913ns  (logic 0.456ns (49.922%)  route 0.457ns (50.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.457     0.913    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  8.992    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.456ns (19.849%)  route 1.841ns (80.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.557     1.557    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X32Y16         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.841     3.855    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X34Y10         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.442    11.442    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X34Y10         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism             -0.084    11.358    
                         clock uncertainty           -0.194    11.164    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.045    11.119    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.285ns  (logic 0.419ns (32.614%)  route 0.866ns (67.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.866     1.285    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)       -0.266     9.734    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.706%)  route 0.636ns (60.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.636     1.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y1          FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.659%)  route 0.637ns (60.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y3          FDRE (Setup_fdre_C_D)       -0.264     9.736    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.527%)  route 0.590ns (58.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.590     1.009    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.668%)  route 0.723ns (61.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.723     1.179    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.364%)  route 0.596ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.596     1.052    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.125%)  route 0.577ns (55.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.577     1.033    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y1          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.471     0.890    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X30Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y5          FDRE (Setup_fdre_C_D)       -0.218     9.782    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.637%)  route 0.445ns (49.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.901    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y3          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  9.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.092%)  route 0.793ns (84.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.558     0.558    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X32Y16         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.793     1.492    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X34Y10         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829     0.829    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X34Y10         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.048     0.876    
                         clock uncertainty            0.194     1.071    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.052     1.123    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.549%)  route 1.178ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.178     3.260    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y6          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.549%)  route 1.178ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.178     3.260    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y6          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.549%)  route 1.178ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.178     3.260    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y6          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.549%)  route 1.178ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.178     3.260    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y6          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.549%)  route 1.178ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.178     3.260    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y6          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.549%)  route 1.178ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.178     3.260    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y6          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.265%)  route 1.039ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.039     3.122    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.265%)  route 1.039ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.039     3.122    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.265%)  route 1.039ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.039     3.122    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.265%)  route 1.039ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.039     3.122    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y5          FDCE (Recov_fdce_C_CLR)     -0.405    10.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  7.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.925%)  route 0.366ns (69.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.366     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.925%)  route 0.366ns (69.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.366     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.925%)  route 0.366ns (69.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.366     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.925%)  route 0.366ns (69.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.366     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.925%)  route 0.366ns (69.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.366     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y5          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y5          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.629%)  route 0.355ns (68.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.355     1.080    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y4          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y4          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.629%)  route 0.355ns (68.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.355     1.080    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y4          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y4          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.629%)  route 0.355ns (68.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.355     1.080    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y4          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y4          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.629%)  route 0.355ns (68.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.355     1.080    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y4          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y4          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.925%)  route 0.366ns (69.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.366     1.092    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y5          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y5          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X39Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     0.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.188     3.209    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.074    11.453    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.188     3.209    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.074    11.453    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.188     3.209    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.074    11.453    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.188     3.209    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.074    11.453    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.188     3.209    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.074    11.453    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.740%)  route 1.188ns (72.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.188     3.209    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X29Y3          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y3          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.074    11.453    
    SLICE_X29Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    11.094    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.456ns (30.281%)  route 1.050ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.050     3.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.061    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.456ns (30.281%)  route 1.050ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.050     3.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.061    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.456ns (30.281%)  route 1.050ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.050     3.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.061    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.456ns (30.281%)  route 1.050ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.050     3.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455    11.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    11.445    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.061    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  7.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.548%)  route 0.216ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.216     0.919    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X31Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X31Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.253     0.579    
    SLICE_X31Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.484    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.548%)  route 0.216ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.216     0.919    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X31Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X31Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.253     0.579    
    SLICE_X31Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.484    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.227%)  route 0.238ns (62.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.238     0.941    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X32Y4          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y4          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X32Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.487    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.227%)  route 0.238ns (62.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.238     0.941    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X32Y4          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y4          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X32Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.487    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     0.929    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X32Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X32Y6          FDCE (Remov_fdce_C_CLR)     -0.146     0.430    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     0.929    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X32Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X32Y6          FDCE (Remov_fdce_C_CLR)     -0.146     0.430    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.310     1.013    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y1          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y1          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     0.513    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.310     1.013    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y1          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y1          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     0.513    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.310     1.013    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y1          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y1          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     0.513    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.310     1.013    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X30Y1          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y1          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     0.513    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.501    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.041%)  route 0.629ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.021 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.629     2.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X29Y8          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455     1.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.446     1.446    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X29Y8          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.625%)  route 0.172ns (57.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.172     0.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.831     0.831    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.797%)  route 0.168ns (53.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.168     0.879    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.176     0.880    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.280%)  route 0.177ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.177     0.881    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.363%)  route 0.168ns (50.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.168     0.895    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.614%)  route 0.208ns (58.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.208     0.918    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.877%)  route 0.229ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.229     0.919    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.378%)  route 0.219ns (59.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.219     0.929    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.799%)  route 0.219ns (57.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.219     0.946    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.078%)  route 0.226ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.226     0.952    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.518ns (52.376%)  route 0.471ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.564     1.564    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.518     2.082 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.471     2.553    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455     1.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    -1.678 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -0.091    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     1.444    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.817%)  route 0.171ns (57.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.171     0.862    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X30Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.788%)  route 0.167ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.167     0.871    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X30Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.686%)  route 0.175ns (55.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     0.878    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.540%)  route 0.198ns (58.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.198     0.902    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.682%)  route 0.195ns (54.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.562     0.562    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y8          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.195     0.921    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831     0.831    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y7          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.460%)  route 0.233ns (64.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.233     0.924    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.409%)  route 0.233ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X33Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.233     0.924    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.050%)  route 0.230ns (61.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.230     0.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.486%)  route 0.254ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X31Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.254     0.945    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y1          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.226%)  route 0.259ns (64.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.563     0.563    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.259     0.963    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5799 Endpoints
Min Delay          5799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.073ns  (logic 18.020ns (46.118%)  route 21.053ns (53.882%))
  Logic Levels:           55  (CARRY4=35 FDRE=1 LUT2=3 LUT3=13 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  model3_user1/studyer/studyer/counter_reg[1]/Q
                         net (fo=23, routed)          1.480     1.958    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.295     2.253 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.836     3.088    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.212 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.212    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.078 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.758     4.836    model3_user1/studyer/studyer/score1/score1__0[14]
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.303     5.139 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.468     5.607    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150     5.757 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=15, routed)          0.689     6.446    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.352     6.798 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.525     7.323    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2_n_1
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     7.945 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.945    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.102 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.198     9.300    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329     9.629 r  model3_user1/studyer/studyer/score1/score_reg_i_270/O
                         net (fo=1, routed)           0.000     9.629    model3_user1/studyer/studyer/score1/score_reg_i_270_n_1
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.162 r  model3_user1/studyer/studyer/score1/score_reg_i_240/CO[3]
                         net (fo=1, routed)           0.000    10.162    model3_user1/studyer/studyer/score1/score_reg_i_240_n_1
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.279 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    10.279    model3_user1/studyer/studyer/score1/score_reg_i_236_n_1
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.508 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.181    11.689    model3_user1/studyer/studyer/score1/score_reg_i_235_n_2
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.310    11.999 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    11.999    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.531 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.531    model3_user1/studyer/studyer/score1/score_reg_i_210_n_1
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.759 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.083    13.842    model3_user1/studyer/studyer/score1/score_reg_i_209_n_2
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.313    14.155 r  model3_user1/studyer/studyer/score1/score_reg_i_217/O
                         net (fo=1, routed)           0.000    14.155    model3_user1/studyer/studyer/score1/score_reg_i_217_n_1
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.705 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.705    model3_user1/studyer/studyer/score1/score_reg_i_160_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.933 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.017    15.950    model3_user1/studyer/studyer/score1/score_reg_i_159_n_2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.313    16.263 r  model3_user1/studyer/studyer/score1/score_reg_i_167/O
                         net (fo=1, routed)           0.000    16.263    model3_user1/studyer/studyer/score1/score_reg_i_167_n_1
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.813 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.813    model3_user1/studyer/studyer/score1/score_reg_i_90_n_1
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.041 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.227    18.268    model3_user1/studyer/studyer/score1/score_reg_i_89_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.581 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.581    model3_user1/studyer/studyer/score1/score_reg_i_97_n_1
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.131 r  model3_user1/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.131    model3_user1/studyer/studyer/score1/score_reg_i_35_n_1
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.359 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[2]
                         net (fo=12, routed)          1.157    20.516    model3_user1/studyer/studyer/score1/score_reg_i_34_n_2
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.313    20.829 r  model3_user1/studyer/studyer/score1/score_reg_i_87/O
                         net (fo=1, routed)           0.000    20.829    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.379 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.379    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.607 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.022    22.629    model3_user1/studyer/studyer/score1/p_0_in_0[7]
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.313    22.942 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    22.942    model3_user1/studyer/studyer/score1/score_reg_i_174_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.475    model3_user1/studyer/studyer/score1/score_reg_i_99_n_1
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.592    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.821 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.022    24.843    model3_user1/studyer/studyer/score1/p_0_in_0[6]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.310    25.153 r  model3_user1/studyer/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    25.153    model3_user1/studyer/studyer/score1/score_reg_i_107_n_1
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.703 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    25.703    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.931 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.059    26.990    model3_user1/studyer/studyer/score1/p_0_in_0[5]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.313    27.303 r  model3_user1/studyer/studyer/score1/score_reg_i_110/O
                         net (fo=1, routed)           0.000    27.303    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.704 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.704    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.932 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.158    29.090    model3_user1/studyer/studyer/score1/p_0_in_0[4]
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    29.403 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.403    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.936 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.936    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.053 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.053    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.282 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=13, routed)          1.206    31.488    model3_user1/studyer/studyer/score1/p_0_in_0[3]
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.310    31.798 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_23/O
                         net (fo=1, routed)           0.000    31.798    model3_user1/studyer/studyer/score1/score0__501_carry_i_23_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.178 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.178    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.295 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.295    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.524 r  model3_user1/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=14, routed)          1.110    33.634    model3_user1/studyer/studyer/score1/p_0_in_0[2]
    SLICE_X45Y69         LUT2 (Prop_lut2_I1_O)        0.310    33.944 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    33.944    model3_user1/studyer/studyer/score1/score0__501_carry_i_16_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.494 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.494    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.608 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.608    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_1
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.836 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.946    35.782    model3_user1/studyer/studyer/score1/p_0_in_0[1]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.313    36.095 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.095    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.645 r  model3_user1/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.645    model3_user1/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.802 r  model3_user1/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.805    37.607    model3_user1/studyer/studyer/score1/p_0_in_0[0]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.359    37.966 r  model3_user1/studyer/studyer/score1/score_reg_i_10/O
                         net (fo=1, routed)           1.107    39.073    model3_user1/studyer/studyer/score1/score_reg_i_10_n_1
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.294ns  (logic 17.678ns (46.164%)  route 20.616ns (53.836%))
  Logic Levels:           60  (CARRY4=40 FDRE=1 LUT2=3 LUT3=13 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=18, routed)          1.521     1.977    model3_user2/studyer/studyer/score1/counter[4]
    SLICE_X44Y88         LUT3 (Prop_lut3_I2_O)        0.154     2.131 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.821    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     3.148 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.148    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.549 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.549    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.663 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.663    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.622     4.620    model3_user2/studyer/studyer/score1/score1__0[14]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.303     4.923 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.458     5.381    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124     5.505 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=15, routed)          0.710     6.215    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.152     6.367 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.478     6.845    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     7.432 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.703 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.467     9.169    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.329     9.498 r  model3_user2/studyer/studyer/score1/score_reg_i_279/O
                         net (fo=1, routed)           0.000     9.498    model3_user2/studyer/studyer/score1/score_reg_i_279_n_1
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.896 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.896    model3_user2/studyer/studyer/score1/score_reg_i_253_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.010    model3_user2/studyer/studyer/score1/score_reg_i_249_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.238 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          0.904    11.142    model3_user2/studyer/studyer/score1/score_reg_i_248_n_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.313    11.455 r  model3_user2/studyer/studyer/score1/score_reg_i_259/O
                         net (fo=1, routed)           0.000    11.455    model3_user2/studyer/studyer/score1/score_reg_i_259_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.835 r  model3_user2/studyer/studyer/score1/score_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.835    model3_user2/studyer/studyer/score1/score_reg_i_227_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    11.952    model3_user2/studyer/studyer/score1/score_reg_i_223_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          0.846    13.027    model3_user2/studyer/studyer/score1/score_reg_i_222_n_2
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    13.337 r  model3_user2/studyer/studyer/score1/score_reg_i_234/O
                         net (fo=1, routed)           0.000    13.337    model3_user2/studyer/studyer/score1/score_reg_i_234_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.887 r  model3_user2/studyer/studyer/score1/score_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.887    model3_user2/studyer/studyer/score1/score_reg_i_192_n_1
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.001    model3_user2/studyer/studyer/score1/score_reg_i_188_n_1
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.229 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          1.217    15.446    model3_user2/studyer/studyer/score1/score_reg_i_187_n_2
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.313    15.759 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.759    model3_user2/studyer/studyer/score1/score_reg_i_197_n_1
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.135 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.135    model3_user2/studyer/studyer/score1/score_reg_i_129_n_1
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.252    model3_user2/studyer/studyer/score1/score_reg_i_125_n_1
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.481 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          0.845    17.326    model3_user2/studyer/studyer/score1/score_reg_i_124_n_2
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.310    17.636 r  model3_user2/studyer/studyer/score1/score_reg_i_186/O
                         net (fo=1, routed)           0.000    17.636    model3_user2/studyer/studyer/score1/score_reg_i_186_n_1
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.186 r  model3_user2/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.186    model3_user2/studyer/studyer/score1/score_reg_i_119_n_1
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.300 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.300    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.528 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    19.711    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.313    20.024 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.024    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.425 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.425    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.539 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.539    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.767 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.033    21.800    model3_user2/studyer/studyer/score1/p_0_in[7]
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.313    22.113 r  model3_user2/studyer/studyer/score1/score_reg_i_202/O
                         net (fo=1, routed)           0.000    22.113    model3_user2/studyer/studyer/score1/score_reg_i_202_n_1
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.663 r  model3_user2/studyer/studyer/score1/score_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    22.663    model3_user2/studyer/studyer/score1/score_reg_i_134_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  model3_user2/studyer/studyer/score1/score_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.777    model3_user2/studyer/studyer/score1/score_reg_i_64_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.005 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.440    24.445    model3_user2/studyer/studyer/score1/p_0_in[6]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.313    24.758 r  model3_user2/studyer/studyer/score1/score_reg_i_142/O
                         net (fo=1, routed)           0.000    24.758    model3_user2/studyer/studyer/score1/score_reg_i_142_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.308 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.308    model3_user2/studyer/studyer/score1/score_reg_i_68_n_1
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.536 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.220    26.756    model3_user2/studyer/studyer/score1/p_0_in[5]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.313    27.069 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    27.069    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    27.605 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.261    28.865    model3_user2/studyer/studyer/score1/p_0_in[4]
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.313    29.178 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.178    model3_user2/studyer/studyer/score1/score_reg_i_151_n_1
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.711    model3_user2/studyer/studyer/score1/score_reg_i_76_n_1
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.940 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=13, routed)          1.242    31.182    model3_user2/studyer/studyer/score1/p_0_in[3]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.310    31.492 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0/O
                         net (fo=1, routed)           0.000    31.492    model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.893 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    31.893    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.121 r  model3_user2/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=14, routed)          0.958    33.079    model3_user2/studyer/studyer/score1/p_0_in[2]
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.313    33.392 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0/O
                         net (fo=1, routed)           0.000    33.392    model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0_n_1
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.942 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    33.942    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_1
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.056    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_1
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.284 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.058    35.341    model3_user2/studyer/studyer/score1/p_0_in[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.313    35.654 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_6__0/O
                         net (fo=1, routed)           0.000    35.654    model3_user2/studyer/studyer/score1/score0__501_carry_i_6__0_n_1
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.204 r  model3_user2/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    36.204    model3_user2/studyer/studyer/score1/score0__501_carry_n_1
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.318 r  model3_user2/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.318    model3_user2/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.475 r  model3_user2/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.793    37.268    model3_user2/studyer/studyer/score1/p_0_in[0]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.354    37.622 r  model3_user2/studyer/studyer/score1/score_reg_i_18/O
                         net (fo=1, routed)           0.672    38.294    model3_user1/studyer/studyer/score1/ADDRBWRADDR[0]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.029ns  (logic 16.979ns (45.853%)  route 20.050ns (54.147%))
  Logic Levels:           52  (CARRY4=33 FDRE=1 LUT2=3 LUT3=12 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  model3_user1/studyer/studyer/counter_reg[1]/Q
                         net (fo=23, routed)          1.480     1.958    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.295     2.253 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.836     3.088    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.212 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.212    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.078 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.758     4.836    model3_user1/studyer/studyer/score1/score1__0[14]
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.303     5.139 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.468     5.607    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150     5.757 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=15, routed)          0.689     6.446    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.352     6.798 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.525     7.323    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2_n_1
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     7.945 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.945    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.102 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.198     9.300    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329     9.629 r  model3_user1/studyer/studyer/score1/score_reg_i_270/O
                         net (fo=1, routed)           0.000     9.629    model3_user1/studyer/studyer/score1/score_reg_i_270_n_1
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.162 r  model3_user1/studyer/studyer/score1/score_reg_i_240/CO[3]
                         net (fo=1, routed)           0.000    10.162    model3_user1/studyer/studyer/score1/score_reg_i_240_n_1
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.279 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    10.279    model3_user1/studyer/studyer/score1/score_reg_i_236_n_1
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.508 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.181    11.689    model3_user1/studyer/studyer/score1/score_reg_i_235_n_2
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.310    11.999 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    11.999    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.531 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.531    model3_user1/studyer/studyer/score1/score_reg_i_210_n_1
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.759 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.083    13.842    model3_user1/studyer/studyer/score1/score_reg_i_209_n_2
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.313    14.155 r  model3_user1/studyer/studyer/score1/score_reg_i_217/O
                         net (fo=1, routed)           0.000    14.155    model3_user1/studyer/studyer/score1/score_reg_i_217_n_1
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.705 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.705    model3_user1/studyer/studyer/score1/score_reg_i_160_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.933 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.017    15.950    model3_user1/studyer/studyer/score1/score_reg_i_159_n_2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.313    16.263 r  model3_user1/studyer/studyer/score1/score_reg_i_167/O
                         net (fo=1, routed)           0.000    16.263    model3_user1/studyer/studyer/score1/score_reg_i_167_n_1
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.813 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.813    model3_user1/studyer/studyer/score1/score_reg_i_90_n_1
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.041 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.227    18.268    model3_user1/studyer/studyer/score1/score_reg_i_89_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.581 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.581    model3_user1/studyer/studyer/score1/score_reg_i_97_n_1
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.131 r  model3_user1/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.131    model3_user1/studyer/studyer/score1/score_reg_i_35_n_1
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.359 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[2]
                         net (fo=12, routed)          1.157    20.516    model3_user1/studyer/studyer/score1/score_reg_i_34_n_2
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.313    20.829 r  model3_user1/studyer/studyer/score1/score_reg_i_87/O
                         net (fo=1, routed)           0.000    20.829    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.379 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.379    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.607 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.022    22.629    model3_user1/studyer/studyer/score1/p_0_in_0[7]
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.313    22.942 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    22.942    model3_user1/studyer/studyer/score1/score_reg_i_174_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.475    model3_user1/studyer/studyer/score1/score_reg_i_99_n_1
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.592    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.821 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.022    24.843    model3_user1/studyer/studyer/score1/p_0_in_0[6]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.310    25.153 r  model3_user1/studyer/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    25.153    model3_user1/studyer/studyer/score1/score_reg_i_107_n_1
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.703 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    25.703    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.931 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.059    26.990    model3_user1/studyer/studyer/score1/p_0_in_0[5]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.313    27.303 r  model3_user1/studyer/studyer/score1/score_reg_i_110/O
                         net (fo=1, routed)           0.000    27.303    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.704 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.704    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.932 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.158    29.090    model3_user1/studyer/studyer/score1/p_0_in_0[4]
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    29.403 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.403    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.936 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.936    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.053 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.053    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.282 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=13, routed)          1.206    31.488    model3_user1/studyer/studyer/score1/p_0_in_0[3]
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.310    31.798 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_23/O
                         net (fo=1, routed)           0.000    31.798    model3_user1/studyer/studyer/score1/score0__501_carry_i_23_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.178 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.178    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.295 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.295    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.524 r  model3_user1/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=14, routed)          1.110    33.634    model3_user1/studyer/studyer/score1/p_0_in_0[2]
    SLICE_X45Y69         LUT2 (Prop_lut2_I1_O)        0.310    33.944 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    33.944    model3_user1/studyer/studyer/score1/score0__501_carry_i_16_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.494 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.494    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.608 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.608    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_1
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.836 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.890    35.726    model3_user1/studyer/studyer/score1/p_0_in_0[1]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.338    36.064 r  model3_user1/studyer/studyer/score1/score_reg_i_9/O
                         net (fo=1, routed)           0.965    37.029    model3_user1/studyer/studyer/score1/score_reg_i_9_n_1
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.308ns  (logic 16.503ns (45.452%)  route 19.805ns (54.548%))
  Logic Levels:           56  (CARRY4=37 FDRE=1 LUT2=3 LUT3=12 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=18, routed)          1.521     1.977    model3_user2/studyer/studyer/score1/counter[4]
    SLICE_X44Y88         LUT3 (Prop_lut3_I2_O)        0.154     2.131 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.821    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     3.148 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.148    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.549 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.549    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.663 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.663    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.622     4.620    model3_user2/studyer/studyer/score1/score1__0[14]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.303     4.923 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.458     5.381    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124     5.505 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=15, routed)          0.710     6.215    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.152     6.367 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.478     6.845    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     7.432 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.703 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.467     9.169    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.329     9.498 r  model3_user2/studyer/studyer/score1/score_reg_i_279/O
                         net (fo=1, routed)           0.000     9.498    model3_user2/studyer/studyer/score1/score_reg_i_279_n_1
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.896 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.896    model3_user2/studyer/studyer/score1/score_reg_i_253_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.010    model3_user2/studyer/studyer/score1/score_reg_i_249_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.238 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          0.904    11.142    model3_user2/studyer/studyer/score1/score_reg_i_248_n_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.313    11.455 r  model3_user2/studyer/studyer/score1/score_reg_i_259/O
                         net (fo=1, routed)           0.000    11.455    model3_user2/studyer/studyer/score1/score_reg_i_259_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.835 r  model3_user2/studyer/studyer/score1/score_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.835    model3_user2/studyer/studyer/score1/score_reg_i_227_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    11.952    model3_user2/studyer/studyer/score1/score_reg_i_223_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          0.846    13.027    model3_user2/studyer/studyer/score1/score_reg_i_222_n_2
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    13.337 r  model3_user2/studyer/studyer/score1/score_reg_i_234/O
                         net (fo=1, routed)           0.000    13.337    model3_user2/studyer/studyer/score1/score_reg_i_234_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.887 r  model3_user2/studyer/studyer/score1/score_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.887    model3_user2/studyer/studyer/score1/score_reg_i_192_n_1
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.001    model3_user2/studyer/studyer/score1/score_reg_i_188_n_1
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.229 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          1.217    15.446    model3_user2/studyer/studyer/score1/score_reg_i_187_n_2
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.313    15.759 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.759    model3_user2/studyer/studyer/score1/score_reg_i_197_n_1
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.135 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.135    model3_user2/studyer/studyer/score1/score_reg_i_129_n_1
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.252    model3_user2/studyer/studyer/score1/score_reg_i_125_n_1
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.481 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          0.845    17.326    model3_user2/studyer/studyer/score1/score_reg_i_124_n_2
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.310    17.636 r  model3_user2/studyer/studyer/score1/score_reg_i_186/O
                         net (fo=1, routed)           0.000    17.636    model3_user2/studyer/studyer/score1/score_reg_i_186_n_1
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.186 r  model3_user2/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.186    model3_user2/studyer/studyer/score1/score_reg_i_119_n_1
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.300 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.300    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.528 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    19.711    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.313    20.024 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.024    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.425 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.425    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.539 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.539    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.767 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.033    21.800    model3_user2/studyer/studyer/score1/p_0_in[7]
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.313    22.113 r  model3_user2/studyer/studyer/score1/score_reg_i_202/O
                         net (fo=1, routed)           0.000    22.113    model3_user2/studyer/studyer/score1/score_reg_i_202_n_1
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.663 r  model3_user2/studyer/studyer/score1/score_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    22.663    model3_user2/studyer/studyer/score1/score_reg_i_134_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  model3_user2/studyer/studyer/score1/score_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.777    model3_user2/studyer/studyer/score1/score_reg_i_64_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.005 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.440    24.445    model3_user2/studyer/studyer/score1/p_0_in[6]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.313    24.758 r  model3_user2/studyer/studyer/score1/score_reg_i_142/O
                         net (fo=1, routed)           0.000    24.758    model3_user2/studyer/studyer/score1/score_reg_i_142_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.308 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.308    model3_user2/studyer/studyer/score1/score_reg_i_68_n_1
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.536 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.220    26.756    model3_user2/studyer/studyer/score1/p_0_in[5]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.313    27.069 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    27.069    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    27.605 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.261    28.865    model3_user2/studyer/studyer/score1/p_0_in[4]
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.313    29.178 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.178    model3_user2/studyer/studyer/score1/score_reg_i_151_n_1
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.711    model3_user2/studyer/studyer/score1/score_reg_i_76_n_1
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.940 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=13, routed)          1.242    31.182    model3_user2/studyer/studyer/score1/p_0_in[3]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.310    31.492 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0/O
                         net (fo=1, routed)           0.000    31.492    model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.893 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    31.893    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.121 r  model3_user2/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=14, routed)          0.958    33.079    model3_user2/studyer/studyer/score1/p_0_in[2]
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.313    33.392 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0/O
                         net (fo=1, routed)           0.000    33.392    model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0_n_1
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.942 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    33.942    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_1
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.056 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.056    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_1
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.284 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.042    35.325    model3_user2/studyer/studyer/score1/p_0_in[1]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.313    35.638 r  model3_user2/studyer/studyer/score1/score_reg_i_17/O
                         net (fo=1, routed)           0.670    36.308    model3_user1/studyer/studyer/score1/ADDRBWRADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.755ns  (logic 15.749ns (45.315%)  route 19.006ns (54.685%))
  Logic Levels:           48  (CARRY4=30 FDRE=1 LUT2=2 LUT3=12 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  model3_user1/studyer/studyer/counter_reg[1]/Q
                         net (fo=23, routed)          1.480     1.958    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.295     2.253 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.836     3.088    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.212 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.212    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.078 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.758     4.836    model3_user1/studyer/studyer/score1/score1__0[14]
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.303     5.139 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.468     5.607    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150     5.757 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=15, routed)          0.689     6.446    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.352     6.798 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.525     7.323    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2_n_1
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     7.945 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.945    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.102 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.198     9.300    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329     9.629 r  model3_user1/studyer/studyer/score1/score_reg_i_270/O
                         net (fo=1, routed)           0.000     9.629    model3_user1/studyer/studyer/score1/score_reg_i_270_n_1
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.162 r  model3_user1/studyer/studyer/score1/score_reg_i_240/CO[3]
                         net (fo=1, routed)           0.000    10.162    model3_user1/studyer/studyer/score1/score_reg_i_240_n_1
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.279 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    10.279    model3_user1/studyer/studyer/score1/score_reg_i_236_n_1
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.508 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.181    11.689    model3_user1/studyer/studyer/score1/score_reg_i_235_n_2
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.310    11.999 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    11.999    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.531 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.531    model3_user1/studyer/studyer/score1/score_reg_i_210_n_1
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.759 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.083    13.842    model3_user1/studyer/studyer/score1/score_reg_i_209_n_2
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.313    14.155 r  model3_user1/studyer/studyer/score1/score_reg_i_217/O
                         net (fo=1, routed)           0.000    14.155    model3_user1/studyer/studyer/score1/score_reg_i_217_n_1
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.705 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.705    model3_user1/studyer/studyer/score1/score_reg_i_160_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.933 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.017    15.950    model3_user1/studyer/studyer/score1/score_reg_i_159_n_2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.313    16.263 r  model3_user1/studyer/studyer/score1/score_reg_i_167/O
                         net (fo=1, routed)           0.000    16.263    model3_user1/studyer/studyer/score1/score_reg_i_167_n_1
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.813 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.813    model3_user1/studyer/studyer/score1/score_reg_i_90_n_1
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.041 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.227    18.268    model3_user1/studyer/studyer/score1/score_reg_i_89_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.581 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.581    model3_user1/studyer/studyer/score1/score_reg_i_97_n_1
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.131 r  model3_user1/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.131    model3_user1/studyer/studyer/score1/score_reg_i_35_n_1
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.359 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[2]
                         net (fo=12, routed)          1.157    20.516    model3_user1/studyer/studyer/score1/score_reg_i_34_n_2
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.313    20.829 r  model3_user1/studyer/studyer/score1/score_reg_i_87/O
                         net (fo=1, routed)           0.000    20.829    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.379 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.379    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.607 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.022    22.629    model3_user1/studyer/studyer/score1/p_0_in_0[7]
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.313    22.942 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    22.942    model3_user1/studyer/studyer/score1/score_reg_i_174_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.475    model3_user1/studyer/studyer/score1/score_reg_i_99_n_1
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.592    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.821 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.022    24.843    model3_user1/studyer/studyer/score1/p_0_in_0[6]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.310    25.153 r  model3_user1/studyer/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    25.153    model3_user1/studyer/studyer/score1/score_reg_i_107_n_1
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.703 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    25.703    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.931 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.059    26.990    model3_user1/studyer/studyer/score1/p_0_in_0[5]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.313    27.303 r  model3_user1/studyer/studyer/score1/score_reg_i_110/O
                         net (fo=1, routed)           0.000    27.303    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.704 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.704    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.932 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.158    29.090    model3_user1/studyer/studyer/score1/p_0_in_0[4]
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    29.403 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.403    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.936 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.936    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.053 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.053    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.282 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=13, routed)          1.206    31.488    model3_user1/studyer/studyer/score1/p_0_in_0[3]
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.310    31.798 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_23/O
                         net (fo=1, routed)           0.000    31.798    model3_user1/studyer/studyer/score1/score0__501_carry_i_23_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.178 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.178    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.295 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.295    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.524 r  model3_user1/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=14, routed)          0.823    33.347    model3_user1/studyer/studyer/score1/p_0_in_0[2]
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.310    33.657 r  model3_user1/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           1.097    34.755    model3_user1/studyer/studyer/score1/score_reg_i_8_n_1
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.093ns  (logic 15.327ns (44.956%)  route 18.766ns (55.044%))
  Logic Levels:           52  (CARRY4=34 FDRE=1 LUT2=2 LUT3=12 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=18, routed)          1.521     1.977    model3_user2/studyer/studyer/score1/counter[4]
    SLICE_X44Y88         LUT3 (Prop_lut3_I2_O)        0.154     2.131 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.821    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     3.148 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.148    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.549 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.549    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.663 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.663    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.622     4.620    model3_user2/studyer/studyer/score1/score1__0[14]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.303     4.923 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.458     5.381    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124     5.505 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=15, routed)          0.710     6.215    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.152     6.367 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.478     6.845    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     7.432 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.703 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.467     9.169    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.329     9.498 r  model3_user2/studyer/studyer/score1/score_reg_i_279/O
                         net (fo=1, routed)           0.000     9.498    model3_user2/studyer/studyer/score1/score_reg_i_279_n_1
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.896 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.896    model3_user2/studyer/studyer/score1/score_reg_i_253_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.010    model3_user2/studyer/studyer/score1/score_reg_i_249_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.238 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          0.904    11.142    model3_user2/studyer/studyer/score1/score_reg_i_248_n_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.313    11.455 r  model3_user2/studyer/studyer/score1/score_reg_i_259/O
                         net (fo=1, routed)           0.000    11.455    model3_user2/studyer/studyer/score1/score_reg_i_259_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.835 r  model3_user2/studyer/studyer/score1/score_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.835    model3_user2/studyer/studyer/score1/score_reg_i_227_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    11.952    model3_user2/studyer/studyer/score1/score_reg_i_223_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          0.846    13.027    model3_user2/studyer/studyer/score1/score_reg_i_222_n_2
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    13.337 r  model3_user2/studyer/studyer/score1/score_reg_i_234/O
                         net (fo=1, routed)           0.000    13.337    model3_user2/studyer/studyer/score1/score_reg_i_234_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.887 r  model3_user2/studyer/studyer/score1/score_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.887    model3_user2/studyer/studyer/score1/score_reg_i_192_n_1
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.001    model3_user2/studyer/studyer/score1/score_reg_i_188_n_1
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.229 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          1.217    15.446    model3_user2/studyer/studyer/score1/score_reg_i_187_n_2
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.313    15.759 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.759    model3_user2/studyer/studyer/score1/score_reg_i_197_n_1
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.135 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.135    model3_user2/studyer/studyer/score1/score_reg_i_129_n_1
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.252    model3_user2/studyer/studyer/score1/score_reg_i_125_n_1
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.481 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          0.845    17.326    model3_user2/studyer/studyer/score1/score_reg_i_124_n_2
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.310    17.636 r  model3_user2/studyer/studyer/score1/score_reg_i_186/O
                         net (fo=1, routed)           0.000    17.636    model3_user2/studyer/studyer/score1/score_reg_i_186_n_1
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.186 r  model3_user2/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.186    model3_user2/studyer/studyer/score1/score_reg_i_119_n_1
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.300 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.300    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.528 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    19.711    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.313    20.024 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.024    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.425 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.425    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.539 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.539    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.767 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.033    21.800    model3_user2/studyer/studyer/score1/p_0_in[7]
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.313    22.113 r  model3_user2/studyer/studyer/score1/score_reg_i_202/O
                         net (fo=1, routed)           0.000    22.113    model3_user2/studyer/studyer/score1/score_reg_i_202_n_1
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.663 r  model3_user2/studyer/studyer/score1/score_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    22.663    model3_user2/studyer/studyer/score1/score_reg_i_134_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  model3_user2/studyer/studyer/score1/score_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.777    model3_user2/studyer/studyer/score1/score_reg_i_64_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.005 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.440    24.445    model3_user2/studyer/studyer/score1/p_0_in[6]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.313    24.758 r  model3_user2/studyer/studyer/score1/score_reg_i_142/O
                         net (fo=1, routed)           0.000    24.758    model3_user2/studyer/studyer/score1/score_reg_i_142_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.308 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.308    model3_user2/studyer/studyer/score1/score_reg_i_68_n_1
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.536 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.220    26.756    model3_user2/studyer/studyer/score1/p_0_in[5]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.313    27.069 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    27.069    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    27.605 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.261    28.865    model3_user2/studyer/studyer/score1/p_0_in[4]
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.313    29.178 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.178    model3_user2/studyer/studyer/score1/score_reg_i_151_n_1
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.711    model3_user2/studyer/studyer/score1/score_reg_i_76_n_1
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.940 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=13, routed)          1.242    31.182    model3_user2/studyer/studyer/score1/p_0_in[3]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.310    31.492 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0/O
                         net (fo=1, routed)           0.000    31.492    model3_user2/studyer/studyer/score1/score0__501_carry_i_18__0_n_1
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.893 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    31.893    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.121 r  model3_user2/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=14, routed)          1.088    33.209    model3_user2/studyer/studyer/score1/p_0_in[2]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.342    33.551 r  model3_user2/studyer/studyer/score1/score_reg_i_16/O
                         net (fo=1, routed)           0.542    34.093    model3_user1/studyer/studyer/score1/ADDRBWRADDR[2]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.175ns  (logic 14.742ns (44.437%)  route 18.433ns (55.563%))
  Logic Levels:           44  (CARRY4=27 FDRE=1 LUT2=2 LUT3=11 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  model3_user1/studyer/studyer/counter_reg[1]/Q
                         net (fo=23, routed)          1.480     1.958    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.295     2.253 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.836     3.088    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.212 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.212    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.078 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.758     4.836    model3_user1/studyer/studyer/score1/score1__0[14]
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.303     5.139 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.468     5.607    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150     5.757 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=15, routed)          0.689     6.446    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.352     6.798 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.525     7.323    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2_n_1
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     7.945 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.945    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.102 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.198     9.300    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329     9.629 r  model3_user1/studyer/studyer/score1/score_reg_i_270/O
                         net (fo=1, routed)           0.000     9.629    model3_user1/studyer/studyer/score1/score_reg_i_270_n_1
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.162 r  model3_user1/studyer/studyer/score1/score_reg_i_240/CO[3]
                         net (fo=1, routed)           0.000    10.162    model3_user1/studyer/studyer/score1/score_reg_i_240_n_1
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.279 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    10.279    model3_user1/studyer/studyer/score1/score_reg_i_236_n_1
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.508 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.181    11.689    model3_user1/studyer/studyer/score1/score_reg_i_235_n_2
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.310    11.999 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    11.999    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.531 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.531    model3_user1/studyer/studyer/score1/score_reg_i_210_n_1
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.759 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.083    13.842    model3_user1/studyer/studyer/score1/score_reg_i_209_n_2
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.313    14.155 r  model3_user1/studyer/studyer/score1/score_reg_i_217/O
                         net (fo=1, routed)           0.000    14.155    model3_user1/studyer/studyer/score1/score_reg_i_217_n_1
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.705 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.705    model3_user1/studyer/studyer/score1/score_reg_i_160_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.933 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.017    15.950    model3_user1/studyer/studyer/score1/score_reg_i_159_n_2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.313    16.263 r  model3_user1/studyer/studyer/score1/score_reg_i_167/O
                         net (fo=1, routed)           0.000    16.263    model3_user1/studyer/studyer/score1/score_reg_i_167_n_1
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.813 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.813    model3_user1/studyer/studyer/score1/score_reg_i_90_n_1
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.041 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.227    18.268    model3_user1/studyer/studyer/score1/score_reg_i_89_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.581 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.581    model3_user1/studyer/studyer/score1/score_reg_i_97_n_1
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.131 r  model3_user1/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.131    model3_user1/studyer/studyer/score1/score_reg_i_35_n_1
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.359 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[2]
                         net (fo=12, routed)          1.157    20.516    model3_user1/studyer/studyer/score1/score_reg_i_34_n_2
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.313    20.829 r  model3_user1/studyer/studyer/score1/score_reg_i_87/O
                         net (fo=1, routed)           0.000    20.829    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.379 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.379    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.607 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.022    22.629    model3_user1/studyer/studyer/score1/p_0_in_0[7]
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.313    22.942 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    22.942    model3_user1/studyer/studyer/score1/score_reg_i_174_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.475    model3_user1/studyer/studyer/score1/score_reg_i_99_n_1
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.592    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.821 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.022    24.843    model3_user1/studyer/studyer/score1/p_0_in_0[6]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.310    25.153 r  model3_user1/studyer/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    25.153    model3_user1/studyer/studyer/score1/score_reg_i_107_n_1
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.703 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    25.703    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.931 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.059    26.990    model3_user1/studyer/studyer/score1/p_0_in_0[5]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.313    27.303 r  model3_user1/studyer/studyer/score1/score_reg_i_110/O
                         net (fo=1, routed)           0.000    27.303    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.704 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.704    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.932 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.158    29.090    model3_user1/studyer/studyer/score1/p_0_in_0[4]
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    29.403 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.403    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.936 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.936    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.053 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.053    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.282 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=13, routed)          1.406    31.688    model3_user1/studyer/studyer/score1/p_0_in_0[3]
    SLICE_X44Y72         LUT2 (Prop_lut2_I0_O)        0.339    32.027 r  model3_user1/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           1.149    33.175    model3_user1/studyer/studyer/score1/score_reg_i_7_n_1
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.917ns  (logic 14.356ns (44.979%)  route 17.561ns (55.021%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT2=2 LUT3=11 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=18, routed)          1.521     1.977    model3_user2/studyer/studyer/score1/counter[4]
    SLICE_X44Y88         LUT3 (Prop_lut3_I2_O)        0.154     2.131 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.821    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     3.148 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.148    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.549 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.549    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.663 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.663    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.622     4.620    model3_user2/studyer/studyer/score1/score1__0[14]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.303     4.923 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.458     5.381    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124     5.505 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=15, routed)          0.710     6.215    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.152     6.367 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.478     6.845    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     7.432 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.703 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.467     9.169    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.329     9.498 r  model3_user2/studyer/studyer/score1/score_reg_i_279/O
                         net (fo=1, routed)           0.000     9.498    model3_user2/studyer/studyer/score1/score_reg_i_279_n_1
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.896 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.896    model3_user2/studyer/studyer/score1/score_reg_i_253_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.010    model3_user2/studyer/studyer/score1/score_reg_i_249_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.238 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          0.904    11.142    model3_user2/studyer/studyer/score1/score_reg_i_248_n_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.313    11.455 r  model3_user2/studyer/studyer/score1/score_reg_i_259/O
                         net (fo=1, routed)           0.000    11.455    model3_user2/studyer/studyer/score1/score_reg_i_259_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.835 r  model3_user2/studyer/studyer/score1/score_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.835    model3_user2/studyer/studyer/score1/score_reg_i_227_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    11.952    model3_user2/studyer/studyer/score1/score_reg_i_223_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          0.846    13.027    model3_user2/studyer/studyer/score1/score_reg_i_222_n_2
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    13.337 r  model3_user2/studyer/studyer/score1/score_reg_i_234/O
                         net (fo=1, routed)           0.000    13.337    model3_user2/studyer/studyer/score1/score_reg_i_234_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.887 r  model3_user2/studyer/studyer/score1/score_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.887    model3_user2/studyer/studyer/score1/score_reg_i_192_n_1
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.001    model3_user2/studyer/studyer/score1/score_reg_i_188_n_1
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.229 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          1.217    15.446    model3_user2/studyer/studyer/score1/score_reg_i_187_n_2
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.313    15.759 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.759    model3_user2/studyer/studyer/score1/score_reg_i_197_n_1
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.135 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.135    model3_user2/studyer/studyer/score1/score_reg_i_129_n_1
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.252    model3_user2/studyer/studyer/score1/score_reg_i_125_n_1
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.481 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          0.845    17.326    model3_user2/studyer/studyer/score1/score_reg_i_124_n_2
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.310    17.636 r  model3_user2/studyer/studyer/score1/score_reg_i_186/O
                         net (fo=1, routed)           0.000    17.636    model3_user2/studyer/studyer/score1/score_reg_i_186_n_1
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.186 r  model3_user2/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.186    model3_user2/studyer/studyer/score1/score_reg_i_119_n_1
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.300 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.300    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.528 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    19.711    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.313    20.024 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.024    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.425 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.425    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.539 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.539    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.767 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.033    21.800    model3_user2/studyer/studyer/score1/p_0_in[7]
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.313    22.113 r  model3_user2/studyer/studyer/score1/score_reg_i_202/O
                         net (fo=1, routed)           0.000    22.113    model3_user2/studyer/studyer/score1/score_reg_i_202_n_1
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.663 r  model3_user2/studyer/studyer/score1/score_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    22.663    model3_user2/studyer/studyer/score1/score_reg_i_134_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  model3_user2/studyer/studyer/score1/score_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.777    model3_user2/studyer/studyer/score1/score_reg_i_64_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.005 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.440    24.445    model3_user2/studyer/studyer/score1/p_0_in[6]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.313    24.758 r  model3_user2/studyer/studyer/score1/score_reg_i_142/O
                         net (fo=1, routed)           0.000    24.758    model3_user2/studyer/studyer/score1/score_reg_i_142_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.308 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.308    model3_user2/studyer/studyer/score1/score_reg_i_68_n_1
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.536 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.220    26.756    model3_user2/studyer/studyer/score1/p_0_in[5]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.313    27.069 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    27.069    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    27.605 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.261    28.865    model3_user2/studyer/studyer/score1/p_0_in[4]
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.313    29.178 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.178    model3_user2/studyer/studyer/score1/score_reg_i_151_n_1
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.711 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.711    model3_user2/studyer/studyer/score1/score_reg_i_76_n_1
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.940 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=13, routed)          0.986    30.926    model3_user2/studyer/studyer/score1/p_0_in[3]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.310    31.236 r  model3_user2/studyer/studyer/score1/score_reg_i_15/O
                         net (fo=1, routed)           0.681    31.917    model3_user1/studyer/studyer/score1/ADDRBWRADDR[3]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.892ns  (logic 13.524ns (43.779%)  route 17.368ns (56.221%))
  Logic Levels:           40  (CARRY4=24 FDRE=1 LUT2=2 LUT3=10 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  model3_user1/studyer/studyer/counter_reg[1]/Q
                         net (fo=23, routed)          1.480     1.958    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.295     2.253 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.836     3.088    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.212 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.212    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_8_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.078 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.758     4.836    model3_user1/studyer/studyer/score1/score1__0[14]
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.303     5.139 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.468     5.607    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.150     5.757 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=15, routed)          0.689     6.446    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.352     6.798 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2/O
                         net (fo=1, routed)           0.525     7.323    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_2_n_1
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     7.945 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.945    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.102 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.198     9.300    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329     9.629 r  model3_user1/studyer/studyer/score1/score_reg_i_270/O
                         net (fo=1, routed)           0.000     9.629    model3_user1/studyer/studyer/score1/score_reg_i_270_n_1
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.162 r  model3_user1/studyer/studyer/score1/score_reg_i_240/CO[3]
                         net (fo=1, routed)           0.000    10.162    model3_user1/studyer/studyer/score1/score_reg_i_240_n_1
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.279 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    10.279    model3_user1/studyer/studyer/score1/score_reg_i_236_n_1
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.508 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.181    11.689    model3_user1/studyer/studyer/score1/score_reg_i_235_n_2
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.310    11.999 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    11.999    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.531 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.531    model3_user1/studyer/studyer/score1/score_reg_i_210_n_1
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.759 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.083    13.842    model3_user1/studyer/studyer/score1/score_reg_i_209_n_2
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.313    14.155 r  model3_user1/studyer/studyer/score1/score_reg_i_217/O
                         net (fo=1, routed)           0.000    14.155    model3_user1/studyer/studyer/score1/score_reg_i_217_n_1
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.705 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.705    model3_user1/studyer/studyer/score1/score_reg_i_160_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.933 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.017    15.950    model3_user1/studyer/studyer/score1/score_reg_i_159_n_2
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.313    16.263 r  model3_user1/studyer/studyer/score1/score_reg_i_167/O
                         net (fo=1, routed)           0.000    16.263    model3_user1/studyer/studyer/score1/score_reg_i_167_n_1
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.813 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.813    model3_user1/studyer/studyer/score1/score_reg_i_90_n_1
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.041 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.227    18.268    model3_user1/studyer/studyer/score1/score_reg_i_89_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.581 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.581    model3_user1/studyer/studyer/score1/score_reg_i_97_n_1
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.131 r  model3_user1/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.131    model3_user1/studyer/studyer/score1/score_reg_i_35_n_1
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.359 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[2]
                         net (fo=12, routed)          1.157    20.516    model3_user1/studyer/studyer/score1/score_reg_i_34_n_2
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.313    20.829 r  model3_user1/studyer/studyer/score1/score_reg_i_87/O
                         net (fo=1, routed)           0.000    20.829    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.379 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.379    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.607 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.022    22.629    model3_user1/studyer/studyer/score1/p_0_in_0[7]
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.313    22.942 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    22.942    model3_user1/studyer/studyer/score1/score_reg_i_174_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.475    model3_user1/studyer/studyer/score1/score_reg_i_99_n_1
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.592    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.821 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.022    24.843    model3_user1/studyer/studyer/score1/p_0_in_0[6]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.310    25.153 r  model3_user1/studyer/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    25.153    model3_user1/studyer/studyer/score1/score_reg_i_107_n_1
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.703 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    25.703    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.931 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.059    26.990    model3_user1/studyer/studyer/score1/p_0_in_0[5]
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.313    27.303 r  model3_user1/studyer/studyer/score1/score_reg_i_110/O
                         net (fo=1, routed)           0.000    27.303    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.704 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.704    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.932 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.299    29.231    model3_user1/studyer/studyer/score1/p_0_in_0[4]
    SLICE_X44Y72         LUT2 (Prop_lut2_I0_O)        0.313    29.544 r  model3_user1/studyer/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           1.348    30.892    model3_user1/studyer/studyer/score1/score_reg_i_6_n_1
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.009ns  (logic 13.312ns (44.360%)  route 16.697ns (55.640%))
  Logic Levels:           46  (CARRY4=30 FDRE=1 LUT2=2 LUT3=10 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[5]/C
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[5]/Q
                         net (fo=18, routed)          1.521     1.977    model3_user2/studyer/studyer/score1/counter[4]
    SLICE_X44Y88         LUT3 (Prop_lut3_I2_O)        0.154     2.131 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690     2.821    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.327     3.148 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.148    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.549 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.549    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.663 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.663    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.622     4.620    model3_user2/studyer/studyer/score1/score1__0[14]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.303     4.923 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.458     5.381    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124     5.505 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=15, routed)          0.710     6.215    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.152     6.367 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.478     6.845    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     7.432 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.432    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.546    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.703 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.467     9.169    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.329     9.498 r  model3_user2/studyer/studyer/score1/score_reg_i_279/O
                         net (fo=1, routed)           0.000     9.498    model3_user2/studyer/studyer/score1/score_reg_i_279_n_1
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.896 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.896    model3_user2/studyer/studyer/score1/score_reg_i_253_n_1
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.010    model3_user2/studyer/studyer/score1/score_reg_i_249_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.238 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          0.904    11.142    model3_user2/studyer/studyer/score1/score_reg_i_248_n_2
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.313    11.455 r  model3_user2/studyer/studyer/score1/score_reg_i_259/O
                         net (fo=1, routed)           0.000    11.455    model3_user2/studyer/studyer/score1/score_reg_i_259_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.835 r  model3_user2/studyer/studyer/score1/score_reg_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.835    model3_user2/studyer/studyer/score1/score_reg_i_227_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.952 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    11.952    model3_user2/studyer/studyer/score1/score_reg_i_223_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.181 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          0.846    13.027    model3_user2/studyer/studyer/score1/score_reg_i_222_n_2
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    13.337 r  model3_user2/studyer/studyer/score1/score_reg_i_234/O
                         net (fo=1, routed)           0.000    13.337    model3_user2/studyer/studyer/score1/score_reg_i_234_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.887 r  model3_user2/studyer/studyer/score1/score_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.887    model3_user2/studyer/studyer/score1/score_reg_i_192_n_1
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.001 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.001    model3_user2/studyer/studyer/score1/score_reg_i_188_n_1
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.229 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          1.217    15.446    model3_user2/studyer/studyer/score1/score_reg_i_187_n_2
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.313    15.759 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.759    model3_user2/studyer/studyer/score1/score_reg_i_197_n_1
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.135 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.135    model3_user2/studyer/studyer/score1/score_reg_i_129_n_1
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.252    model3_user2/studyer/studyer/score1/score_reg_i_125_n_1
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.481 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          0.845    17.326    model3_user2/studyer/studyer/score1/score_reg_i_124_n_2
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.310    17.636 r  model3_user2/studyer/studyer/score1/score_reg_i_186/O
                         net (fo=1, routed)           0.000    17.636    model3_user2/studyer/studyer/score1/score_reg_i_186_n_1
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.186 r  model3_user2/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.186    model3_user2/studyer/studyer/score1/score_reg_i_119_n_1
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.300 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.300    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.528 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    19.711    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.313    20.024 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.024    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.425 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.425    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.539 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.539    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.767 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.033    21.800    model3_user2/studyer/studyer/score1/p_0_in[7]
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.313    22.113 r  model3_user2/studyer/studyer/score1/score_reg_i_202/O
                         net (fo=1, routed)           0.000    22.113    model3_user2/studyer/studyer/score1/score_reg_i_202_n_1
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.663 r  model3_user2/studyer/studyer/score1/score_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    22.663    model3_user2/studyer/studyer/score1/score_reg_i_134_n_1
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  model3_user2/studyer/studyer/score1/score_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.777    model3_user2/studyer/studyer/score1/score_reg_i_64_n_1
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.005 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.440    24.445    model3_user2/studyer/studyer/score1/p_0_in[6]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.313    24.758 r  model3_user2/studyer/studyer/score1/score_reg_i_142/O
                         net (fo=1, routed)           0.000    24.758    model3_user2/studyer/studyer/score1/score_reg_i_142_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.308 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.308    model3_user2/studyer/studyer/score1/score_reg_i_68_n_1
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.536 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.220    26.756    model3_user2/studyer/studyer/score1/p_0_in[5]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.313    27.069 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    27.069    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    27.605 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.331    28.936    model3_user2/studyer/studyer/score1/p_0_in[4]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.341    29.277 r  model3_user2/studyer/studyer/score1/score_reg_i_14/O
                         net (fo=1, routed)           0.732    30.009    model3_user1/studyer/studyer/score1/ADDRBWRADDR[4]
    RAMB18_X1Y32         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user2/studyer/studyer/music_play_length_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/music1/music_length_in1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/music_play_length_reg[0]/C
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/music_play_length_reg[0]/Q
                         net (fo=6, routed)           0.129     0.270    model3_user2/studyer/music1/music_play_length_reg[0][0]
    SLICE_X47Y84         LDCE                                         r  model3_user2/studyer/music1/music_length_in1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.280%)  route 0.145ns (50.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.145     0.286    model2/player/player_en
    SLICE_X63Y79         FDRE                                         r  model2/player/note_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.280%)  route 0.145ns (50.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.145     0.286    model2/player/player_en
    SLICE_X63Y79         FDRE                                         r  model2/player/note_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.280%)  route 0.145ns (50.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.145     0.286    model2/player/player_en
    SLICE_X63Y79         FDRE                                         r  model2/player/note_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.280%)  route 0.145ns (50.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.145     0.286    model2/player/player_en
    SLICE_X63Y79         FDRE                                         r  model2/player/note_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.280%)  route 0.145ns (50.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.145     0.286    model2/player/player_en
    SLICE_X63Y79         FDRE                                         r  model2/player/note_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/music_replayer/note_code_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/music_replayer/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.552%)  route 0.116ns (38.448%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE                         0.000     0.000 r  model3_user2/studyer/music_replayer/note_code_reg[3]/C
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/music_replayer/note_code_reg[3]/Q
                         net (fo=25, routed)          0.116     0.257    model3_user2/display_data2[2]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.045     0.302 r  model3_user2/pwm_i_1/O
                         net (fo=1, routed)           0.000     0.302    model3_user2/studyer/music_replayer/buzzer1/pwm_reg_1
    SLICE_X50Y86         FDRE                                         r  model3_user2/studyer/music_replayer/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/setter1/setting_display_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/setter1/setting_display_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  model3_user2/setter1/setting_display_reg[3][0]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/setter1/setting_display_reg[3][0]/Q
                         net (fo=2, routed)           0.117     0.258    model3_user2/setter1/setting_display_reg[3]_4[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  model3_user2/setter1/setting_display[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    model3_user2/setter1/setting_display[3][0]_i_1__0_n_1
    SLICE_X63Y85         FDRE                                         r  model3_user2/setter1/setting_display_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         LDCE                         0.000     0.000 r  model3_user1/display_data_reg[2]/G
    SLICE_X56Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  model3_user1/display_data_reg[2]/Q
                         net (fo=1, routed)           0.082     0.260    model2/player/display_data_reg[6][1]
    SLICE_X57Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.305 r  model2/player/display_data_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.305    display_data__0[2]
    SLICE_X57Y83         LDCE                                         r  display_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music1/music_play_pack_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in1_reg[0]/G
    SLICE_X53Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in1_reg[0]/Q
                         net (fo=1, routed)           0.155     0.313    model3_user1/studyer/music1/music1/music_pack_in1[0]
    SLICE_X50Y69         LDCE                                         r  model3_user1/studyer/music1/music1/music_play_pack_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.648ns  (logic 4.538ns (52.478%)  route 4.110ns (47.522%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.518     2.144 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.958     3.102    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.150     3.252 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.280     4.533    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.326     4.859 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.730    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544    10.274 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.274    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.491ns (52.305%)  route 4.095ns (47.695%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.518     2.144 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.958     3.102    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.150     3.252 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.109     4.361    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.326     4.687 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.028     6.715    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497    10.213 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.213    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.557ns  (logic 4.325ns (50.551%)  route 4.231ns (49.449%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.518     2.141 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.110     3.251    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.375 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.014     4.390    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.514 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.106     6.620    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559    10.180 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.180    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.498ns  (logic 4.555ns (53.596%)  route 3.944ns (46.404%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.518     2.144 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.958     3.102    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.150     3.252 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.109     4.361    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.326     4.687 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.876     6.564    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561    10.124 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.124    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.540ns (53.447%)  route 3.954ns (46.553%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.518     2.144 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.958     3.102    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.150     3.252 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.109     4.361    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.326     4.687 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.887     6.574    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546    10.120 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.120    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.326ns (51.403%)  route 4.090ns (48.597%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.518     2.141 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.110     3.251    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.375 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.014     4.390    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.514 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.965     6.479    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560    10.039 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.039    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.397ns (52.871%)  route 3.920ns (47.129%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/Q
                         net (fo=7, routed)           1.025     3.069    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.296     3.365 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           1.201     4.566    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.694     6.384    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     9.942 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.942    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 4.384ns (52.783%)  route 3.922ns (47.217%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/Q
                         net (fo=7, routed)           1.025     3.069    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.296     3.365 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           1.201     4.566    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.696     6.386    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545     9.931 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.931    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.384ns (52.907%)  route 3.903ns (47.093%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/Q
                         net (fo=7, routed)           1.025     3.069    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.296     3.365 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           1.202     4.567    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.691 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     6.367    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.545     9.912 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.912    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 4.323ns (52.513%)  route 3.909ns (47.487%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.518     2.141 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.110     3.251    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.375 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.995     4.371    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.495 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.803     6.298    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557     9.855 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.855    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.431ns (73.602%)  route 0.513ns (26.398%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.205     0.937    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.308     1.290    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     2.534 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.534    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.430ns (71.502%)  route 0.570ns (28.498%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     0.732 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.180     0.911    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[5]
    SLICE_X64Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.956 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     1.347    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     2.591 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.591    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.432ns (71.444%)  route 0.572ns (28.556%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.205     0.937    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.367     1.349    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     2.595 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.595    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.445ns (71.776%)  route 0.568ns (28.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.205     0.937    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.363     1.345    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     2.604 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.604    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.455ns (72.202%)  route 0.560ns (27.798%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.233     0.990    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X65Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.362    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     2.608 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.608    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.431ns (70.580%)  route 0.597ns (29.420%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/Q
                         net (fo=1, routed)           0.187     0.919    vga_display_inst/vga_ctrl_inst/Q[4]
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.964 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.373    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     2.618 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.618    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.472ns (72.404%)  route 0.561ns (27.596%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.164     0.757 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.143     0.900    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.945 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     1.363    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     2.626 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.626    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.445ns (70.860%)  route 0.594ns (29.140%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592     0.592    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.254     0.986    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X64Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.031 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.341     1.372    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     2.630 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.630    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.466ns (69.609%)  route 0.640ns (30.391%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.249     1.006    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.051 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.442    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     2.699 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.699    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.456ns (68.597%)  route 0.666ns (31.403%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     0.591    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.223     0.978    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X64Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.443     1.466    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         1.247     2.713 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.713    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.710ns  (logic 4.054ns (52.585%)  route 3.656ns (47.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     1.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562     1.562    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X34Y10         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           3.656     5.736    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     9.272 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     9.272    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.401ns (52.031%)  route 1.292ns (47.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560     0.560    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X34Y10         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           1.292     2.015    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     3.252 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     3.252    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.574     6.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     3.238 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     4.904    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     5.000 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.574     6.574    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063    -0.515 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489    -0.026    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.575     6.575    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     5.000 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.587ns (19.432%)  route 6.580ns (80.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.423     8.167    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.587ns (19.432%)  route 6.580ns (80.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.423     8.167    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.587ns (19.432%)  route 6.580ns (80.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.423     8.167    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.587ns (19.432%)  route 6.580ns (80.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.423     8.167    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.167ns  (logic 1.587ns (19.432%)  route 6.580ns (80.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.423     8.167    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     1.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 1.587ns (20.121%)  route 6.300ns (79.879%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.144     7.887    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y93         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.685ns  (logic 1.587ns (20.651%)  route 6.098ns (79.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.941     7.685    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X62Y89         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507     1.507    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.681ns  (logic 1.587ns (20.663%)  route 6.094ns (79.337%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.937     7.681    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X63Y89         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507     1.507    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.587ns (20.937%)  route 5.993ns (79.063%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.836     7.580    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y93         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.587ns (20.937%)  route 5.993ns (79.063%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.836     7.580    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y93         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y93         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.203ns (46.084%)  route 0.238ns (53.916%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.238     0.396    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.441 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.441    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.248ns (51.480%)  route 0.234ns (48.520%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X62Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.099     0.257    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.302 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_2/O
                         net (fo=1, routed)           0.135     0.437    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_2_n_1
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.482 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.482    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X63Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.859     0.859    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.203ns (38.405%)  route 0.326ns (61.595%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  display_data_reg[1]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[1]/Q
                         net (fo=7, routed)           0.326     0.484    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][1]
    SLICE_X62Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.529 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.529    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.203ns (35.857%)  route 0.363ns (64.143%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         LDCE                         0.000     0.000 r  display_data_reg[5]/G
    SLICE_X62Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[5]/Q
                         net (fo=4, routed)           0.363     0.521    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.566 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.566    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.248ns (38.487%)  route 0.396ns (61.513%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X62Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.345     0.503    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.548 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_5/O
                         net (fo=1, routed)           0.051     0.599    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_5_n_1
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.644 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.644    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X63Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.248ns (33.166%)  route 0.500ns (66.834%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         LDCE                         0.000     0.000 r  display_data_reg[1]/G
    SLICE_X61Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[1]/Q
                         net (fo=7, routed)           0.368     0.526    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][1]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.571 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.132     0.703    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_1
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.748 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.748    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X64Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_pic_inst/CLK
    SLICE_X64Y89         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.045ns (2.823%)  route 1.549ns (97.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.885     1.594    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X63Y87         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.859     0.859    vga_display_inst/vga_pic_inst/CLK
    SLICE_X63Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.045ns (2.702%)  route 1.620ns (97.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.957     1.665    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X65Y88         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.045ns (2.702%)  route 1.620ns (97.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.957     1.665    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X65Y88         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.045ns (2.702%)  route 1.620ns (97.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.957     1.665    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X65Y88         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 1.464ns (33.747%)  route 2.873ns (66.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           2.873     4.337    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X32Y16         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.455     1.455    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.438     1.438    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X32Y16         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.232ns (14.933%)  route 1.319ns (85.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           1.319     1.551    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X32Y16         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.816     0.816    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.825     0.825    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X32Y16         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





