;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	SUB @121, 100
	SUB @127, @106
	SUB #12, @200
	ADD 3, 320
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	SUB @1, 2
	SUB @-3, 0
	ADD 1, 20
	SUB 100, 600
	JMN 0, <332
	SUB 100, 600
	ADD @-3, 0
	ADD 12, @10
	SUB #12, @200
	SUB #12, @200
	SUB 3, 320
	SUB -10, 9
	ADD <-30, 9
	JMP -1, @-20
	ADD <-30, 9
	SUB -10, 9
	ADD <-30, 9
	CMP -7, <-420
	ADD <-30, 9
	ADD <-30, 9
	ADD 270, 1
	SPL <100, 90
	ADD 210, 30
	ADD <-30, 9
	ADD <-30, 9
	JMZ -1, @-20
	CMP 0, -0
	SUB 3, 320
	SUB @121, 106
	JMZ -1, @-20
	SPL -100, -600
	SPL 0, #502
	SPL 0, #502
	SUB @0, @2
	MOV -7, <-20
	ADD 3, 320
	SUB @0, @2
	CMP -7, <-420
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	ADD -1, <-20
	JMP -17, @-20
	SUB #12, @200
