                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:19 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divslong
                              7 	.optsdcc -mds400 --model-flat24
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; CPU specific extensions
                             11 ;--------------------------------------------------------
                             12 .flat24 on		; 24 bit flat addressing
                    0084     13 dpl1	=	0x84
                    0085     14 dph1	=	0x85
                    0086     15 dps	=	0x86
                    0093     16 dpx	=	0x93
                    0095     17 dpx1	=	0x95
                    009B     18 esp	=	0x9B
                    009C     19 ap	=	0x9C
                    009C     20 _ap	=	0x9C
                    00D1     21 mcnt0	=	0xD1
                    00D2     22 mcnt1	=	0xD2
                    00D3     23 ma	=	0xD3
                    00D4     24 mb	=	0xD4
                    00D5     25 mc	=	0xD5
                    00D1     26 F1	=	0xD1	; user flag
                             27 ;--------------------------------------------------------
                             28 ; Public variables in this module
                             29 ;--------------------------------------------------------
                             30 	.globl __divslong_PARM_2
                             31 	.globl __divslong
                             32 ;--------------------------------------------------------
                             33 ; special function registers
                             34 ;--------------------------------------------------------
                             35 ;--------------------------------------------------------
                             36 ; special function bits
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; overlayable register banks
                             40 ;--------------------------------------------------------
                             41 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      42 	.ds 8
                             43 	.area REG_BANK_3	(REL,OVR,DATA)
   0000                      44 	.ds 8
                             45 ;--------------------------------------------------------
                             46 ; internal ram data
                             47 ;--------------------------------------------------------
                             48 	.area DSEG    (DATA)
                             49 ;--------------------------------------------------------
                             50 ; overlayable items in internal ram 
                             51 ;--------------------------------------------------------
                             52 	.area OSEG    (OVR,DATA)
                             53 ;--------------------------------------------------------
                             54 ; indirectly addressable internal ram data
                             55 ;--------------------------------------------------------
                             56 	.area ISEG    (DATA)
                             57 ;--------------------------------------------------------
                             58 ; absolute internal ram data
                             59 ;--------------------------------------------------------
                             60 	.area IABS    (ABS,DATA)
                             61 	.area IABS    (ABS,DATA)
                             62 ;--------------------------------------------------------
                             63 ; bit data
                             64 ;--------------------------------------------------------
                             65 	.area BSEG    (BIT)
                             66 ;--------------------------------------------------------
                             67 ; paged external ram data
                             68 ;--------------------------------------------------------
                             69 	.area PSEG    (PAG,XDATA)
                             70 ;--------------------------------------------------------
                             71 ; external ram data
                             72 ;--------------------------------------------------------
                             73 	.area XSEG    (XDATA)
   0000                      74 __divslong_PARM_2:
   0000                      75 	.ds 4
   0004                      76 __divslong_sloc0_1_0:
   0004                      77 	.ds 4
                             78 ;--------------------------------------------------------
                             79 ; absolute external ram data
                             80 ;--------------------------------------------------------
                             81 	.area XABS    (ABS,XDATA)
                             82 ;--------------------------------------------------------
                             83 ; external initialized ram data
                             84 ;--------------------------------------------------------
                             85 	.area XISEG   (XDATA)
                             86 ;--------------------------------------------------------
                             87 ; global & static initialisations
                             88 ;--------------------------------------------------------
                             89 	.area HOME    (CODE)
                             90 	.area GSINIT  (CODE)
                             91 	.area GSFINAL (CODE)
                             92 	.area GSINIT  (CODE)
                             93 ;--------------------------------------------------------
                             94 ; Home
                             95 ;--------------------------------------------------------
                             96 	.area HOME    (CODE)
                             97 	.area HOME    (CODE)
                             98 ;--------------------------------------------------------
                             99 ; code
                            100 ;--------------------------------------------------------
                            101 	.area CSEG    (CODE)
                            102 ;------------------------------------------------------------
                            103 ;Allocation info for local variables in function '_divslong'
                            104 ;------------------------------------------------------------
                            105 ;y                         Allocated with name '__divslong_PARM_2'
                            106 ;x                         Allocated to registers r2 r3 r4 r5 
                            107 ;r                         Allocated to registers r2 r3 r4 r5 
                            108 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                            109 ;------------------------------------------------------------
                            110 ;	_divslong.c:259: _divslong (long x, long y)
                            111 ;	-----------------------------------------
                            112 ;	 function _divslong
                            113 ;	-----------------------------------------
   0000                     114 __divslong:
                    0002    115 	ar2 = 0x02
                    0003    116 	ar3 = 0x03
                    0004    117 	ar4 = 0x04
                    0005    118 	ar5 = 0x05
                    0006    119 	ar6 = 0x06
                    0007    120 	ar7 = 0x07
                    0000    121 	ar0 = 0x00
                    0001    122 	ar1 = 0x01
   0000 AA 82               123 	mov	r2,dpl
   0002 AB 83               124 	mov	r3,dph
   0004 AC 93               125 	mov	r4,dpx
   0006 AD F0               126 	mov	r5,b
                            127 ;	_divslong.c:263: r = _divulong((x < 0 ? -x : x),
   0008 ED                  128 	mov	a,r5
   0009 33                  129 	rlc	a
   000A E4                  130 	clr	a
   000B 33                  131 	rlc	a
   000C FE                  132 	mov  r6,a
   000D 60 16               133 	jz  00106$
   000F                     134 00113$:
   000F 90s00r00r04         135 	mov	dptr,#__divslong_sloc0_1_0
   0013 C3                  136 	clr	c
   0014 E4                  137 	clr	a
   0015 9A                  138 	subb	a,r2
   0016 F0                  139 	movx	@dptr,a
   0017 E4                  140 	clr	a
   0018 9B                  141 	subb	a,r3
   0019 A3                  142 	inc	dptr
   001A F0                  143 	movx	@dptr,a
   001B E4                  144 	clr	a
   001C 9C                  145 	subb	a,r4
   001D A3                  146 	inc	dptr
   001E F0                  147 	movx	@dptr,a
   001F E4                  148 	clr	a
   0020 9D                  149 	subb	a,r5
   0021 A3                  150 	inc	dptr
   0022 F0                  151 	movx	@dptr,a
   0023 80 0F               152 	sjmp 00107$
   0025                     153 00106$:
                            154 ;	genAssign: resultIsFar = TRUE
   0025 90s00r00r04         155 	mov	dptr,#__divslong_sloc0_1_0
   0029 EA                  156 	mov	a,r2
   002A F0                  157 	movx	@dptr,a
   002B A3                  158 	inc	dptr
   002C EB                  159 	mov	a,r3
   002D F0                  160 	movx	@dptr,a
   002E A3                  161 	inc	dptr
   002F EC                  162 	mov	a,r4
   0030 F0                  163 	movx	@dptr,a
   0031 A3                  164 	inc	dptr
   0032 ED                  165 	mov	a,r5
   0033 F0                  166 	movx	@dptr,a
   0034                     167 00107$:
   0034 90s00r00r04         168 	mov	dptr,#__divslong_sloc0_1_0
                            169 ;	genAssign: resultIsFar = FALSE
   0038 E0                  170 	movx	a,@dptr
   0039 FA                  171 	mov	r2,a
   003A A3                  172 	inc	dptr
   003B E0                  173 	movx	a,@dptr
   003C FB                  174 	mov	r3,a
   003D A3                  175 	inc	dptr
   003E E0                  176 	movx	a,@dptr
   003F FC                  177 	mov	r4,a
   0040 A3                  178 	inc	dptr
   0041 E0                  179 	movx	a,@dptr
   0042 FD                  180 	mov	r5,a
                            181 ;	_divslong.c:264: (y < 0 ? -y : y));
   0043 90s00r00r00         182 	mov	dptr,#__divslong_PARM_2
   0047 A3                  183 	inc	dptr
   0048 A3                  184 	inc	dptr
   0049 A3                  185 	inc	dptr
   004A E0                  186 	movx	a,@dptr
   004B 33                  187 	rlc	a
   004C E4                  188 	clr	a
   004D 33                  189 	rlc	a
   004E FF                  190 	mov  r7,a
   004F 60 3B               191 	jz  00108$
   0051                     192 00114$:
   0051 90s00r00r00         193 	mov	dptr,#__divslong_PARM_2
   0055 75 86 01            194 	mov	dps, #1
   0058 90s00r00r04         195 	mov	dptr, #__divslong_sloc0_1_0
   005C 15 86               196 	dec	dps
   005E E0                  197 	movx	a,@dptr
   005F D3                  198 	setb	c
   0060 F4                  199 	cpl	a
   0061 34 00               200 	addc	a,#0x00
   0063 05 86               201 	inc	dps
   0065 F0                  202 	movx	@dptr,a
   0066 15 86               203 	dec	dps
   0068 A3                  204 	inc	dptr
   0069 E0                  205 	movx	a,@dptr
   006A F4                  206 	cpl	a
   006B 34 00               207 	addc	a,#0x00
   006D 05 86               208 	inc	dps
   006F A3                  209 	inc	dptr
   0070 F0                  210 	movx	@dptr,a
   0071 15 86               211 	dec	dps
   0073 A3                  212 	inc	dptr
   0074 E0                  213 	movx	a,@dptr
   0075 F4                  214 	cpl	a
   0076 34 00               215 	addc	a,#0x00
   0078 05 86               216 	inc	dps
   007A A3                  217 	inc	dptr
   007B F0                  218 	movx	@dptr,a
   007C 15 86               219 	dec	dps
   007E A3                  220 	inc	dptr
   007F E0                  221 	movx	a,@dptr
   0080 F4                  222 	cpl	a
   0081 34 00               223 	addc	a,#0x00
   0083 05 86               224 	inc	dps
   0085 A3                  225 	inc	dptr
   0086 F0                  226 	movx	@dptr,a
   0087 75 86 00            227 	mov	dps,#0
   008A 80 1C               228 	sjmp 00109$
   008C                     229 00108$:
   008C 90s00r00r00         230 	mov	dptr,#__divslong_PARM_2
                            231 ;	genAssign: resultIsFar = TRUE
   0090 75 86 21            232 	mov	dps,#0x21
   0093 90s00r00r04         233 	mov	dptr,#__divslong_sloc0_1_0
   0097 E0                  234 	movx	a,@dptr
   0098 F0                  235 	movx	@dptr,a
   0099 A3                  236 	inc	dptr
   009A A3                  237 	inc	dptr
   009B E0                  238 	movx	a,@dptr
   009C F0                  239 	movx	@dptr,a
   009D A3                  240 	inc	dptr
   009E A3                  241 	inc	dptr
   009F E0                  242 	movx	a,@dptr
   00A0 F0                  243 	movx	@dptr,a
   00A1 A3                  244 	inc	dptr
   00A2 A3                  245 	inc	dptr
   00A3 E0                  246 	movx	a,@dptr
   00A4 F0                  247 	movx	@dptr,a
   00A5 75 86 00            248 	mov	dps,#0
   00A8                     249 00109$:
   00A8 90s00r00r04         250 	mov	dptr,#__divslong_sloc0_1_0
                            251 ;	genAssign: resultIsFar = TRUE
   00AC 75 86 21            252 	mov	dps,#0x21
   00AF 90s00r00r00         253 	mov	dptr,#__divulong_PARM_2
   00B3 E0                  254 	movx	a,@dptr
   00B4 F0                  255 	movx	@dptr,a
   00B5 A3                  256 	inc	dptr
   00B6 A3                  257 	inc	dptr
   00B7 E0                  258 	movx	a,@dptr
   00B8 F0                  259 	movx	@dptr,a
   00B9 A3                  260 	inc	dptr
   00BA A3                  261 	inc	dptr
   00BB E0                  262 	movx	a,@dptr
   00BC F0                  263 	movx	@dptr,a
   00BD A3                  264 	inc	dptr
   00BE A3                  265 	inc	dptr
   00BF E0                  266 	movx	a,@dptr
   00C0 F0                  267 	movx	@dptr,a
   00C1 75 86 00            268 	mov	dps,#0
   00C4 C0 06               269 	push	ar6
   00C6 C0 07               270 	push	ar7
   00C8 8A 82               271 	mov	dpl,r2
   00CA 8B 83               272 	mov	dph,r3
   00CC 8C 93               273 	mov	dpx,r4
   00CE 8D F0               274 	mov	b,r5
   00D0 12s00r00r00         275 	lcall	__divulong
   00D4 AA 82               276 	mov	r2,dpl
   00D6 AB 83               277 	mov	r3,dph
   00D8 AC 93               278 	mov	r4,dpx
   00DA AD F0               279 	mov	r5,b
   00DC D0 07               280 	pop	ar7
   00DE D0 06               281 	pop	ar6
                            282 ;	genAssign: resultIsFar = TRUE
                            283 ;	_divslong.c:265: if ( (x < 0) ^ (y < 0))
   00E0 EE                  284 	mov	a,r6
   00E1 6F                  285 	xrl	a,r7
   00E2 60 17               286 	jz  00102$
   00E4                     287 00115$:
                            288 ;	_divslong.c:266: return -r;
   00E4 C3                  289 	clr	c
   00E5 E4                  290 	clr	a
   00E6 9A                  291 	subb	a,r2
   00E7 FE                  292 	mov	r6,a
   00E8 E4                  293 	clr	a
   00E9 9B                  294 	subb	a,r3
   00EA FF                  295 	mov	r7,a
   00EB E4                  296 	clr	a
   00EC 9C                  297 	subb	a,r4
   00ED F8                  298 	mov	r0,a
   00EE E4                  299 	clr	a
   00EF 9D                  300 	subb	a,r5
   00F0 F9                  301 	mov	r1,a
   00F1 8E 82               302 	mov	dpl,r6
   00F3 8F 83               303 	mov	dph,r7
   00F5 88 93               304 	mov	dpx,r0
   00F7 89 F0               305 	mov	b,r1
   00F9 80 08               306 	sjmp 00104$
   00FB                     307 00102$:
                            308 ;	_divslong.c:268: return r;
   00FB 8A 82               309 	mov	dpl,r2
   00FD 8B 83               310 	mov	dph,r3
   00FF 8C 93               311 	mov	dpx,r4
   0101 8D F0               312 	mov	b,r5
   0103                     313 00104$:
   0103 22                  314 	ret
                            315 	.area CSEG    (CODE)
                            316 	.area CONST   (CODE)
                            317 	.area XINIT   (CODE)
                            318 	.area CABS    (ABS,CODE)
