{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 11:28:38 2023 " "Info: Processing started: Thu Nov 09 11:28:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmp_9 -c cmp_9 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmp_9 -c cmp_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-behavior " "Info: Found design unit 1: compas-behavior" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Info: Found entity 1: compas" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre.vhd " "Warning: Can't analyze file -- file D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arc " "Info: Found design unit 1: compteur-arc" {  } { { "compteur.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compteur.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Info: Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compteur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_cmpt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sig_cmpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_cmpt-bhv " "Info: Found design unit 1: sig_cmpt-bhv" {  } { { "sig_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/sig_cmpt.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sig_cmpt " "Info: Found entity 1: sig_cmpt" {  } { { "sig_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/sig_cmpt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detc_front.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file detc_front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detc_front-bhv " "Info: Found design unit 1: detc_front-bhv" {  } { { "detc_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/detc_front.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 detc_front " "Info: Found entity 1: detc_front" {  } { { "detc_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/detc_front.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmp_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_9 " "Info: Found entity 1: cmp_9" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1khz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1khz-bhv " "Info: Found design unit 1: div_1khz-bhv" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_1khz " "Info: Found entity 1: div_1khz" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_fre_1Hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_fre_1Hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_fre_1Hz-Behavioral " "Info: Found design unit 1: div_fre_1Hz-Behavioral" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_fre_1Hz " "Info: Found entity 1: div_fre_1Hz" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmp_9 " "Info: Elaborating entity \"cmp_9\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas compas:inst4 " "Info: Elaborating entity \"compas\" for hierarchy \"compas:inst4\"" {  } { { "cmp_9.bdf" "inst4" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 344 992 1200 472 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tmp compas.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at compas.vhd(15): used implicit default value for signal \"tmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 compas.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at compas.vhd(15): object \"tmp1\" assigned a value but never read" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_fre_1Hz div_fre_1Hz:inst2 " "Info: Elaborating entity \"div_fre_1Hz\" for hierarchy \"div_fre_1Hz:inst2\"" {  } { { "cmp_9.bdf" "inst2" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 264 312 408 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detc_front detc_front:inst3 " "Info: Elaborating entity \"detc_front\" for hierarchy \"detc_front:inst3\"" {  } { { "cmp_9.bdf" "inst3" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 392 224 496 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_cmpt sig_cmpt:inst5 " "Info: Elaborating entity \"sig_cmpt\" for hierarchy \"sig_cmpt:inst5\"" {  } { { "cmp_9.bdf" "inst5" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 104 592 824 200 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_pwm_compas sig_cmpt.vhd(14) " "Warning (10492): VHDL Process Statement warning at sig_cmpt.vhd(14): signal \"in_pwm_compas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sig_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/sig_cmpt.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1khz div_1khz:inst " "Info: Elaborating entity \"div_1khz\" for hierarchy \"div_1khz:inst\"" {  } { { "cmp_9.bdf" "inst" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 120 320 504 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count div_1khz.vhd(25) " "Warning (10492): VHDL Process Statement warning at div_1khz.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1khz.vhd(26) " "Warning (10492): VHDL Process Statement warning at div_1khz.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1khz.vhd(29) " "Warning (10492): VHDL Process Statement warning at div_1khz.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp div_1khz.vhd(17) " "Warning (10631): VHDL Process Statement warning at div_1khz.vhd(17): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp div_1khz.vhd(17) " "Info (10041): Inferred latch for \"tmp\" at div_1khz.vhd(17)" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[8\] GND " "Warning (13410): Pin \"data_compas\[8\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[7\] GND " "Warning (13410): Pin \"data_compas\[7\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[6\] GND " "Warning (13410): Pin \"data_compas\[6\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[5\] GND " "Warning (13410): Pin \"data_compas\[5\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[4\] GND " "Warning (13410): Pin \"data_compas\[4\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[3\] GND " "Warning (13410): Pin \"data_compas\[3\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[2\] GND " "Warning (13410): Pin \"data_compas\[2\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[1\] GND " "Warning (13410): Pin \"data_compas\[1\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[0\] GND " "Warning (13410): Pin \"data_compas\[0\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_pwm_compas " "Warning (15610): No output dependent on input pin \"in_pwm_compas\"" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 80 0 168 96 "in_pwm_compas" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raz_n " "Warning (15610): No output dependent on input pin \"raz_n\"" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 176 0 168 192 "raz_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Info: Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4459 " "Info: Peak virtual memory: 4459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 11:28:39 2023 " "Info: Processing ended: Thu Nov 09 11:28:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
