{
  "Top": "SFAST_process_data",
  "RtlTop": "SFAST_process_data",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z100",
    "Package": "ffg900",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "11",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SFAST_process_data",
    "Version": "1.0",
    "DisplayName": "Sfast_process_data",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/sfast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/checkIdxGeneralV3_4_s.vhd",
      "impl\/vhdl\/combineOutputStream.vhd",
      "impl\/vhdl\/feedbackInterleaveSt.vhd",
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w1_d2_S.vhd",
      "impl\/vhdl\/fifo_w2_d2_S.vhd",
      "impl\/vhdl\/fifo_w5_d3_A.vhd",
      "impl\/vhdl\/fifo_w10_d2_S.vhd",
      "impl\/vhdl\/fifo_w32_d2_S.vhd",
      "impl\/vhdl\/fifo_w48_d10_S.vhd",
      "impl\/vhdl\/fifo_w59_d2_A.vhd",
      "impl\/vhdl\/fifo_w96_d10_S.vhd",
      "impl\/vhdl\/preProcessStream.vhd",
      "impl\/vhdl\/rwSAEPerfectLoopSbkb.vhd",
      "impl\/vhdl\/rwSAEPerfectLoopStre.vhd",
      "impl\/vhdl\/SFAST_process_datfYi.vhd",
      "impl\/vhdl\/sortedIdxStreamV3_4_s.vhd",
      "impl\/vhdl\/start_for_combinehbi.vhd",
      "impl\/vhdl\/start_for_rwSAEPeg8j.vhd",
      "impl\/vhdl\/SFAST_process_data.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/checkIdxGeneralV3_4_s.v",
      "impl\/verilog\/combineOutputStream.v",
      "impl\/verilog\/feedbackInterleaveSt.v",
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w1_d2_S.v",
      "impl\/verilog\/fifo_w2_d2_S.v",
      "impl\/verilog\/fifo_w5_d3_A.v",
      "impl\/verilog\/fifo_w10_d2_S.v",
      "impl\/verilog\/fifo_w32_d2_S.v",
      "impl\/verilog\/fifo_w48_d10_S.v",
      "impl\/verilog\/fifo_w59_d2_A.v",
      "impl\/verilog\/fifo_w96_d10_S.v",
      "impl\/verilog\/preProcessStream.v",
      "impl\/verilog\/rwSAEPerfectLoopSbkb.v",
      "impl\/verilog\/rwSAEPerfectLoopSbkb_ram.dat",
      "impl\/verilog\/rwSAEPerfectLoopStre.v",
      "impl\/verilog\/SFAST_process_datfYi.v",
      "impl\/verilog\/sortedIdxStreamV3_4_s.v",
      "impl\/verilog\/start_for_combinehbi.v",
      "impl\/verilog\/start_for_rwSAEPeg8j.v",
      "impl\/verilog\/SFAST_process_data.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "xStreamIn_V_V yStreamIn_V_V tsStreamIn_V_V polStreamIn_V_V xStreamOut_V_V yStreamOut_V_V tsStreamOut_V_V polStreamOut_V_V isFinalCornerStream_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "idxStreamIn_V_V": {
      "type": "ap_fifo",
      "fifo_width": "2",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "isFinalCornerStream_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "isFinalCornerStream_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "polStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "polStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "polStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "polStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "tsStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "tsStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "tsStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "tsStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "xStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "xStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "xStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "xStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "yStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "yStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "yStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "yStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "xStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "xStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "xStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "yStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "yStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "yStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "tsStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "tsStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "tsStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "polStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "polStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "polStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "idxStreamIn_V_V_dout": {
      "dir": "in",
      "width": "2"
    },
    "idxStreamIn_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "idxStreamIn_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "xStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "xStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "xStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "yStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "yStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "yStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "tsStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "tsStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "tsStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "polStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "polStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "polStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "isFinalCornerStream_V_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "isFinalCornerStream_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "isFinalCornerStream_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "xStreamIn_V_V": {
      "interfaceRef": "xStreamIn_V_V",
      "dir": "in"
    },
    "yStreamIn_V_V": {
      "interfaceRef": "yStreamIn_V_V",
      "dir": "in"
    },
    "tsStreamIn_V_V": {
      "interfaceRef": "tsStreamIn_V_V",
      "dir": "in"
    },
    "polStreamIn_V_V": {
      "interfaceRef": "polStreamIn_V_V",
      "dir": "in"
    },
    "idxStreamIn_V_V": {
      "interfaceRef": "idxStreamIn_V_V",
      "dir": "in"
    },
    "xStreamOut_V_V": {
      "interfaceRef": "xStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "yStreamOut_V_V": {
      "interfaceRef": "yStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "tsStreamOut_V_V": {
      "interfaceRef": "tsStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "polStreamOut_V_V": {
      "interfaceRef": "polStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "isFinalCornerStream_V_V": {
      "interfaceRef": "isFinalCornerStream_V_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SFAST_process_data",
      "Instances": [
        {
          "ModuleName": "checkIdxGeneralV3_4_s",
          "InstanceName": "checkIdxGeneralV3_4_U0"
        },
        {
          "ModuleName": "rwSAEPerfectLoopStre",
          "InstanceName": "rwSAEPerfectLoopStre_U0"
        },
        {
          "ModuleName": "sortedIdxStreamV3_4_s",
          "InstanceName": "sortedIdxStreamV3_4_U0"
        },
        {
          "ModuleName": "combineOutputStream",
          "InstanceName": "combineOutputStream_U0"
        },
        {
          "ModuleName": "preProcessStream",
          "InstanceName": "preProcessStream_U0"
        },
        {
          "ModuleName": "feedbackInterleaveSt",
          "InstanceName": "feedbackInterleaveSt_U0"
        }
      ]
    },
    "Metrics": {
      "preProcessStream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.29"
        },
        "Area": {
          "FF": "294",
          "LUT": "447",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "rwSAEPerfectLoopStre": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "12",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.62"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "7",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "32",
          "FF": "1658",
          "LUT": "775",
          "DSP48E": "0"
        }
      },
      "sortedIdxStreamV3_4_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2",
          "LatencyWorst": "4",
          "PipelineIIMin": "1",
          "PipelineIIMax": "3",
          "PipelineII": "1 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.72"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "3",
            "Latency": "1 ~ 3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "325",
          "LUT": "998",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "checkIdxGeneralV3_4_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2",
          "LatencyWorst": "4",
          "PipelineIIMin": "1",
          "PipelineIIMax": "3",
          "PipelineII": "1 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.21"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "3",
            "Latency": "1 ~ 3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "267",
          "LUT": "1629",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "feedbackInterleaveSt": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.63"
        },
        "Area": {
          "FF": "2",
          "LUT": "20",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "combineOutputStream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.63"
        },
        "Area": {
          "FF": "312",
          "LUT": "333",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "SFAST_process_data": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "12",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.72"
        },
        "Area": {
          "BRAM_18K": "32",
          "FF": "2905",
          "LUT": "4533",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-06-18 23:11:43 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
