ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_NVIC_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_NVIC_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usart.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include "ring_buffer.h"
  27:Core/Src/main.c **** #include "string.h"
  28:Core/Src/main.c **** #include "parser_simple.h"
  29:Core/Src/main.c **** #include "utils.h"
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 2


  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** RingBuffer_t ReceiveBuffer;
  50:Core/Src/main.c **** uint8_t ReceiveTmp;
  51:Core/Src/main.c **** uint8_t ReceivedLines;
  52:Core/Src/main.c **** uint8_t ReceivedData[16];
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_NVIC_Init(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****  * @brief  The application entry point.
  69:Core/Src/main.c ****  * @retval int
  70:Core/Src/main.c ****  */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE END 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_USART2_UART_Init();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize interrupts */
  98:Core/Src/main.c ****   MX_NVIC_Init();
  99:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 100:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart2, &ReceiveTmp, 1);
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Infinite loop */
 104:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 105:Core/Src/main.c ****   while (1)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     if (ReceivedLines > 0)
 108:Core/Src/main.c ****     {
 109:Core/Src/main.c ****       Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 110:Core/Src/main.c ****       ReceivedLines--;
 111:Core/Src/main.c ****       Parser_Parse(ReceivedData);
 112:Core/Src/main.c ****     }
 113:Core/Src/main.c ****     /* USER CODE END WHILE */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****  * @brief System Clock Configuration
 122:Core/Src/main.c ****  * @retval None
 123:Core/Src/main.c ****  */
 124:Core/Src/main.c **** void SystemClock_Config(void)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 130:Core/Src/main.c ****    */
 131:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 135:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 136:Core/Src/main.c ****    */
 137:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 4


 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 152:Core/Src/main.c ****    */
 153:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /**
 166:Core/Src/main.c ****  * @brief NVIC Configuration.
 167:Core/Src/main.c ****  * @retval None
 168:Core/Src/main.c ****  */
 169:Core/Src/main.c **** static void MX_NVIC_Init(void)
 170:Core/Src/main.c **** {
  28              		.loc 1 170 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 171:Core/Src/main.c ****   /* USART2_IRQn interrupt configuration */
 172:Core/Src/main.c ****   HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
  36              		.loc 1 172 3 view .LVU1
  37 0002 0022     		movs	r2, #0
  38 0004 1146     		mov	r1, r2
  39 0006 2620     		movs	r0, #38
  40 0008 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  41              	.LVL0:
 173:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(USART2_IRQn);
  42              		.loc 1 173 3 view .LVU2
  43 000c 2620     		movs	r0, #38
  44 000e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  45              	.LVL1:
 174:Core/Src/main.c **** }
  46              		.loc 1 174 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE132:
  51              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
  52              		.align	1
  53              		.global	HAL_UART_RxCpltCallback
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 5


  58              	HAL_UART_RxCpltCallback:
  59              	.LVL2:
  60              	.LFB133:
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 177:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 178:Core/Src/main.c **** {
  61              		.loc 1 178 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		.loc 1 178 1 is_stmt 0 view .LVU5
  66 0000 08B5     		push	{r3, lr}
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 3, -8
  69              		.cfi_offset 14, -4
 179:Core/Src/main.c ****   if (huart->Instance == USART2)
  70              		.loc 1 179 3 is_stmt 1 view .LVU6
  71              		.loc 1 179 12 is_stmt 0 view .LVU7
  72 0002 0268     		ldr	r2, [r0]
  73              		.loc 1 179 6 view .LVU8
  74 0004 0C4B     		ldr	r3, .L9
  75 0006 9A42     		cmp	r2, r3
  76 0008 00D0     		beq	.L7
  77              	.LVL3:
  78              	.L3:
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****     if (RB_OK == RB_Write(&ReceiveBuffer, ReceiveTmp))
 183:Core/Src/main.c ****     {
 184:Core/Src/main.c ****       if (ReceiveTmp == ENDLINE)
 185:Core/Src/main.c ****       {
 186:Core/Src/main.c ****         ReceivedLines++;
 187:Core/Src/main.c ****       }
 188:Core/Src/main.c ****     }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     HAL_UART_Receive_IT(&huart2, &ReceiveTmp, 1);
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c **** }
  79              		.loc 1 192 1 view .LVU9
  80 000a 08BD     		pop	{r3, pc}
  81              	.LVL4:
  82              	.L7:
 182:Core/Src/main.c ****     {
  83              		.loc 1 182 5 is_stmt 1 view .LVU10
 182:Core/Src/main.c ****     {
  84              		.loc 1 182 18 is_stmt 0 view .LVU11
  85 000c 0B4B     		ldr	r3, .L9+4
  86 000e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
  87 0010 0B48     		ldr	r0, .L9+8
  88              	.LVL5:
 182:Core/Src/main.c ****     {
  89              		.loc 1 182 18 view .LVU12
  90 0012 FFF7FEFF 		bl	RB_Write
  91              	.LVL6:
 182:Core/Src/main.c ****     {
  92              		.loc 1 182 8 view .LVU13
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 6


  93 0016 18B9     		cbnz	r0, .L5
 184:Core/Src/main.c ****       {
  94              		.loc 1 184 7 is_stmt 1 view .LVU14
 184:Core/Src/main.c ****       {
  95              		.loc 1 184 22 is_stmt 0 view .LVU15
  96 0018 084B     		ldr	r3, .L9+4
  97 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 184:Core/Src/main.c ****       {
  98              		.loc 1 184 10 view .LVU16
  99 001c 0A2B     		cmp	r3, #10
 100 001e 05D0     		beq	.L8
 101              	.L5:
 190:Core/Src/main.c ****   }
 102              		.loc 1 190 5 is_stmt 1 view .LVU17
 103 0020 0122     		movs	r2, #1
 104 0022 0649     		ldr	r1, .L9+4
 105 0024 0748     		ldr	r0, .L9+12
 106 0026 FFF7FEFF 		bl	HAL_UART_Receive_IT
 107              	.LVL7:
 108              		.loc 1 192 1 is_stmt 0 view .LVU18
 109 002a EEE7     		b	.L3
 110              	.L8:
 186:Core/Src/main.c ****       }
 111              		.loc 1 186 9 is_stmt 1 view .LVU19
 186:Core/Src/main.c ****       }
 112              		.loc 1 186 22 is_stmt 0 view .LVU20
 113 002c 064A     		ldr	r2, .L9+16
 114 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115 0030 0133     		adds	r3, r3, #1
 116 0032 1370     		strb	r3, [r2]
 117 0034 F4E7     		b	.L5
 118              	.L10:
 119 0036 00BF     		.align	2
 120              	.L9:
 121 0038 00440040 		.word	1073759232
 122 003c 00000000 		.word	.LANCHOR0
 123 0040 00000000 		.word	.LANCHOR1
 124 0044 00000000 		.word	huart2
 125 0048 00000000 		.word	.LANCHOR2
 126              		.cfi_endproc
 127              	.LFE133:
 129              		.section	.text.Error_Handler,"ax",%progbits
 130              		.align	1
 131              		.global	Error_Handler
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 136              	Error_Handler:
 137              	.LFB134:
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 4 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 198:Core/Src/main.c ****  * @retval None
 199:Core/Src/main.c ****  */
 200:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 7


 201:Core/Src/main.c **** {
 138              		.loc 1 201 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ Volatile: function does not return.
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 202:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 203:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 204:Core/Src/main.c ****   __disable_irq();
 144              		.loc 1 204 3 view .LVU22
 145              	.LBB4:
 146              	.LBI4:
 147              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 8


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 9


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 148              		.loc 2 140 27 view .LVU23
 149              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 150              		.loc 2 142 3 view .LVU24
 151              		.syntax unified
 152              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 153 0000 72B6     		cpsid i
 154              	@ 0 "" 2
 155              		.thumb
 156              		.syntax unified
 157              	.L12:
 158              	.LBE5:
 159              	.LBE4:
 205:Core/Src/main.c ****   while (1)
 160              		.loc 1 205 3 discriminator 1 view .LVU25
 206:Core/Src/main.c ****   {
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 10


 207:Core/Src/main.c ****   }
 161              		.loc 1 207 3 discriminator 1 view .LVU26
 205:Core/Src/main.c ****   while (1)
 162              		.loc 1 205 9 discriminator 1 view .LVU27
 163 0002 FEE7     		b	.L12
 164              		.cfi_endproc
 165              	.LFE134:
 167              		.section	.text.SystemClock_Config,"ax",%progbits
 168              		.align	1
 169              		.global	SystemClock_Config
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	SystemClock_Config:
 175              	.LFB131:
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176              		.loc 1 125 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 80
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180 0000 00B5     		push	{lr}
 181              		.cfi_def_cfa_offset 4
 182              		.cfi_offset 14, -4
 183 0002 95B0     		sub	sp, sp, #84
 184              		.cfi_def_cfa_offset 88
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 185              		.loc 1 126 3 view .LVU29
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 186              		.loc 1 126 22 is_stmt 0 view .LVU30
 187 0004 3022     		movs	r2, #48
 188 0006 0021     		movs	r1, #0
 189 0008 08A8     		add	r0, sp, #32
 190 000a FFF7FEFF 		bl	memset
 191              	.LVL8:
 127:Core/Src/main.c **** 
 192              		.loc 1 127 3 is_stmt 1 view .LVU31
 127:Core/Src/main.c **** 
 193              		.loc 1 127 22 is_stmt 0 view .LVU32
 194 000e 0023     		movs	r3, #0
 195 0010 0393     		str	r3, [sp, #12]
 196 0012 0493     		str	r3, [sp, #16]
 197 0014 0593     		str	r3, [sp, #20]
 198 0016 0693     		str	r3, [sp, #24]
 199 0018 0793     		str	r3, [sp, #28]
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 200              		.loc 1 131 3 is_stmt 1 view .LVU33
 201              	.LBB6:
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 202              		.loc 1 131 3 view .LVU34
 203 001a 0193     		str	r3, [sp, #4]
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 204              		.loc 1 131 3 view .LVU35
 205 001c 1E4A     		ldr	r2, .L19
 206 001e 116C     		ldr	r1, [r2, #64]
 207 0020 41F08051 		orr	r1, r1, #268435456
 208 0024 1164     		str	r1, [r2, #64]
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 11


 209              		.loc 1 131 3 view .LVU36
 210 0026 126C     		ldr	r2, [r2, #64]
 211 0028 02F08052 		and	r2, r2, #268435456
 212 002c 0192     		str	r2, [sp, #4]
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 213              		.loc 1 131 3 view .LVU37
 214 002e 019A     		ldr	r2, [sp, #4]
 215              	.LBE6:
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 216              		.loc 1 131 3 view .LVU38
 132:Core/Src/main.c **** 
 217              		.loc 1 132 3 view .LVU39
 218              	.LBB7:
 132:Core/Src/main.c **** 
 219              		.loc 1 132 3 view .LVU40
 220 0030 0293     		str	r3, [sp, #8]
 132:Core/Src/main.c **** 
 221              		.loc 1 132 3 view .LVU41
 222 0032 1A4A     		ldr	r2, .L19+4
 223 0034 1168     		ldr	r1, [r2]
 224 0036 41F44041 		orr	r1, r1, #49152
 225 003a 1160     		str	r1, [r2]
 132:Core/Src/main.c **** 
 226              		.loc 1 132 3 view .LVU42
 227 003c 1268     		ldr	r2, [r2]
 228 003e 02F44042 		and	r2, r2, #49152
 229 0042 0292     		str	r2, [sp, #8]
 132:Core/Src/main.c **** 
 230              		.loc 1 132 3 view .LVU43
 231 0044 029A     		ldr	r2, [sp, #8]
 232              	.LBE7:
 132:Core/Src/main.c **** 
 233              		.loc 1 132 3 view .LVU44
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 234              		.loc 1 137 3 view .LVU45
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 235              		.loc 1 137 36 is_stmt 0 view .LVU46
 236 0046 0221     		movs	r1, #2
 237 0048 0891     		str	r1, [sp, #32]
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 238              		.loc 1 138 3 is_stmt 1 view .LVU47
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 239              		.loc 1 138 30 is_stmt 0 view .LVU48
 240 004a 0122     		movs	r2, #1
 241 004c 0B92     		str	r2, [sp, #44]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 242              		.loc 1 139 3 is_stmt 1 view .LVU49
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 243              		.loc 1 139 41 is_stmt 0 view .LVU50
 244 004e 1022     		movs	r2, #16
 245 0050 0C92     		str	r2, [sp, #48]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 246              		.loc 1 140 3 is_stmt 1 view .LVU51
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 247              		.loc 1 140 34 is_stmt 0 view .LVU52
 248 0052 0E91     		str	r1, [sp, #56]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 12


 249              		.loc 1 141 3 is_stmt 1 view .LVU53
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 250              		.loc 1 141 35 is_stmt 0 view .LVU54
 251 0054 0F93     		str	r3, [sp, #60]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 252              		.loc 1 142 3 is_stmt 1 view .LVU55
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 253              		.loc 1 142 30 is_stmt 0 view .LVU56
 254 0056 1092     		str	r2, [sp, #64]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 255              		.loc 1 143 3 is_stmt 1 view .LVU57
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 256              		.loc 1 143 30 is_stmt 0 view .LVU58
 257 0058 4FF4A873 		mov	r3, #336
 258 005c 1193     		str	r3, [sp, #68]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 259              		.loc 1 144 3 is_stmt 1 view .LVU59
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 260              		.loc 1 144 30 is_stmt 0 view .LVU60
 261 005e 0423     		movs	r3, #4
 262 0060 1293     		str	r3, [sp, #72]
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 263              		.loc 1 145 3 is_stmt 1 view .LVU61
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 264              		.loc 1 145 30 is_stmt 0 view .LVU62
 265 0062 1393     		str	r3, [sp, #76]
 146:Core/Src/main.c ****   {
 266              		.loc 1 146 3 is_stmt 1 view .LVU63
 146:Core/Src/main.c ****   {
 267              		.loc 1 146 7 is_stmt 0 view .LVU64
 268 0064 08A8     		add	r0, sp, #32
 269 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 270              	.LVL9:
 146:Core/Src/main.c ****   {
 271              		.loc 1 146 6 view .LVU65
 272 006a 80B9     		cbnz	r0, .L17
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 273              		.loc 1 153 3 is_stmt 1 view .LVU66
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 274              		.loc 1 153 31 is_stmt 0 view .LVU67
 275 006c 0F23     		movs	r3, #15
 276 006e 0393     		str	r3, [sp, #12]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 277              		.loc 1 154 3 is_stmt 1 view .LVU68
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 278              		.loc 1 154 34 is_stmt 0 view .LVU69
 279 0070 0221     		movs	r1, #2
 280 0072 0491     		str	r1, [sp, #16]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 281              		.loc 1 155 3 is_stmt 1 view .LVU70
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 282              		.loc 1 155 35 is_stmt 0 view .LVU71
 283 0074 0023     		movs	r3, #0
 284 0076 0593     		str	r3, [sp, #20]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 285              		.loc 1 156 3 is_stmt 1 view .LVU72
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 13


 286              		.loc 1 156 36 is_stmt 0 view .LVU73
 287 0078 4FF48052 		mov	r2, #4096
 288 007c 0692     		str	r2, [sp, #24]
 157:Core/Src/main.c **** 
 289              		.loc 1 157 3 is_stmt 1 view .LVU74
 157:Core/Src/main.c **** 
 290              		.loc 1 157 36 is_stmt 0 view .LVU75
 291 007e 0793     		str	r3, [sp, #28]
 159:Core/Src/main.c ****   {
 292              		.loc 1 159 3 is_stmt 1 view .LVU76
 159:Core/Src/main.c ****   {
 293              		.loc 1 159 7 is_stmt 0 view .LVU77
 294 0080 03A8     		add	r0, sp, #12
 295 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 296              	.LVL10:
 159:Core/Src/main.c ****   {
 297              		.loc 1 159 6 view .LVU78
 298 0086 20B9     		cbnz	r0, .L18
 163:Core/Src/main.c **** 
 299              		.loc 1 163 1 view .LVU79
 300 0088 15B0     		add	sp, sp, #84
 301              		.cfi_remember_state
 302              		.cfi_def_cfa_offset 4
 303              		@ sp needed
 304 008a 5DF804FB 		ldr	pc, [sp], #4
 305              	.L17:
 306              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 307              		.loc 1 148 5 is_stmt 1 view .LVU80
 308 008e FFF7FEFF 		bl	Error_Handler
 309              	.LVL11:
 310              	.L18:
 161:Core/Src/main.c ****   }
 311              		.loc 1 161 5 view .LVU81
 312 0092 FFF7FEFF 		bl	Error_Handler
 313              	.LVL12:
 314              	.L20:
 315 0096 00BF     		.align	2
 316              	.L19:
 317 0098 00380240 		.word	1073887232
 318 009c 00700040 		.word	1073770496
 319              		.cfi_endproc
 320              	.LFE131:
 322              		.section	.text.main,"ax",%progbits
 323              		.align	1
 324              		.global	main
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	main:
 330              	.LFB130:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 331              		.loc 1 72 1 view -0
 332              		.cfi_startproc
 333              		@ Volatile: function does not return.
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 14


 336 0000 08B5     		push	{r3, lr}
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 3, -8
 339              		.cfi_offset 14, -4
  80:Core/Src/main.c **** 
 340              		.loc 1 80 3 view .LVU83
 341 0002 FFF7FEFF 		bl	HAL_Init
 342              	.LVL13:
  87:Core/Src/main.c **** 
 343              		.loc 1 87 3 view .LVU84
 344 0006 FFF7FEFF 		bl	SystemClock_Config
 345              	.LVL14:
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
 346              		.loc 1 94 3 view .LVU85
 347 000a FFF7FEFF 		bl	MX_GPIO_Init
 348              	.LVL15:
  95:Core/Src/main.c **** 
 349              		.loc 1 95 3 view .LVU86
 350 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 351              	.LVL16:
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 352              		.loc 1 98 3 view .LVU87
 353 0012 FFF7FEFF 		bl	MX_NVIC_Init
 354              	.LVL17:
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 355              		.loc 1 100 3 view .LVU88
 356 0016 0122     		movs	r2, #1
 357 0018 0A49     		ldr	r1, .L25
 358 001a 0B48     		ldr	r0, .L25+4
 359 001c FFF7FEFF 		bl	HAL_UART_Receive_IT
 360              	.LVL18:
 361              	.L22:
 105:Core/Src/main.c ****   {
 362              		.loc 1 105 3 view .LVU89
 107:Core/Src/main.c ****     {
 363              		.loc 1 107 5 view .LVU90
 107:Core/Src/main.c ****     {
 364              		.loc 1 107 23 is_stmt 0 view .LVU91
 365 0020 0A4B     		ldr	r3, .L25+8
 366 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 107:Core/Src/main.c ****     {
 367              		.loc 1 107 8 view .LVU92
 368 0024 002B     		cmp	r3, #0
 369 0026 FBD0     		beq	.L22
 109:Core/Src/main.c ****       ReceivedLines--;
 370              		.loc 1 109 7 is_stmt 1 view .LVU93
 371 0028 094C     		ldr	r4, .L25+12
 372 002a 2146     		mov	r1, r4
 373 002c 0948     		ldr	r0, .L25+16
 374 002e FFF7FEFF 		bl	Parser_TakeLine
 375              	.LVL19:
 110:Core/Src/main.c ****       Parser_Parse(ReceivedData);
 376              		.loc 1 110 7 view .LVU94
 110:Core/Src/main.c ****       Parser_Parse(ReceivedData);
 377              		.loc 1 110 20 is_stmt 0 view .LVU95
 378 0032 064A     		ldr	r2, .L25+8
 379 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 15


 380 0036 013B     		subs	r3, r3, #1
 381 0038 1370     		strb	r3, [r2]
 111:Core/Src/main.c ****     }
 382              		.loc 1 111 7 is_stmt 1 view .LVU96
 383 003a 2046     		mov	r0, r4
 384 003c FFF7FEFF 		bl	Parser_Parse
 385              	.LVL20:
 386 0040 EEE7     		b	.L22
 387              	.L26:
 388 0042 00BF     		.align	2
 389              	.L25:
 390 0044 00000000 		.word	.LANCHOR0
 391 0048 00000000 		.word	huart2
 392 004c 00000000 		.word	.LANCHOR2
 393 0050 00000000 		.word	.LANCHOR3
 394 0054 00000000 		.word	.LANCHOR1
 395              		.cfi_endproc
 396              	.LFE130:
 398              		.global	ReceivedData
 399              		.global	ReceivedLines
 400              		.global	ReceiveTmp
 401              		.global	ReceiveBuffer
 402              		.section	.bss.ReceiveBuffer,"aw",%nobits
 403              		.align	2
 404              		.set	.LANCHOR1,. + 0
 407              	ReceiveBuffer:
 408 0000 00000000 		.space	20
 408      00000000 
 408      00000000 
 408      00000000 
 408      00000000 
 409              		.section	.bss.ReceiveTmp,"aw",%nobits
 410              		.set	.LANCHOR0,. + 0
 413              	ReceiveTmp:
 414 0000 00       		.space	1
 415              		.section	.bss.ReceivedData,"aw",%nobits
 416              		.align	2
 417              		.set	.LANCHOR3,. + 0
 420              	ReceivedData:
 421 0000 00000000 		.space	16
 421      00000000 
 421      00000000 
 421      00000000 
 422              		.section	.bss.ReceivedLines,"aw",%nobits
 423              		.set	.LANCHOR2,. + 0
 426              	ReceivedLines:
 427 0000 00       		.space	1
 428              		.text
 429              	.Letext0:
 430              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 431              		.file 4 "c:\\users\\danie\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 432              		.file 5 "c:\\users\\danie\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 433              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 434              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 435              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 436              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 437              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 16


 438              		.file 11 "Core/Inc/ring_buffer.h"
 439              		.file 12 "Core/Inc/usart.h"
 440              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 441              		.file 14 "Core/Inc/parser_simple.h"
 442              		.file 15 "Core/Inc/gpio.h"
 443              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 444              		.file 17 "<built-in>"
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:20     .text.MX_NVIC_Init:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:25     .text.MX_NVIC_Init:0000000000000000 MX_NVIC_Init
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:52     .text.HAL_UART_RxCpltCallback:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:58     .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:121    .text.HAL_UART_RxCpltCallback:0000000000000038 $d
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:130    .text.Error_Handler:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:136    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:168    .text.SystemClock_Config:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:174    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:317    .text.SystemClock_Config:0000000000000098 $d
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:323    .text.main:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:329    .text.main:0000000000000000 main
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:390    .text.main:0000000000000044 $d
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:420    .bss.ReceivedData:0000000000000000 ReceivedData
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:426    .bss.ReceivedLines:0000000000000000 ReceivedLines
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:413    .bss.ReceiveTmp:0000000000000000 ReceiveTmp
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:407    .bss.ReceiveBuffer:0000000000000000 ReceiveBuffer
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:403    .bss.ReceiveBuffer:0000000000000000 $d
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:414    .bss.ReceiveTmp:0000000000000000 $d
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:416    .bss.ReceivedData:0000000000000000 $d
C:\Users\danie\AppData\Local\Temp\ccpo8MqG.s:427    .bss.ReceivedLines:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
RB_Write
HAL_UART_Receive_IT
huart2
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
Parser_TakeLine
Parser_Parse
