{
  "module_name": "pinctrl-aspeed-g5.c",
  "hash_id": "19edb13120f5a5146a31ecb433eac74d31111a02a3d635f27c9dd449ed0acdef",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c",
  "human_readable_source": "\n \n#include <linux/bitops.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/mfd/syscon.h>\n#include <linux/mutex.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/string.h>\n#include <linux/types.h>\n\n#include \"../core.h\"\n#include \"../pinctrl-utils.h\"\n#include \"pinctrl-aspeed.h\"\n\n \n#define SIG_EXPR_DECL_SINGLE(sig, func, ...) \\\n\tSIG_EXPR_DECL(sig, func, func, __VA_ARGS__)\n\n#define SIG_EXPR_LIST_DECL_SINGLE SIG_EXPR_LIST_DECL_SESG\n#define SIG_EXPR_LIST_DECL_DUAL SIG_EXPR_LIST_DECL_DESG\n\n \n#define SCU2C           0x2C  \n#define SCU3C           0x3C  \n#define SCU48           0x48  \n#define HW_STRAP1       0x70  \n#define HW_REVISION_ID  0x7C  \n#define SCU80           0x80  \n#define SCU84           0x84  \n#define SCU88           0x88  \n#define SCU8C           0x8C  \n#define SCU90           0x90  \n#define SCU94           0x94  \n#define SCUA0           0xA0  \n#define SCUA4           0xA4  \n#define SCUA8           0xA8  \n#define SCUAC           0xAC  \n#define HW_STRAP2       0xD0  \n\n#define ASPEED_G5_NR_PINS 236\n\n#define COND1\t\t{ ASPEED_IP_SCU, SCU90, BIT(6), 0, 0 }\n#define COND2\t\t{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }\n\n \n#define LHCR0\t\t0xa0\n#define GFX064\t\t0x64\n\n#define B14 0\nSSSF_PIN_DECL(B14, GPIOA0, MAC1LINK, SIG_DESC_SET(SCU80, 0));\n\n#define D14 1\nSSSF_PIN_DECL(D14, GPIOA1, MAC2LINK, SIG_DESC_SET(SCU80, 1));\n\n#define D13 2\nSIG_EXPR_LIST_DECL_SINGLE(D13, SPI1CS1, SPI1CS1, SIG_DESC_SET(SCU80, 15));\nSIG_EXPR_LIST_DECL_SINGLE(D13, TIMER3, TIMER3, SIG_DESC_SET(SCU80, 2));\nPIN_DECL_2(D13, GPIOA2, SPI1CS1, TIMER3);\nFUNC_GROUP_DECL(SPI1CS1, D13);\nFUNC_GROUP_DECL(TIMER3, D13);\n\n#define E13 3\nSSSF_PIN_DECL(E13, GPIOA3, TIMER4, SIG_DESC_SET(SCU80, 3));\n\n#define I2C9_DESC\tSIG_DESC_SET(SCU90, 22)\n\n#define C14 4\nSIG_EXPR_LIST_DECL_SINGLE(C14, SCL9, I2C9, I2C9_DESC, COND1);\nSIG_EXPR_LIST_DECL_SINGLE(C14, TIMER5, TIMER5, SIG_DESC_SET(SCU80, 4), COND1);\nPIN_DECL_2(C14, GPIOA4, SCL9, TIMER5);\n\nFUNC_GROUP_DECL(TIMER5, C14);\n\n#define A13 5\nSIG_EXPR_LIST_DECL_SINGLE(A13, SDA9, I2C9, I2C9_DESC, COND1);\nSIG_EXPR_LIST_DECL_SINGLE(A13, TIMER6, TIMER6, SIG_DESC_SET(SCU80, 5), COND1);\nPIN_DECL_2(A13, GPIOA5, SDA9, TIMER6);\n\nFUNC_GROUP_DECL(TIMER6, A13);\n\nFUNC_GROUP_DECL(I2C9, C14, A13);\n\n#define MDIO2_DESC\tSIG_DESC_SET(SCU90, 2)\n\n#define C13 6\nSIG_EXPR_LIST_DECL_SINGLE(C13, MDC2, MDIO2, MDIO2_DESC, COND1);\nSIG_EXPR_LIST_DECL_SINGLE(C13, TIMER7, TIMER7, SIG_DESC_SET(SCU80, 6), COND1);\nPIN_DECL_2(C13, GPIOA6, MDC2, TIMER7);\n\nFUNC_GROUP_DECL(TIMER7, C13);\n\n#define B13 7\nSIG_EXPR_LIST_DECL_SINGLE(B13, MDIO2, MDIO2, MDIO2_DESC, COND1);\nSIG_EXPR_LIST_DECL_SINGLE(B13, TIMER8, TIMER8, SIG_DESC_SET(SCU80, 7), COND1);\nPIN_DECL_2(B13, GPIOA7, MDIO2, TIMER8);\n\nFUNC_GROUP_DECL(TIMER8, B13);\n\nFUNC_GROUP_DECL(MDIO2, C13, B13);\n\n#define K19 8\nGPIO_PIN_DECL(K19, GPIOB0);\n\n#define L19 9\nGPIO_PIN_DECL(L19, GPIOB1);\n\n#define L18 10\nGPIO_PIN_DECL(L18, GPIOB2);\n\n#define K18 11\nGPIO_PIN_DECL(K18, GPIOB3);\n\n#define J20 12\nSSSF_PIN_DECL(J20, GPIOB4, USBCKI, SIG_DESC_SET(HW_STRAP1, 23));\n\n#define H21 13\n#define H21_DESC\tSIG_DESC_SET(SCU80, 13)\nSIG_EXPR_LIST_DECL_SINGLE(H21, LPCPD, LPCPD, H21_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(H21, LPCSMI, LPCSMI, H21_DESC);\nPIN_DECL_2(H21, GPIOB5, LPCPD, LPCSMI);\nFUNC_GROUP_DECL(LPCPD, H21);\nFUNC_GROUP_DECL(LPCSMI, H21);\n\n#define H22 14\nSSSF_PIN_DECL(H22, GPIOB6, LPCPME, SIG_DESC_SET(SCU80, 14));\n\n#define H20 15\nGPIO_PIN_DECL(H20, GPIOB7);\n\n#define SD1_DESC\tSIG_DESC_SET(SCU90, 0)\n\n#define C12 16\n#define I2C10_DESC\tSIG_DESC_SET(SCU90, 23)\nSIG_EXPR_LIST_DECL_SINGLE(C12, SD1CLK, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C12, SCL10, I2C10, I2C10_DESC);\nPIN_DECL_2(C12, GPIOC0, SD1CLK, SCL10);\n\n#define A12 17\nSIG_EXPR_LIST_DECL_SINGLE(A12, SD1CMD, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(A12, SDA10, I2C10, I2C10_DESC);\nPIN_DECL_2(A12, GPIOC1, SD1CMD, SDA10);\n\nFUNC_GROUP_DECL(I2C10, C12, A12);\n\n#define B12 18\n#define I2C11_DESC\tSIG_DESC_SET(SCU90, 24)\nSIG_EXPR_LIST_DECL_SINGLE(B12, SD1DAT0, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(B12, SCL11, I2C11, I2C11_DESC);\nPIN_DECL_2(B12, GPIOC2, SD1DAT0, SCL11);\n\n#define D9  19\nSIG_EXPR_LIST_DECL_SINGLE(D9, SD1DAT1, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D9, SDA11, I2C11, I2C11_DESC);\nPIN_DECL_2(D9, GPIOC3, SD1DAT1, SDA11);\n\nFUNC_GROUP_DECL(I2C11, B12, D9);\n\n#define D10 20\n#define I2C12_DESC\tSIG_DESC_SET(SCU90, 25)\nSIG_EXPR_LIST_DECL_SINGLE(D10, SD1DAT2, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D10, SCL12, I2C12, I2C12_DESC);\nPIN_DECL_2(D10, GPIOC4, SD1DAT2, SCL12);\n\n#define E12 21\nSIG_EXPR_LIST_DECL_SINGLE(E12, SD1DAT3, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E12, SDA12, I2C12, I2C12_DESC);\nPIN_DECL_2(E12, GPIOC5, SD1DAT3, SDA12);\n\nFUNC_GROUP_DECL(I2C12, D10, E12);\n\n#define C11 22\n#define I2C13_DESC\tSIG_DESC_SET(SCU90, 26)\nSIG_EXPR_LIST_DECL_SINGLE(C11, SD1CD, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C11, SCL13, I2C13, I2C13_DESC);\nPIN_DECL_2(C11, GPIOC6, SD1CD, SCL13);\n\n#define B11 23\nSIG_EXPR_LIST_DECL_SINGLE(B11, SD1WP, SD1, SD1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(B11, SDA13, I2C13, I2C13_DESC);\nPIN_DECL_2(B11, GPIOC7, SD1WP, SDA13);\n\nFUNC_GROUP_DECL(I2C13, C11, B11);\nFUNC_GROUP_DECL(SD1, C12, A12, B12, D9, D10, E12, C11, B11);\n\n#define SD2_DESC        SIG_DESC_SET(SCU90, 1)\n#define GPID0_DESC      SIG_DESC_SET(SCU8C, 8)\n#define GPID_DESC       SIG_DESC_SET(HW_STRAP1, 21)\n\n#define F19 24\nSIG_EXPR_LIST_DECL_SINGLE(F19, SD2CLK, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID0IN, GPID0, GPID0_DESC);\nSIG_EXPR_DECL_SINGLE(GPID0IN, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(F19, GPID0IN, GPID0, GPID);\nPIN_DECL_2(F19, GPIOD0, SD2CLK, GPID0IN);\n\n#define E21 25\nSIG_EXPR_LIST_DECL_SINGLE(E21, SD2CMD, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID0OUT, GPID0, GPID0_DESC);\nSIG_EXPR_DECL_SINGLE(GPID0OUT, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(E21, GPID0OUT, GPID0, GPID);\nPIN_DECL_2(E21, GPIOD1, SD2CMD, GPID0OUT);\n\nFUNC_GROUP_DECL(GPID0, F19, E21);\n\n#define GPID2_DESC      SIG_DESC_SET(SCU8C, 9)\n\n#define F20 26\nSIG_EXPR_LIST_DECL_SINGLE(F20, SD2DAT0, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID2IN, GPID2, GPID2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID2IN, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(F20, GPID2IN, GPID2, GPID);\nPIN_DECL_2(F20, GPIOD2, SD2DAT0, GPID2IN);\n\n#define D20 27\nSIG_EXPR_LIST_DECL_SINGLE(D20, SD2DAT1, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID2OUT, GPID2, GPID2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID2OUT, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(D20, GPID2OUT, GPID2, GPID);\nPIN_DECL_2(D20, GPIOD3, SD2DAT1, GPID2OUT);\n\nFUNC_GROUP_DECL(GPID2, F20, D20);\n\n#define GPID4_DESC      SIG_DESC_SET(SCU8C, 10)\n\n#define D21 28\nSIG_EXPR_LIST_DECL_SINGLE(D21, SD2DAT2, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID4IN, GPID4, GPID4_DESC);\nSIG_EXPR_DECL_SINGLE(GPID4IN, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(D21, GPID4IN, GPID4, GPID);\nPIN_DECL_2(D21, GPIOD4, SD2DAT2, GPID4IN);\n\n#define E20 29\nSIG_EXPR_LIST_DECL_SINGLE(E20, SD2DAT3, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID4OUT, GPID4, GPID4_DESC);\nSIG_EXPR_DECL_SINGLE(GPID4OUT, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(E20, GPID4OUT, GPID4, GPID);\nPIN_DECL_2(E20, GPIOD5, SD2DAT3, GPID4OUT);\n\nFUNC_GROUP_DECL(GPID4, D21, E20);\n\n#define GPID6_DESC      SIG_DESC_SET(SCU8C, 11)\n\n#define G18 30\nSIG_EXPR_LIST_DECL_SINGLE(G18, SD2CD, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID6IN, GPID6, GPID6_DESC);\nSIG_EXPR_DECL_SINGLE(GPID6IN, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(G18, GPID6IN, GPID6, GPID);\nPIN_DECL_2(G18, GPIOD6, SD2CD, GPID6IN);\n\n#define C21 31\nSIG_EXPR_LIST_DECL_SINGLE(C21, SD2WP, SD2, SD2_DESC);\nSIG_EXPR_DECL_SINGLE(GPID6OUT, GPID6, GPID6_DESC);\nSIG_EXPR_DECL_SINGLE(GPID6OUT, GPID, GPID_DESC);\nSIG_EXPR_LIST_DECL_DUAL(C21, GPID6OUT, GPID6, GPID);\nPIN_DECL_2(C21, GPIOD7, SD2WP, GPID6OUT);\n\nFUNC_GROUP_DECL(GPID6, G18, C21);\nFUNC_GROUP_DECL(SD2, F19, E21, F20, D20, D21, E20, G18, C21);\n\n#define GPIE_DESC\tSIG_DESC_SET(HW_STRAP1, 22)\n#define GPIE0_DESC\tSIG_DESC_SET(SCU8C, 12)\n\n#define B20 32\nSIG_EXPR_LIST_DECL_SINGLE(B20, NCTS3, NCTS3, SIG_DESC_SET(SCU80, 16));\nSIG_EXPR_DECL_SINGLE(GPIE0IN, GPIE0, GPIE0_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE0IN, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(B20, GPIE0IN, GPIE0, GPIE);\nPIN_DECL_2(B20, GPIOE0, NCTS3, GPIE0IN);\nFUNC_GROUP_DECL(NCTS3, B20);\n\n#define C20 33\nSIG_EXPR_LIST_DECL_SINGLE(C20, NDCD3, NDCD3, SIG_DESC_SET(SCU80, 17));\nSIG_EXPR_DECL_SINGLE(GPIE0OUT, GPIE0, GPIE0_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE0OUT, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(C20, GPIE0OUT, GPIE0, GPIE);\nPIN_DECL_2(C20, GPIOE1, NDCD3, GPIE0OUT);\nFUNC_GROUP_DECL(NDCD3, C20);\n\nFUNC_GROUP_DECL(GPIE0, B20, C20);\n\n#define GPIE2_DESC\tSIG_DESC_SET(SCU8C, 13)\n\n#define F18 34\nSIG_EXPR_LIST_DECL_SINGLE(F18, NDSR3, NDSR3, SIG_DESC_SET(SCU80, 18));\nSIG_EXPR_DECL_SINGLE(GPIE2IN, GPIE2, GPIE2_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE2IN, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(F18, GPIE2IN, GPIE2, GPIE);\nPIN_DECL_2(F18, GPIOE2, NDSR3, GPIE2IN);\nFUNC_GROUP_DECL(NDSR3, F18);\n\n\n#define F17 35\nSIG_EXPR_LIST_DECL_SINGLE(F17, NRI3, NRI3, SIG_DESC_SET(SCU80, 19));\nSIG_EXPR_DECL_SINGLE(GPIE2OUT, GPIE2, GPIE2_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE2OUT, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(F17, GPIE2OUT, GPIE2, GPIE);\nPIN_DECL_2(F17, GPIOE3, NRI3, GPIE2OUT);\nFUNC_GROUP_DECL(NRI3, F17);\n\nFUNC_GROUP_DECL(GPIE2, F18, F17);\n\n#define GPIE4_DESC\tSIG_DESC_SET(SCU8C, 14)\n\n#define E18 36\nSIG_EXPR_LIST_DECL_SINGLE(E18, NDTR3, NDTR3, SIG_DESC_SET(SCU80, 20));\nSIG_EXPR_DECL_SINGLE(GPIE4IN, GPIE4, GPIE4_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE4IN, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(E18, GPIE4IN, GPIE4, GPIE);\nPIN_DECL_2(E18, GPIOE4, NDTR3, GPIE4IN);\nFUNC_GROUP_DECL(NDTR3, E18);\n\n#define D19 37\nSIG_EXPR_LIST_DECL_SINGLE(D19, NRTS3, NRTS3, SIG_DESC_SET(SCU80, 21));\nSIG_EXPR_DECL_SINGLE(GPIE4OUT, GPIE4, GPIE4_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE4OUT, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(D19, GPIE4OUT, GPIE4, GPIE);\nPIN_DECL_2(D19, GPIOE5, NRTS3, GPIE4OUT);\nFUNC_GROUP_DECL(NRTS3, D19);\n\nFUNC_GROUP_DECL(GPIE4, E18, D19);\n\n#define GPIE6_DESC\tSIG_DESC_SET(SCU8C, 15)\n\n#define A20 38\nSIG_EXPR_LIST_DECL_SINGLE(A20, TXD3, TXD3, SIG_DESC_SET(SCU80, 22));\nSIG_EXPR_DECL_SINGLE(GPIE6IN, GPIE6, GPIE6_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE6IN, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(A20, GPIE6IN, GPIE6, GPIE);\nPIN_DECL_2(A20, GPIOE6, TXD3, GPIE6IN);\nFUNC_GROUP_DECL(TXD3, A20);\n\n#define B19 39\nSIG_EXPR_LIST_DECL_SINGLE(B19, RXD3, RXD3, SIG_DESC_SET(SCU80, 23));\nSIG_EXPR_DECL_SINGLE(GPIE6OUT, GPIE6, GPIE6_DESC);\nSIG_EXPR_DECL_SINGLE(GPIE6OUT, GPIE, GPIE_DESC);\nSIG_EXPR_LIST_DECL_DUAL(B19, GPIE6OUT, GPIE6, GPIE);\nPIN_DECL_2(B19, GPIOE7, RXD3, GPIE6OUT);\nFUNC_GROUP_DECL(RXD3, B19);\n\nFUNC_GROUP_DECL(GPIE6, A20, B19);\n\n#define LPCHC_DESC\tSIG_DESC_IP_SET(ASPEED_IP_LPC, LHCR0, 0)\n#define LPCPLUS_DESC\tSIG_DESC_SET(SCU90, 30)\n\n#define J19 40\nSIG_EXPR_DECL_SINGLE(LHAD0, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHAD0, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(J19, LHAD0, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(J19, NCTS4, NCTS4, SIG_DESC_SET(SCU80, 24));\nPIN_DECL_2(J19, GPIOF0, LHAD0, NCTS4);\nFUNC_GROUP_DECL(NCTS4, J19);\n\n#define J18 41\nSIG_EXPR_DECL_SINGLE(LHAD1, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHAD1, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(J18, LHAD1, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(J18, NDCD4, NDCD4, SIG_DESC_SET(SCU80, 25));\nPIN_DECL_2(J18, GPIOF1, LHAD1, NDCD4);\nFUNC_GROUP_DECL(NDCD4, J18);\n\n#define B22 42\nSIG_EXPR_DECL_SINGLE(LHAD2, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHAD2, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(B22, LHAD2, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(B22, NDSR4, NDSR4, SIG_DESC_SET(SCU80, 26));\nPIN_DECL_2(B22, GPIOF2, LHAD2, NDSR4);\nFUNC_GROUP_DECL(NDSR4, B22);\n\n#define B21 43\nSIG_EXPR_DECL_SINGLE(LHAD3, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHAD3, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(B21, LHAD3, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(B21, NRI4, NRI4, SIG_DESC_SET(SCU80, 27));\nPIN_DECL_2(B21, GPIOF3, LHAD3, NRI4);\nFUNC_GROUP_DECL(NRI4, B21);\n\n#define A21 44\nSIG_EXPR_DECL_SINGLE(LHCLK, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHCLK, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(A21, LHCLK, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(A21, NDTR4, NDTR4, SIG_DESC_SET(SCU80, 28));\nPIN_DECL_2(A21, GPIOF4, LHCLK, NDTR4);\nFUNC_GROUP_DECL(NDTR4, A21);\n\n#define H19 45\nSIG_EXPR_DECL_SINGLE(LHFRAME, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHFRAME, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(H19, LHFRAME, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(H19, NRTS4, NRTS4, SIG_DESC_SET(SCU80, 29));\nPIN_DECL_2(H19, GPIOF5, LHFRAME, NRTS4);\nFUNC_GROUP_DECL(NRTS4, H19);\n\n#define G17 46\nSIG_EXPR_LIST_DECL_SINGLE(G17, LHSIRQ, LPCHC, LPCHC_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(G17, TXD4, TXD4, SIG_DESC_SET(SCU80, 30));\nPIN_DECL_2(G17, GPIOF6, LHSIRQ, TXD4);\nFUNC_GROUP_DECL(TXD4, G17);\n\n#define H18 47\nSIG_EXPR_DECL_SINGLE(LHRST, LPCHC, LPCHC_DESC);\nSIG_EXPR_DECL_SINGLE(LHRST, LPCPLUS, LPCPLUS_DESC);\nSIG_EXPR_LIST_DECL_DUAL(H18, LHRST, LPCHC, LPCPLUS);\nSIG_EXPR_LIST_DECL_SINGLE(H18, RXD4, RXD4, SIG_DESC_SET(SCU80, 31));\nPIN_DECL_2(H18, GPIOF7, LHRST, RXD4);\nFUNC_GROUP_DECL(RXD4, H18);\n\nFUNC_GROUP_DECL(LPCHC, J19, J18, B22, B21, A21, H19, G17, H18);\nFUNC_GROUP_DECL(LPCPLUS, J19, J18, B22, B21, A21, H19, H18);\n\n#define A19 48\nSIG_EXPR_LIST_DECL_SINGLE(A19, SGPS1CK, SGPS1, COND1, SIG_DESC_SET(SCU84, 0));\nPIN_DECL_1(A19, GPIOG0, SGPS1CK);\n\n#define E19 49\nSIG_EXPR_LIST_DECL_SINGLE(E19, SGPS1LD, SGPS1, COND1, SIG_DESC_SET(SCU84, 1));\nPIN_DECL_1(E19, GPIOG1, SGPS1LD);\n\n#define C19 50\nSIG_EXPR_LIST_DECL_SINGLE(C19, SGPS1I0, SGPS1, COND1, SIG_DESC_SET(SCU84, 2));\nPIN_DECL_1(C19, GPIOG2, SGPS1I0);\n\n#define E16 51\nSIG_EXPR_LIST_DECL_SINGLE(E16, SGPS1I1, SGPS1, COND1, SIG_DESC_SET(SCU84, 3));\nPIN_DECL_1(E16, GPIOG3, SGPS1I1);\n\nFUNC_GROUP_DECL(SGPS1, A19, E19, C19, E16);\n\n#define SGPS2_DESC\tSIG_DESC_SET(SCU94, 12)\n\n#define E17 52\nSIG_EXPR_LIST_DECL_SINGLE(E17, SGPS2CK, SGPS2, COND1, SGPS2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E17, SALT1, SALT1, COND1, SIG_DESC_SET(SCU84, 4));\nPIN_DECL_2(E17, GPIOG4, SGPS2CK, SALT1);\nFUNC_GROUP_DECL(SALT1, E17);\n\n#define D16 53\nSIG_EXPR_LIST_DECL_SINGLE(D16, SGPS2LD, SGPS2, COND1, SGPS2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D16, SALT2, SALT2, COND1, SIG_DESC_SET(SCU84, 5));\nPIN_DECL_2(D16, GPIOG5, SGPS2LD, SALT2);\nFUNC_GROUP_DECL(SALT2, D16);\n\n#define D15 54\nSIG_EXPR_LIST_DECL_SINGLE(D15, SGPS2I0, SGPS2, COND1, SGPS2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D15, SALT3, SALT3, COND1, SIG_DESC_SET(SCU84, 6));\nPIN_DECL_2(D15, GPIOG6, SGPS2I0, SALT3);\nFUNC_GROUP_DECL(SALT3, D15);\n\n#define E14 55\nSIG_EXPR_LIST_DECL_SINGLE(E14, SGPS2I1, SGPS2, COND1, SGPS2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E14, SALT4, SALT4, COND1, SIG_DESC_SET(SCU84, 7));\nPIN_DECL_2(E14, GPIOG7, SGPS2I1, SALT4);\nFUNC_GROUP_DECL(SALT4, E14);\n\nFUNC_GROUP_DECL(SGPS2, E17, D16, D15, E14);\n\n#define UART6_DESC\tSIG_DESC_SET(SCU90, 7)\n\n#define A18 56\nSIG_EXPR_LIST_DECL_SINGLE(A18, DASHA18, DASHA18, COND1, SIG_DESC_SET(SCU94, 5));\nSIG_EXPR_LIST_DECL_SINGLE(A18, NCTS6, UART6, COND1, UART6_DESC);\nPIN_DECL_2(A18, GPIOH0, DASHA18, NCTS6);\n\n#define B18 57\nSIG_EXPR_LIST_DECL_SINGLE(B18, DASHB18, DASHB18, COND1, SIG_DESC_SET(SCU94, 5));\nSIG_EXPR_LIST_DECL_SINGLE(B18, NDCD6, UART6, COND1, UART6_DESC);\nPIN_DECL_2(B18, GPIOH1, DASHB18, NDCD6);\n\n#define D17 58\nSIG_EXPR_LIST_DECL_SINGLE(D17, DASHD17, DASHD17, COND1, SIG_DESC_SET(SCU94, 6));\nSIG_EXPR_LIST_DECL_SINGLE(D17, NDSR6, UART6, COND1, UART6_DESC);\nPIN_DECL_2(D17, GPIOH2, DASHD17, NDSR6);\n\n#define C17 59\nSIG_EXPR_LIST_DECL_SINGLE(C17, DASHC17, DASHC17, COND1, SIG_DESC_SET(SCU94, 6));\nSIG_EXPR_LIST_DECL_SINGLE(C17, NRI6, UART6, COND1, UART6_DESC);\nPIN_DECL_2(C17, GPIOH3, DASHC17, NRI6);\n\n#define A17 60\nSIG_EXPR_LIST_DECL_SINGLE(A17, DASHA17, DASHA17, COND1, SIG_DESC_SET(SCU94, 7));\nSIG_EXPR_LIST_DECL_SINGLE(A17, NDTR6, UART6, COND1, UART6_DESC);\nPIN_DECL_2(A17, GPIOH4, DASHA17, NDTR6);\n\n#define B17 61\nSIG_EXPR_LIST_DECL_SINGLE(B17, DASHB17, DASHB17, COND1, SIG_DESC_SET(SCU94, 7));\nSIG_EXPR_LIST_DECL_SINGLE(B17, NRTS6, UART6, COND1, UART6_DESC);\nPIN_DECL_2(B17, GPIOH5, DASHB17, NRTS6);\n\n#define A16 62\nSIG_EXPR_LIST_DECL_SINGLE(A16, TXD6, UART6, COND1, UART6_DESC);\nPIN_DECL_1(A16, GPIOH6, TXD6);\n\n#define D18 63\nSIG_EXPR_LIST_DECL_SINGLE(D18, RXD6, UART6, COND1, UART6_DESC);\nPIN_DECL_1(D18, GPIOH7, RXD6);\n\nFUNC_GROUP_DECL(UART6, A18, B18, D17, C17, A17, B17, A16, D18);\n\n#define SPI1_DESC \\\n\t{ ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 1, 0 }\n#define SPI1DEBUG_DESC \\\n\t{ ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 2, 0 }\n#define SPI1PASSTHRU_DESC \\\n\t{ ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 3, 0 }\n\n#define C18 64\nSIG_EXPR_DECL_SINGLE(SYSCS, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SYSCS, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL_DUAL(C18, SYSCS, SPI1DEBUG, SPI1PASSTHRU);\nPIN_DECL_1(C18, GPIOI0, SYSCS);\n\n#define E15 65\nSIG_EXPR_DECL_SINGLE(SYSCK, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SYSCK, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL_DUAL(E15, SYSCK, SPI1DEBUG, SPI1PASSTHRU);\nPIN_DECL_1(E15, GPIOI1, SYSCK);\n\n#define B16 66\nSIG_EXPR_DECL_SINGLE(SYSMOSI, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SYSMOSI, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL_DUAL(B16, SYSMOSI, SPI1DEBUG, SPI1PASSTHRU);\nPIN_DECL_1(B16, GPIOI2, SYSMOSI);\n\n#define C16 67\nSIG_EXPR_DECL_SINGLE(SYSMISO, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SYSMISO, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL_DUAL(C16, SYSMISO, SPI1DEBUG, SPI1PASSTHRU);\nPIN_DECL_1(C16, GPIOI3, SYSMISO);\n\n#define VB_DESC\tSIG_DESC_SET(HW_STRAP1, 5)\n\n#define B15 68\nSIG_EXPR_DECL_SINGLE(SPI1CS0, SPI1, COND1, SPI1_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1CS0, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1CS0, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL(SPI1CS0, SPI1,\n\t\t\t    SIG_EXPR_PTR(SPI1CS0, SPI1),\n\t\t\t    SIG_EXPR_PTR(SPI1CS0, SPI1DEBUG),\n\t\t\t    SIG_EXPR_PTR(SPI1CS0, SPI1PASSTHRU));\nSIG_EXPR_LIST_ALIAS(B15, SPI1CS0, SPI1);\nSIG_EXPR_LIST_DECL_SINGLE(B15, VBCS, VGABIOSROM, COND1, VB_DESC);\nPIN_DECL_2(B15, GPIOI4, SPI1CS0, VBCS);\n\n#define C15 69\nSIG_EXPR_DECL_SINGLE(SPI1CK, SPI1, COND1, SPI1_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1CK, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1CK, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL(SPI1CK, SPI1,\n\t\t\t    SIG_EXPR_PTR(SPI1CK, SPI1),\n\t\t\t    SIG_EXPR_PTR(SPI1CK, SPI1DEBUG),\n\t\t\t    SIG_EXPR_PTR(SPI1CK, SPI1PASSTHRU));\nSIG_EXPR_LIST_ALIAS(C15, SPI1CK, SPI1);\nSIG_EXPR_LIST_DECL_SINGLE(C15, VBCK, VGABIOSROM, COND1, VB_DESC);\nPIN_DECL_2(C15, GPIOI5, SPI1CK, VBCK);\n\n#define A14 70\nSIG_EXPR_DECL_SINGLE(SPI1MOSI, SPI1, COND1, SPI1_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1MOSI, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1MOSI, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL(SPI1MOSI, SPI1,\n\t\t\t    SIG_EXPR_PTR(SPI1MOSI, SPI1),\n\t\t\t    SIG_EXPR_PTR(SPI1MOSI, SPI1DEBUG),\n\t\t\t    SIG_EXPR_PTR(SPI1MOSI, SPI1PASSTHRU));\nSIG_EXPR_LIST_ALIAS(A14, SPI1MOSI, SPI1);\nSIG_EXPR_LIST_DECL_SINGLE(A14, VBMOSI, VGABIOSROM, COND1, VB_DESC);\nPIN_DECL_2(A14, GPIOI6, SPI1MOSI, VBMOSI);\n\n#define A15 71\nSIG_EXPR_DECL_SINGLE(SPI1MISO, SPI1, COND1, SPI1_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1MISO, SPI1DEBUG, COND1, SPI1DEBUG_DESC);\nSIG_EXPR_DECL_SINGLE(SPI1MISO, SPI1PASSTHRU, COND1, SPI1PASSTHRU_DESC);\nSIG_EXPR_LIST_DECL(SPI1MISO, SPI1,\n\t\t\t    SIG_EXPR_PTR(SPI1MISO, SPI1),\n\t\t\t    SIG_EXPR_PTR(SPI1MISO, SPI1DEBUG),\n\t\t\t    SIG_EXPR_PTR(SPI1MISO, SPI1PASSTHRU));\nSIG_EXPR_LIST_ALIAS(A15, SPI1MISO, SPI1);\nSIG_EXPR_LIST_DECL_SINGLE(A15, VBMISO, VGABIOSROM, COND1, VB_DESC);\nPIN_DECL_2(A15, GPIOI7, SPI1MISO, VBMISO);\n\nFUNC_GROUP_DECL(SPI1, B15, C15, A14, A15);\nFUNC_GROUP_DECL(SPI1DEBUG, C18, E15, B16, C16, B15, C15, A14, A15);\nFUNC_GROUP_DECL(SPI1PASSTHRU, C18, E15, B16, C16, B15, C15, A14, A15);\nFUNC_GROUP_DECL(VGABIOSROM, B15, C15, A14, A15);\n\n#define R2 72\nSIG_EXPR_LIST_DECL_SINGLE(R2, SGPMCK, SGPM, SIG_DESC_SET(SCU84, 8));\nPIN_DECL_1(R2, GPIOJ0, SGPMCK);\n\n#define L2 73\nSIG_EXPR_LIST_DECL_SINGLE(L2, SGPMLD, SGPM, SIG_DESC_SET(SCU84, 9));\nPIN_DECL_1(L2, GPIOJ1, SGPMLD);\n\n#define N3 74\nSIG_EXPR_LIST_DECL_SINGLE(N3, SGPMO, SGPM, SIG_DESC_SET(SCU84, 10));\nPIN_DECL_1(N3, GPIOJ2, SGPMO);\n\n#define N4 75\nSIG_EXPR_LIST_DECL_SINGLE(N4, SGPMI, SGPM, SIG_DESC_SET(SCU84, 11));\nPIN_DECL_1(N4, GPIOJ3, SGPMI);\n\nFUNC_GROUP_DECL(SGPM, R2, L2, N3, N4);\n\n#define N5 76\nSIG_EXPR_LIST_DECL_SINGLE(N5, VGAHS, VGAHS, SIG_DESC_SET(SCU84, 12));\nSIG_EXPR_LIST_DECL_SINGLE(N5, DASHN5, DASHN5, SIG_DESC_SET(SCU94, 8));\nPIN_DECL_2(N5, GPIOJ4, VGAHS, DASHN5);\nFUNC_GROUP_DECL(VGAHS, N5);\n\n#define R4 77\nSIG_EXPR_LIST_DECL_SINGLE(R4, VGAVS, VGAVS, SIG_DESC_SET(SCU84, 13));\nSIG_EXPR_LIST_DECL_SINGLE(R4, DASHR4, DASHR4, SIG_DESC_SET(SCU94, 8));\nPIN_DECL_2(R4, GPIOJ5, VGAVS, DASHR4);\nFUNC_GROUP_DECL(VGAVS, R4);\n\n#define R3 78\nSIG_EXPR_LIST_DECL_SINGLE(R3, DDCCLK, DDCCLK, SIG_DESC_SET(SCU84, 14));\nSIG_EXPR_LIST_DECL_SINGLE(R3, DASHR3, DASHR3, SIG_DESC_SET(SCU94, 9));\nPIN_DECL_2(R3, GPIOJ6, DDCCLK, DASHR3);\nFUNC_GROUP_DECL(DDCCLK, R3);\n\n#define T3 79\nSIG_EXPR_LIST_DECL_SINGLE(T3, DDCDAT, DDCDAT, SIG_DESC_SET(SCU84, 15));\nSIG_EXPR_LIST_DECL_SINGLE(T3, DASHT3, DASHT3, SIG_DESC_SET(SCU94, 9));\nPIN_DECL_2(T3, GPIOJ7, DDCDAT, DASHT3);\nFUNC_GROUP_DECL(DDCDAT, T3);\n\n#define I2C5_DESC       SIG_DESC_SET(SCU90, 18)\n\n#define L3 80\nSIG_EXPR_LIST_DECL_SINGLE(L3, SCL5, I2C5, I2C5_DESC);\nPIN_DECL_1(L3, GPIOK0, SCL5);\n\n#define L4 81\nSIG_EXPR_LIST_DECL_SINGLE(L4, SDA5, I2C5, I2C5_DESC);\nPIN_DECL_1(L4, GPIOK1, SDA5);\n\nFUNC_GROUP_DECL(I2C5, L3, L4);\n\n#define I2C6_DESC       SIG_DESC_SET(SCU90, 19)\n\n#define L1 82\nSIG_EXPR_LIST_DECL_SINGLE(L1, SCL6, I2C6, I2C6_DESC);\nPIN_DECL_1(L1, GPIOK2, SCL6);\n\n#define N2 83\nSIG_EXPR_LIST_DECL_SINGLE(N2, SDA6, I2C6, I2C6_DESC);\nPIN_DECL_1(N2, GPIOK3, SDA6);\n\nFUNC_GROUP_DECL(I2C6, L1, N2);\n\n#define I2C7_DESC       SIG_DESC_SET(SCU90, 20)\n\n#define N1 84\nSIG_EXPR_LIST_DECL_SINGLE(N1, SCL7, I2C7, I2C7_DESC);\nPIN_DECL_1(N1, GPIOK4, SCL7);\n\n#define P1 85\nSIG_EXPR_LIST_DECL_SINGLE(P1, SDA7, I2C7, I2C7_DESC);\nPIN_DECL_1(P1, GPIOK5, SDA7);\n\nFUNC_GROUP_DECL(I2C7, N1, P1);\n\n#define I2C8_DESC       SIG_DESC_SET(SCU90, 21)\n\n#define P2 86\nSIG_EXPR_LIST_DECL_SINGLE(P2, SCL8, I2C8, I2C8_DESC);\nPIN_DECL_1(P2, GPIOK6, SCL8);\n\n#define R1 87\nSIG_EXPR_LIST_DECL_SINGLE(R1, SDA8, I2C8, I2C8_DESC);\nPIN_DECL_1(R1, GPIOK7, SDA8);\n\nFUNC_GROUP_DECL(I2C8, P2, R1);\n\n#define T2 88\nSSSF_PIN_DECL(T2, GPIOL0, NCTS1, SIG_DESC_SET(SCU84, 16));\n\n#define VPIOFF0_DESC    { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 0, 0 }\n#define VPIOFF1_DESC    { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 1, 0 }\n#define VPI24_DESC      { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 2, 0 }\n#define VPIRSVD_DESC    { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 3, 0 }\n#define VPI_24_RSVD_DESC\tSIG_DESC_SET(SCU90, 5)\n\n#define T1 89\n#define T1_DESC\t\tSIG_DESC_SET(SCU84, 17)\nSIG_EXPR_LIST_DECL_SINGLE(T1, VPIDE, VPI24, VPI_24_RSVD_DESC, T1_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(T1, NDCD1, NDCD1, T1_DESC, COND2);\nPIN_DECL_2(T1, GPIOL1, VPIDE, NDCD1);\nFUNC_GROUP_DECL(NDCD1, T1);\n\n#define U1 90\n#define U1_DESC\t\tSIG_DESC_SET(SCU84, 18)\nSIG_EXPR_LIST_DECL_SINGLE(U1, DASHU1, VPI24, VPI_24_RSVD_DESC, U1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(U1, NDSR1, NDSR1, U1_DESC);\nPIN_DECL_2(U1, GPIOL2, DASHU1, NDSR1);\nFUNC_GROUP_DECL(NDSR1, U1);\n\n#define U2 91\n#define U2_DESC\t\tSIG_DESC_SET(SCU84, 19)\nSIG_EXPR_LIST_DECL_SINGLE(U2, VPIHS, VPI24, VPI_24_RSVD_DESC, U2_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(U2, NRI1, NRI1, U2_DESC, COND2);\nPIN_DECL_2(U2, GPIOL3, VPIHS, NRI1);\nFUNC_GROUP_DECL(NRI1, U2);\n\n#define P4 92\n#define P4_DESC\t\tSIG_DESC_SET(SCU84, 20)\nSIG_EXPR_LIST_DECL_SINGLE(P4, VPIVS, VPI24, VPI_24_RSVD_DESC, P4_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(P4, NDTR1, NDTR1, P4_DESC, COND2);\nPIN_DECL_2(P4, GPIOL4, VPIVS, NDTR1);\nFUNC_GROUP_DECL(NDTR1, P4);\n\n#define P3 93\n#define P3_DESC\t\tSIG_DESC_SET(SCU84, 21)\nSIG_EXPR_LIST_DECL_SINGLE(P3, VPICLK, VPI24, VPI_24_RSVD_DESC, P3_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(P3, NRTS1, NRTS1, P3_DESC, COND2);\nPIN_DECL_2(P3, GPIOL5, VPICLK, NRTS1);\nFUNC_GROUP_DECL(NRTS1, P3);\n\n#define V1 94\n#define V1_DESC\t\tSIG_DESC_SET(SCU84, 22)\nSIG_EXPR_LIST_DECL_SINGLE(V1, DASHV1, DASHV1, VPIRSVD_DESC, V1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(V1, TXD1, TXD1, V1_DESC, COND2);\nPIN_DECL_2(V1, GPIOL6, DASHV1, TXD1);\nFUNC_GROUP_DECL(TXD1, V1);\n\n#define W1 95\n#define W1_DESC\t\tSIG_DESC_SET(SCU84, 23)\nSIG_EXPR_LIST_DECL_SINGLE(W1, DASHW1, DASHW1, VPIRSVD_DESC, W1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(W1, RXD1, RXD1, W1_DESC, COND2);\nPIN_DECL_2(W1, GPIOL7, DASHW1, RXD1);\nFUNC_GROUP_DECL(RXD1, W1);\n\n#define Y1 96\n#define Y1_DESC\t\tSIG_DESC_SET(SCU84, 24)\nSIG_EXPR_LIST_DECL_SINGLE(Y1, VPIB2, VPI24, VPI_24_RSVD_DESC, Y1_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(Y1, NCTS2, NCTS2, Y1_DESC, COND2);\nPIN_DECL_2(Y1, GPIOM0, VPIB2, NCTS2);\nFUNC_GROUP_DECL(NCTS2, Y1);\n\n#define AB2 97\n#define AB2_DESC\tSIG_DESC_SET(SCU84, 25)\nSIG_EXPR_LIST_DECL_SINGLE(AB2, VPIB3, VPI24, VPI_24_RSVD_DESC, AB2_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(AB2, NDCD2, NDCD2, AB2_DESC, COND2);\nPIN_DECL_2(AB2, GPIOM1, VPIB3, NDCD2);\nFUNC_GROUP_DECL(NDCD2, AB2);\n\n#define AA1 98\n#define AA1_DESC\tSIG_DESC_SET(SCU84, 26)\nSIG_EXPR_LIST_DECL_SINGLE(AA1, VPIB4, VPI24, VPI_24_RSVD_DESC, AA1_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(AA1, NDSR2, NDSR2, AA1_DESC, COND2);\nPIN_DECL_2(AA1, GPIOM2, VPIB4, NDSR2);\nFUNC_GROUP_DECL(NDSR2, AA1);\n\n#define Y2 99\n#define Y2_DESC\t\tSIG_DESC_SET(SCU84, 27)\nSIG_EXPR_LIST_DECL_SINGLE(Y2, VPIB5, VPI24, VPI_24_RSVD_DESC, Y2_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(Y2, NRI2, NRI2, Y2_DESC, COND2);\nPIN_DECL_2(Y2, GPIOM3, VPIB5, NRI2);\nFUNC_GROUP_DECL(NRI2, Y2);\n\n#define AA2 100\n#define AA2_DESC\tSIG_DESC_SET(SCU84, 28)\nSIG_EXPR_LIST_DECL_SINGLE(AA2, VPIB6, VPI24, VPI_24_RSVD_DESC, AA2_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(AA2, NDTR2, NDTR2, AA2_DESC, COND2);\nPIN_DECL_2(AA2, GPIOM4, VPIB6, NDTR2);\nFUNC_GROUP_DECL(NDTR2, AA2);\n\n#define P5 101\n#define P5_DESC\tSIG_DESC_SET(SCU84, 29)\nSIG_EXPR_LIST_DECL_SINGLE(P5, VPIB7, VPI24, VPI_24_RSVD_DESC, P5_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(P5, NRTS2, NRTS2, P5_DESC, COND2);\nPIN_DECL_2(P5, GPIOM5, VPIB7, NRTS2);\nFUNC_GROUP_DECL(NRTS2, P5);\n\n#define R5 102\n#define R5_DESC\tSIG_DESC_SET(SCU84, 30)\nSIG_EXPR_LIST_DECL_SINGLE(R5, VPIB8, VPI24, VPI_24_RSVD_DESC, R5_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(R5, TXD2, TXD2, R5_DESC, COND2);\nPIN_DECL_2(R5, GPIOM6, VPIB8, TXD2);\nFUNC_GROUP_DECL(TXD2, R5);\n\n#define T5 103\n#define T5_DESC\tSIG_DESC_SET(SCU84, 31)\nSIG_EXPR_LIST_DECL_SINGLE(T5, VPIB9, VPI24, VPI_24_RSVD_DESC, T5_DESC, COND2);\nSIG_EXPR_LIST_DECL_SINGLE(T5, RXD2, RXD2, T5_DESC, COND2);\nPIN_DECL_2(T5, GPIOM7, VPIB9, RXD2);\nFUNC_GROUP_DECL(RXD2, T5);\n\n#define V2 104\n#define V2_DESC         SIG_DESC_SET(SCU88, 0)\nSIG_EXPR_LIST_DECL_SINGLE(V2, DASHN0, DASHN0, VPIRSVD_DESC, V2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(V2, PWM0, PWM0, V2_DESC, COND2);\nPIN_DECL_2(V2, GPION0, DASHN0, PWM0);\nFUNC_GROUP_DECL(PWM0, V2);\n\n#define W2 105\n#define W2_DESC         SIG_DESC_SET(SCU88, 1)\nSIG_EXPR_LIST_DECL_SINGLE(W2, DASHN1, DASHN1, VPIRSVD_DESC, W2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(W2, PWM1, PWM1, W2_DESC, COND2);\nPIN_DECL_2(W2, GPION1, DASHN1, PWM1);\nFUNC_GROUP_DECL(PWM1, W2);\n\n#define V3 106\n#define V3_DESC         SIG_DESC_SET(SCU88, 2)\nSIG_EXPR_DECL_SINGLE(VPIG2, VPI24, VPI24_DESC, V3_DESC, COND2);\nSIG_EXPR_DECL_SINGLE(VPIG2, VPIRSVD, VPIRSVD_DESC, V3_DESC, COND2);\nSIG_EXPR_LIST_DECL_DUAL(V3, VPIG2, VPI24, VPIRSVD);\nSIG_EXPR_LIST_DECL_SINGLE(V3, PWM2, PWM2, V3_DESC, COND2);\nPIN_DECL_2(V3, GPION2, VPIG2, PWM2);\nFUNC_GROUP_DECL(PWM2, V3);\n\n#define U3 107\n#define U3_DESC         SIG_DESC_SET(SCU88, 3)\nSIG_EXPR_DECL_SINGLE(VPIG3, VPI24, VPI24_DESC, U3_DESC, COND2);\nSIG_EXPR_DECL_SINGLE(VPIG3, VPIRSVD, VPIRSVD_DESC, U3_DESC, COND2);\nSIG_EXPR_LIST_DECL_DUAL(U3, VPIG3, VPI24, VPIRSVD);\nSIG_EXPR_LIST_DECL_SINGLE(U3, PWM3, PWM3, U3_DESC, COND2);\nPIN_DECL_2(U3, GPION3, VPIG3, PWM3);\nFUNC_GROUP_DECL(PWM3, U3);\n\n#define W3 108\n#define W3_DESC         SIG_DESC_SET(SCU88, 4)\nSIG_EXPR_DECL_SINGLE(VPIG4, VPI24, VPI24_DESC, W3_DESC, COND2);\nSIG_EXPR_DECL_SINGLE(VPIG4, VPIRSVD, VPIRSVD_DESC, W3_DESC, COND2);\nSIG_EXPR_LIST_DECL_DUAL(W3, VPIG4, VPI24, VPIRSVD);\nSIG_EXPR_LIST_DECL_SINGLE(W3, PWM4, PWM4, W3_DESC, COND2);\nPIN_DECL_2(W3, GPION4, VPIG4, PWM4);\nFUNC_GROUP_DECL(PWM4, W3);\n\n#define AA3 109\n#define AA3_DESC        SIG_DESC_SET(SCU88, 5)\nSIG_EXPR_DECL_SINGLE(VPIG5, VPI24, VPI24_DESC, AA3_DESC, COND2);\nSIG_EXPR_DECL_SINGLE(VPIG5, VPIRSVD, VPIRSVD_DESC, AA3_DESC, COND2);\nSIG_EXPR_LIST_DECL_DUAL(AA3, VPIG5, VPI24, VPIRSVD);\nSIG_EXPR_LIST_DECL_SINGLE(AA3, PWM5, PWM5, AA3_DESC, COND2);\nPIN_DECL_2(AA3, GPION5, VPIG5, PWM5);\nFUNC_GROUP_DECL(PWM5, AA3);\n\n#define Y3 110\n#define Y3_DESC         SIG_DESC_SET(SCU88, 6)\nSIG_EXPR_LIST_DECL_SINGLE(Y3, VPIG6, VPI24, VPI24_DESC, Y3_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(Y3, PWM6, PWM6, Y3_DESC, COND2);\nPIN_DECL_2(Y3, GPION6, VPIG6, PWM6);\nFUNC_GROUP_DECL(PWM6, Y3);\n\n#define T4 111\n#define T4_DESC         SIG_DESC_SET(SCU88, 7)\nSIG_EXPR_LIST_DECL_SINGLE(T4, VPIG7, VPI24, VPI24_DESC, T4_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(T4, PWM7, PWM7, T4_DESC, COND2);\nPIN_DECL_2(T4, GPION7, VPIG7, PWM7);\nFUNC_GROUP_DECL(PWM7, T4);\n\n#define U5 112\nSIG_EXPR_LIST_DECL_SINGLE(U5, VPIG8, VPI24, VPI24_DESC, SIG_DESC_SET(SCU88, 8),\n\t\t\t  COND2);\nPIN_DECL_1(U5, GPIOO0, VPIG8);\n\n#define U4 113\nSIG_EXPR_LIST_DECL_SINGLE(U4, VPIG9, VPI24, VPI24_DESC, SIG_DESC_SET(SCU88, 9),\n\t\t\t  COND2);\nPIN_DECL_1(U4, GPIOO1, VPIG9);\n\n#define V5 114\nSIG_EXPR_LIST_DECL_SINGLE(V5, DASHV5, DASHV5, VPI_24_RSVD_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 10));\nPIN_DECL_1(V5, GPIOO2, DASHV5);\n\n#define AB4 115\nSIG_EXPR_LIST_DECL_SINGLE(AB4, DASHAB4, DASHAB4, VPI_24_RSVD_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 11));\nPIN_DECL_1(AB4, GPIOO3, DASHAB4);\n\n#define AB3 116\nSIG_EXPR_LIST_DECL_SINGLE(AB3, VPIR2, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 12), COND2);\nPIN_DECL_1(AB3, GPIOO4, VPIR2);\n\n#define Y4 117\nSIG_EXPR_LIST_DECL_SINGLE(Y4, VPIR3, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 13), COND2);\nPIN_DECL_1(Y4, GPIOO5, VPIR3);\n\n#define AA4 118\nSIG_EXPR_LIST_DECL_SINGLE(AA4, VPIR4, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 14), COND2);\nPIN_DECL_1(AA4, GPIOO6, VPIR4);\n\n#define W4 119\nSIG_EXPR_LIST_DECL_SINGLE(W4, VPIR5, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 15), COND2);\nPIN_DECL_1(W4, GPIOO7, VPIR5);\n\n#define V4 120\nSIG_EXPR_LIST_DECL_SINGLE(V4, VPIR6, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 16), COND2);\nPIN_DECL_1(V4, GPIOP0, VPIR6);\n\n#define W5 121\nSIG_EXPR_LIST_DECL_SINGLE(W5, VPIR7, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 17), COND2);\nPIN_DECL_1(W5, GPIOP1, VPIR7);\n\n#define AA5 122\nSIG_EXPR_LIST_DECL_SINGLE(AA5, VPIR8, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 18), COND2);\nPIN_DECL_1(AA5, GPIOP2, VPIR8);\n\n#define AB5 123\nSIG_EXPR_LIST_DECL_SINGLE(AB5, VPIR9, VPI24, VPI24_DESC,\n\t\t\t  SIG_DESC_SET(SCU88, 19), COND2);\nPIN_DECL_1(AB5, GPIOP3, VPIR9);\n\nFUNC_GROUP_DECL(VPI24, T1, U2, P4, P3, Y1, AB2, AA1, Y2, AA2, P5, R5, T5, V3,\n\t\tU3, W3, AA3, Y3, T4, U5, U4, AB3, Y4, AA4, W4, V4, W5, AA5,\n\t\tAB5);\n\n#define Y6 124\nSIG_EXPR_LIST_DECL_SINGLE(Y6, DASHY6, DASHY6, SIG_DESC_SET(SCU90, 28),\n\t\t\t  SIG_DESC_SET(SCU88, 20));\nPIN_DECL_1(Y6, GPIOP4, DASHY6);\n\n#define Y5 125\nSIG_EXPR_LIST_DECL_SINGLE(Y5, DASHY5, DASHY5, SIG_DESC_SET(SCU90, 28),\n\t\t\t  SIG_DESC_SET(SCU88, 21));\nPIN_DECL_1(Y5, GPIOP5, DASHY5);\n\n#define W6 126\nSIG_EXPR_LIST_DECL_SINGLE(W6, DASHW6, DASHW6, SIG_DESC_SET(SCU90, 28),\n\t\t\t  SIG_DESC_SET(SCU88, 22));\nPIN_DECL_1(W6, GPIOP6, DASHW6);\n\n#define V6 127\nSIG_EXPR_LIST_DECL_SINGLE(V6, DASHV6, DASHV6, SIG_DESC_SET(SCU90, 28),\n\t\t\t  SIG_DESC_SET(SCU88, 23));\nPIN_DECL_1(V6, GPIOP7, DASHV6);\n\n#define I2C3_DESC\tSIG_DESC_SET(SCU90, 16)\n\n#define A11 128\nSIG_EXPR_LIST_DECL_SINGLE(A11, SCL3, I2C3, I2C3_DESC);\nPIN_DECL_1(A11, GPIOQ0, SCL3);\n\n#define A10 129\nSIG_EXPR_LIST_DECL_SINGLE(A10, SDA3, I2C3, I2C3_DESC);\nPIN_DECL_1(A10, GPIOQ1, SDA3);\n\nFUNC_GROUP_DECL(I2C3, A11, A10);\n\n#define I2C4_DESC\tSIG_DESC_SET(SCU90, 17)\n\n#define A9 130\nSIG_EXPR_LIST_DECL_SINGLE(A9, SCL4, I2C4, I2C4_DESC);\nPIN_DECL_1(A9, GPIOQ2, SCL4);\n\n#define B9 131\nSIG_EXPR_LIST_DECL_SINGLE(B9, SDA4, I2C4, I2C4_DESC);\nPIN_DECL_1(B9, GPIOQ3, SDA4);\n\nFUNC_GROUP_DECL(I2C4, A9, B9);\n\n#define I2C14_DESC\tSIG_DESC_SET(SCU90, 27)\n\n#define N21 132\nSIG_EXPR_LIST_DECL_SINGLE(N21, SCL14, I2C14, I2C14_DESC);\nPIN_DECL_1(N21, GPIOQ4, SCL14);\n\n#define N22 133\nSIG_EXPR_LIST_DECL_SINGLE(N22, SDA14, I2C14, I2C14_DESC);\nPIN_DECL_1(N22, GPIOQ5, SDA14);\n\nFUNC_GROUP_DECL(I2C14, N21, N22);\n\n#define B10 134\nSSSF_PIN_DECL(B10, GPIOQ6, OSCCLK, SIG_DESC_SET(SCU2C, 1));\n\n#define N20 135\nSSSF_PIN_DECL(N20, GPIOQ7, PEWAKE, SIG_DESC_SET(SCU2C, 29));\n\n#define AA19 136\nSSSF_PIN_DECL(AA19, GPIOR0, FWSPICS1, SIG_DESC_SET(SCU88, 24), COND2);\n\n#define T19 137\nSSSF_PIN_DECL(T19, GPIOR1, FWSPICS2, SIG_DESC_SET(SCU88, 25), COND2);\n\n#define T17 138\nSSSF_PIN_DECL(T17, GPIOR2, SPI2CS0, SIG_DESC_SET(SCU88, 26), COND2);\n\n#define Y19 139\nSSSF_PIN_DECL(Y19, GPIOR3, SPI2CK, SIG_DESC_SET(SCU88, 27), COND2);\n\n#define W19 140\nSSSF_PIN_DECL(W19, GPIOR4, SPI2MOSI, SIG_DESC_SET(SCU88, 28), COND2);\n\n#define V19 141\nSSSF_PIN_DECL(V19, GPIOR5, SPI2MISO, SIG_DESC_SET(SCU88, 29), COND2);\n\n#define D8 142\nSIG_EXPR_LIST_DECL_SINGLE(D8, MDC1, MDIO1, SIG_DESC_SET(SCU88, 30));\nPIN_DECL_1(D8, GPIOR6, MDC1);\n\n#define E10 143\nSIG_EXPR_LIST_DECL_SINGLE(E10, MDIO1, MDIO1, SIG_DESC_SET(SCU88, 31));\nPIN_DECL_1(E10, GPIOR7, MDIO1);\n\nFUNC_GROUP_DECL(MDIO1, D8, E10);\n\n#define VPOOFF0_DESC\t{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }\n#define VPO_DESC\t{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 1, 0 }\n#define VPOOFF1_DESC\t{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 2, 0 }\n#define VPOOFF2_DESC\t{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 3, 0 }\n\n#define CRT_DVO_EN_DESC\tSIG_DESC_IP_SET(ASPEED_IP_GFX, GFX064, 7)\n\n#define V20 144\n#define V20_DESC\tSIG_DESC_SET(SCU8C, 0)\nSIG_EXPR_DECL_SINGLE(VPOB2, VPO, V20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB2, VPOOFF1, V20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB2, VPOOFF2, V20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB2, VPO,\n\t\tSIG_EXPR_PTR(VPOB2, VPO),\n\t\tSIG_EXPR_PTR(VPOB2, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB2, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(V20, VPOB2, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(V20, SPI2CS1, SPI2CS1, V20_DESC);\nPIN_DECL_2(V20, GPIOS0, VPOB2, SPI2CS1);\nFUNC_GROUP_DECL(SPI2CS1, V20);\n\n#define U19 145\n#define U19_DESC\tSIG_DESC_SET(SCU8C, 1)\nSIG_EXPR_DECL_SINGLE(VPOB3, VPO, U19_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB3, VPOOFF1, U19_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB3, VPOOFF2, U19_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB3, VPO,\n\t\tSIG_EXPR_PTR(VPOB3, VPO),\n\t\tSIG_EXPR_PTR(VPOB3, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB3, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(U19, VPOB3, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(U19, BMCINT, BMCINT, U19_DESC);\nPIN_DECL_2(U19, GPIOS1, VPOB3, BMCINT);\nFUNC_GROUP_DECL(BMCINT, U19);\n\n#define R18 146\n#define R18_DESC\tSIG_DESC_SET(SCU8C, 2)\nSIG_EXPR_DECL_SINGLE(VPOB4, VPO, R18_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB4, VPOOFF1, R18_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB4, VPOOFF2, R18_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB4, VPO,\n\t\tSIG_EXPR_PTR(VPOB4, VPO),\n\t\tSIG_EXPR_PTR(VPOB4, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB4, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(R18, VPOB4, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(R18, SALT5, SALT5, R18_DESC);\nPIN_DECL_2(R18, GPIOS2, VPOB4, SALT5);\nFUNC_GROUP_DECL(SALT5, R18);\n\n#define P18 147\n#define P18_DESC\tSIG_DESC_SET(SCU8C, 3)\nSIG_EXPR_DECL_SINGLE(VPOB5, VPO, P18_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB5, VPOOFF1, P18_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB5, VPOOFF2, P18_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB5, VPO,\n\t\tSIG_EXPR_PTR(VPOB5, VPO),\n\t\tSIG_EXPR_PTR(VPOB5, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB5, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(P18, VPOB5, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(P18, SALT6, SALT6, P18_DESC);\nPIN_DECL_2(P18, GPIOS3, VPOB5, SALT6);\nFUNC_GROUP_DECL(SALT6, P18);\n\n#define R19 148\n#define R19_DESC\tSIG_DESC_SET(SCU8C, 4)\nSIG_EXPR_DECL_SINGLE(VPOB6, VPO, R19_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB6, VPOOFF1, R19_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB6, VPOOFF2, R19_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB6, VPO,\n\t\tSIG_EXPR_PTR(VPOB6, VPO),\n\t\tSIG_EXPR_PTR(VPOB6, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB6, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(R19, VPOB6, VPO);\nPIN_DECL_1(R19, GPIOS4, VPOB6);\n\n#define W20 149\n#define W20_DESC\tSIG_DESC_SET(SCU8C, 5)\nSIG_EXPR_DECL_SINGLE(VPOB7, VPO, W20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB7, VPOOFF1, W20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB7, VPOOFF2, W20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB7, VPO,\n\t\tSIG_EXPR_PTR(VPOB7, VPO),\n\t\tSIG_EXPR_PTR(VPOB7, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB7, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(W20, VPOB7, VPO);\nPIN_DECL_1(W20, GPIOS5, VPOB7);\n\n#define U20 150\n#define U20_DESC\tSIG_DESC_SET(SCU8C, 6)\nSIG_EXPR_DECL_SINGLE(VPOB8, VPO, U20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB8, VPOOFF1, U20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB8, VPOOFF2, U20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB8, VPO,\n\t\tSIG_EXPR_PTR(VPOB8, VPO),\n\t\tSIG_EXPR_PTR(VPOB8, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB8, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(U20, VPOB8, VPO);\nPIN_DECL_1(U20, GPIOS6, VPOB8);\n\n#define AA20 151\n#define AA20_DESC\tSIG_DESC_SET(SCU8C, 7)\nSIG_EXPR_DECL_SINGLE(VPOB9, VPO, AA20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB9, VPOOFF1, AA20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOB9, VPOOFF2, AA20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOB9, VPO,\n\t\tSIG_EXPR_PTR(VPOB9, VPO),\n\t\tSIG_EXPR_PTR(VPOB9, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOB9, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(AA20, VPOB9, VPO);\nPIN_DECL_1(AA20, GPIOS7, VPOB9);\n\n \n\n#define RMII1_DESC      SIG_DESC_BIT(HW_STRAP1, 6, 0)\n#define RMII2_DESC      SIG_DESC_BIT(HW_STRAP1, 7, 0)\n\n#define B5 152\nSIG_EXPR_LIST_DECL_SINGLE(B5, GPIOT0, GPIOT0, SIG_DESC_SET(SCUA0, 0));\nSIG_EXPR_LIST_DECL_SINGLE(B5, RMII1RCLKO, RMII1, RMII1_DESC,\n\t\tSIG_DESC_SET(SCU48, 29));\nSIG_EXPR_LIST_DECL_SINGLE(B5, RGMII1TXCK, RGMII1);\nPIN_DECL_(B5, SIG_EXPR_LIST_PTR(B5, GPIOT0), SIG_EXPR_LIST_PTR(B5, RMII1RCLKO),\n\t\tSIG_EXPR_LIST_PTR(B5, RGMII1TXCK));\n\n#define E9 153\nSIG_EXPR_LIST_DECL_SINGLE(E9, GPIOT1, GPIOT1, SIG_DESC_SET(SCUA0, 1));\nSIG_EXPR_LIST_DECL_SINGLE(E9, RMII1TXEN, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E9, RGMII1TXCTL, RGMII1);\nPIN_DECL_(E9, SIG_EXPR_LIST_PTR(E9, GPIOT1), SIG_EXPR_LIST_PTR(E9, RMII1TXEN),\n\t\tSIG_EXPR_LIST_PTR(E9, RGMII1TXCTL));\n\n#define F9 154\nSIG_EXPR_LIST_DECL_SINGLE(F9, GPIOT2, GPIOT2, SIG_DESC_SET(SCUA0, 2));\nSIG_EXPR_LIST_DECL_SINGLE(F9, RMII1TXD0, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(F9, RGMII1TXD0, RGMII1);\nPIN_DECL_(F9, SIG_EXPR_LIST_PTR(F9, GPIOT2), SIG_EXPR_LIST_PTR(F9, RMII1TXD0),\n\t\tSIG_EXPR_LIST_PTR(F9, RGMII1TXD0));\n\n#define A5 155\nSIG_EXPR_LIST_DECL_SINGLE(A5, GPIOT3, GPIOT3, SIG_DESC_SET(SCUA0, 3));\nSIG_EXPR_LIST_DECL_SINGLE(A5, RMII1TXD1, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(A5, RGMII1TXD1, RGMII1);\nPIN_DECL_(A5, SIG_EXPR_LIST_PTR(A5, GPIOT3), SIG_EXPR_LIST_PTR(A5, RMII1TXD1),\n\t\tSIG_EXPR_LIST_PTR(A5, RGMII1TXD1));\n\n#define E7 156\nSIG_EXPR_LIST_DECL_SINGLE(E7, GPIOT4, GPIOT4, SIG_DESC_SET(SCUA0, 4));\nSIG_EXPR_LIST_DECL_SINGLE(E7, RMII1DASH0, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E7, RGMII1TXD2, RGMII1);\nPIN_DECL_(E7, SIG_EXPR_LIST_PTR(E7, GPIOT4), SIG_EXPR_LIST_PTR(E7, RMII1DASH0),\n\t\tSIG_EXPR_LIST_PTR(E7, RGMII1TXD2));\n\n#define D7 157\nSIG_EXPR_LIST_DECL_SINGLE(D7, GPIOT5, GPIOT5, SIG_DESC_SET(SCUA0, 5));\nSIG_EXPR_LIST_DECL_SINGLE(D7, RMII1DASH1, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D7, RGMII1TXD3, RGMII1);\nPIN_DECL_(D7, SIG_EXPR_LIST_PTR(D7, GPIOT5), SIG_EXPR_LIST_PTR(D7, RMII1DASH1),\n\t\tSIG_EXPR_LIST_PTR(D7, RGMII1TXD3));\n\n#define B2 158\nSIG_EXPR_LIST_DECL_SINGLE(B2, GPIOT6, GPIOT6, SIG_DESC_SET(SCUA0, 6));\nSIG_EXPR_LIST_DECL_SINGLE(B2, RMII2RCLKO, RMII2, RMII2_DESC,\n\t\tSIG_DESC_SET(SCU48, 30));\nSIG_EXPR_LIST_DECL_SINGLE(B2, RGMII2TXCK, RGMII2);\nPIN_DECL_(B2, SIG_EXPR_LIST_PTR(B2, GPIOT6), SIG_EXPR_LIST_PTR(B2, RMII2RCLKO),\n\t\tSIG_EXPR_LIST_PTR(B2, RGMII2TXCK));\n\n#define B1 159\nSIG_EXPR_LIST_DECL_SINGLE(B1, GPIOT7, GPIOT7, SIG_DESC_SET(SCUA0, 7));\nSIG_EXPR_LIST_DECL_SINGLE(B1, RMII2TXEN, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(B1, RGMII2TXCTL, RGMII2);\nPIN_DECL_(B1, SIG_EXPR_LIST_PTR(B1, GPIOT7), SIG_EXPR_LIST_PTR(B1, RMII2TXEN),\n\t\tSIG_EXPR_LIST_PTR(B1, RGMII2TXCTL));\n\n#define A2 160\nSIG_EXPR_LIST_DECL_SINGLE(A2, GPIOU0, GPIOU0, SIG_DESC_SET(SCUA0, 8));\nSIG_EXPR_LIST_DECL_SINGLE(A2, RMII2TXD0, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(A2, RGMII2TXD0, RGMII2);\nPIN_DECL_(A2, SIG_EXPR_LIST_PTR(A2, GPIOU0), SIG_EXPR_LIST_PTR(A2, RMII2TXD0),\n\t\tSIG_EXPR_LIST_PTR(A2, RGMII2TXD0));\n\n#define B3 161\nSIG_EXPR_LIST_DECL_SINGLE(B3, GPIOU1, GPIOU1, SIG_DESC_SET(SCUA0, 9));\nSIG_EXPR_LIST_DECL_SINGLE(B3, RMII2TXD1, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(B3, RGMII2TXD1, RGMII2);\nPIN_DECL_(B3, SIG_EXPR_LIST_PTR(B3, GPIOU1), SIG_EXPR_LIST_PTR(B3, RMII2TXD1),\n\t\tSIG_EXPR_LIST_PTR(B3, RGMII2TXD1));\n\n#define D5 162\nSIG_EXPR_LIST_DECL_SINGLE(D5, GPIOU2, GPIOU2, SIG_DESC_SET(SCUA0, 10));\nSIG_EXPR_LIST_DECL_SINGLE(D5, RMII2DASH0, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D5, RGMII2TXD2, RGMII2);\nPIN_DECL_(D5, SIG_EXPR_LIST_PTR(D5, GPIOU2), SIG_EXPR_LIST_PTR(D5, RMII2DASH0),\n\t\tSIG_EXPR_LIST_PTR(D5, RGMII2TXD2));\n\n#define D4 163\nSIG_EXPR_LIST_DECL_SINGLE(D4, GPIOU3, GPIOU3, SIG_DESC_SET(SCUA0, 11));\nSIG_EXPR_LIST_DECL_SINGLE(D4, RMII2DASH1, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D4, RGMII2TXD3, RGMII2);\nPIN_DECL_(D4, SIG_EXPR_LIST_PTR(D4, GPIOU3), SIG_EXPR_LIST_PTR(D4, RMII2DASH1),\n\t\tSIG_EXPR_LIST_PTR(D4, RGMII2TXD3));\n\n#define B4 164\nSIG_EXPR_LIST_DECL_SINGLE(B4, GPIOU4, GPIOU4, SIG_DESC_SET(SCUA0, 12));\nSIG_EXPR_LIST_DECL_SINGLE(B4, RMII1RCLKI, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(B4, RGMII1RXCK, RGMII1);\nPIN_DECL_(B4, SIG_EXPR_LIST_PTR(B4, GPIOU4), SIG_EXPR_LIST_PTR(B4, RMII1RCLKI),\n\t\tSIG_EXPR_LIST_PTR(B4, RGMII1RXCK));\n\n#define A4 165\nSIG_EXPR_LIST_DECL_SINGLE(A4, GPIOU5, GPIOU5, SIG_DESC_SET(SCUA0, 13));\nSIG_EXPR_LIST_DECL_SINGLE(A4, RMII1DASH2, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(A4, RGMII1RXCTL, RGMII1);\nPIN_DECL_(A4, SIG_EXPR_LIST_PTR(A4, GPIOU5), SIG_EXPR_LIST_PTR(A4, RMII1DASH2),\n\t\tSIG_EXPR_LIST_PTR(A4, RGMII1RXCTL));\n\n#define A3 166\nSIG_EXPR_LIST_DECL_SINGLE(A3, GPIOU6, GPIOU6, SIG_DESC_SET(SCUA0, 14));\nSIG_EXPR_LIST_DECL_SINGLE(A3, RMII1RXD0, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(A3, RGMII1RXD0, RGMII1);\nPIN_DECL_(A3, SIG_EXPR_LIST_PTR(A3, GPIOU6), SIG_EXPR_LIST_PTR(A3, RMII1RXD0),\n\t\tSIG_EXPR_LIST_PTR(A3, RGMII1RXD0));\n\n#define D6 167\nSIG_EXPR_LIST_DECL_SINGLE(D6, GPIOU7, GPIOU7, SIG_DESC_SET(SCUA0, 15));\nSIG_EXPR_LIST_DECL_SINGLE(D6, RMII1RXD1, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D6, RGMII1RXD1, RGMII1);\nPIN_DECL_(D6, SIG_EXPR_LIST_PTR(D6, GPIOU7), SIG_EXPR_LIST_PTR(D6, RMII1RXD1),\n\t\tSIG_EXPR_LIST_PTR(D6, RGMII1RXD1));\n\n#define C5 168\nSIG_EXPR_LIST_DECL_SINGLE(C5, GPIOV0, GPIOV0, SIG_DESC_SET(SCUA0, 16));\nSIG_EXPR_LIST_DECL_SINGLE(C5, RMII1CRSDV, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C5, RGMII1RXD2, RGMII1);\nPIN_DECL_(C5, SIG_EXPR_LIST_PTR(C5, GPIOV0), SIG_EXPR_LIST_PTR(C5, RMII1CRSDV),\n\t\tSIG_EXPR_LIST_PTR(C5, RGMII1RXD2));\n\n#define C4 169\nSIG_EXPR_LIST_DECL_SINGLE(C4, GPIOV1, GPIOV1, SIG_DESC_SET(SCUA0, 17));\nSIG_EXPR_LIST_DECL_SINGLE(C4, RMII1RXER, RMII1, RMII1_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C4, RGMII1RXD3, RGMII1);\nPIN_DECL_(C4, SIG_EXPR_LIST_PTR(C4, GPIOV1), SIG_EXPR_LIST_PTR(C4, RMII1RXER),\n\t\tSIG_EXPR_LIST_PTR(C4, RGMII1RXD3));\n\nFUNC_GROUP_DECL(RGMII1, B4, A4, A3, D6, C5, C4, B5, E9, F9, A5, E7, D7);\nFUNC_GROUP_DECL(RMII1, B4, A3, D6, C5, C4, B5, E9, F9, A5);\n\n#define C2 170\nSIG_EXPR_LIST_DECL_SINGLE(C2, GPIOV2, GPIOV2, SIG_DESC_SET(SCUA0, 18));\nSIG_EXPR_LIST_DECL_SINGLE(C2, RMII2RCLKI, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C2, RGMII2RXCK, RGMII2);\nPIN_DECL_(C2, SIG_EXPR_LIST_PTR(C2, GPIOV2), SIG_EXPR_LIST_PTR(C2, RMII2RCLKI),\n\t\tSIG_EXPR_LIST_PTR(C2, RGMII2RXCK));\n\n#define C1 171\nSIG_EXPR_LIST_DECL_SINGLE(C1, GPIOV3, GPIOV3, SIG_DESC_SET(SCUA0, 19));\nSIG_EXPR_LIST_DECL_SINGLE(C1, RMII2DASH2, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C1, RGMII2RXCTL, RGMII2);\nPIN_DECL_(C1, SIG_EXPR_LIST_PTR(C1, GPIOV3), SIG_EXPR_LIST_PTR(C1, RMII2DASH2),\n\t\tSIG_EXPR_LIST_PTR(C1, RGMII2RXCTL));\n\n#define C3 172\nSIG_EXPR_LIST_DECL_SINGLE(C3, GPIOV4, GPIOV4, SIG_DESC_SET(SCUA0, 20));\nSIG_EXPR_LIST_DECL_SINGLE(C3, RMII2RXD0, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C3, RGMII2RXD0, RGMII2);\nPIN_DECL_(C3, SIG_EXPR_LIST_PTR(C3, GPIOV4), SIG_EXPR_LIST_PTR(C3, RMII2RXD0),\n\t\tSIG_EXPR_LIST_PTR(C3, RGMII2RXD0));\n\n#define D1 173\nSIG_EXPR_LIST_DECL_SINGLE(D1, GPIOV5, GPIOV5, SIG_DESC_SET(SCUA0, 21));\nSIG_EXPR_LIST_DECL_SINGLE(D1, RMII2RXD1, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D1, RGMII2RXD1, RGMII2);\nPIN_DECL_(D1, SIG_EXPR_LIST_PTR(D1, GPIOV5), SIG_EXPR_LIST_PTR(D1, RMII2RXD1),\n\t\tSIG_EXPR_LIST_PTR(D1, RGMII2RXD1));\n\n#define D2 174\nSIG_EXPR_LIST_DECL_SINGLE(D2, GPIOV6, GPIOV6, SIG_DESC_SET(SCUA0, 22));\nSIG_EXPR_LIST_DECL_SINGLE(D2, RMII2CRSDV, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D2, RGMII2RXD2, RGMII2);\nPIN_DECL_(D2, SIG_EXPR_LIST_PTR(D2, GPIOV6), SIG_EXPR_LIST_PTR(D2, RMII2CRSDV),\n\t\tSIG_EXPR_LIST_PTR(D2, RGMII2RXD2));\n\n#define E6 175\nSIG_EXPR_LIST_DECL_SINGLE(E6, GPIOV7, GPIOV7, SIG_DESC_SET(SCUA0, 23));\nSIG_EXPR_LIST_DECL_SINGLE(E6, RMII2RXER, RMII2, RMII2_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E6, RGMII2RXD3, RGMII2);\nPIN_DECL_(E6, SIG_EXPR_LIST_PTR(E6, GPIOV7), SIG_EXPR_LIST_PTR(E6, RMII2RXER),\n\t\tSIG_EXPR_LIST_PTR(E6, RGMII2RXD3));\n\nFUNC_GROUP_DECL(RGMII2, B2, B1, A2, B3, D5, D4, C2, C1, C3, D1, D2, E6);\nFUNC_GROUP_DECL(RMII2, B2, B1, A2, B3, C2, C3, D1, D2, E6);\n\n#define F4 176\nSIG_EXPR_LIST_DECL_SINGLE(F4, GPIOW0, GPIOW0, SIG_DESC_SET(SCUA0, 24));\nSIG_EXPR_LIST_DECL_SINGLE(F4, ADC0, ADC0);\nPIN_DECL_(F4, SIG_EXPR_LIST_PTR(F4, GPIOW0), SIG_EXPR_LIST_PTR(F4, ADC0));\nFUNC_GROUP_DECL(ADC0, F4);\n\n#define F5 177\nSIG_EXPR_LIST_DECL_SINGLE(F5, GPIOW1, GPIOW1, SIG_DESC_SET(SCUA0, 25));\nSIG_EXPR_LIST_DECL_SINGLE(F5, ADC1, ADC1);\nPIN_DECL_(F5, SIG_EXPR_LIST_PTR(F5, GPIOW1), SIG_EXPR_LIST_PTR(F5, ADC1));\nFUNC_GROUP_DECL(ADC1, F5);\n\n#define E2 178\nSIG_EXPR_LIST_DECL_SINGLE(E2, GPIOW2, GPIOW2, SIG_DESC_SET(SCUA0, 26));\nSIG_EXPR_LIST_DECL_SINGLE(E2, ADC2, ADC2);\nPIN_DECL_(E2, SIG_EXPR_LIST_PTR(E2, GPIOW2), SIG_EXPR_LIST_PTR(E2, ADC2));\nFUNC_GROUP_DECL(ADC2, E2);\n\n#define E1 179\nSIG_EXPR_LIST_DECL_SINGLE(E1, GPIOW3, GPIOW3, SIG_DESC_SET(SCUA0, 27));\nSIG_EXPR_LIST_DECL_SINGLE(E1, ADC3, ADC3);\nPIN_DECL_(E1, SIG_EXPR_LIST_PTR(E1, GPIOW3), SIG_EXPR_LIST_PTR(E1, ADC3));\nFUNC_GROUP_DECL(ADC3, E1);\n\n#define F3 180\nSIG_EXPR_LIST_DECL_SINGLE(F3, GPIOW4, GPIOW4, SIG_DESC_SET(SCUA0, 28));\nSIG_EXPR_LIST_DECL_SINGLE(F3, ADC4, ADC4);\nPIN_DECL_(F3, SIG_EXPR_LIST_PTR(F3, GPIOW4), SIG_EXPR_LIST_PTR(F3, ADC4));\nFUNC_GROUP_DECL(ADC4, F3);\n\n#define E3 181\nSIG_EXPR_LIST_DECL_SINGLE(E3, GPIOW5, GPIOW5, SIG_DESC_SET(SCUA0, 29));\nSIG_EXPR_LIST_DECL_SINGLE(E3, ADC5, ADC5);\nPIN_DECL_(E3, SIG_EXPR_LIST_PTR(E3, GPIOW5), SIG_EXPR_LIST_PTR(E3, ADC5));\nFUNC_GROUP_DECL(ADC5, E3);\n\n#define G5 182\nSIG_EXPR_LIST_DECL_SINGLE(G5, GPIOW6, GPIOW6, SIG_DESC_SET(SCUA0, 30));\nSIG_EXPR_LIST_DECL_SINGLE(G5, ADC6, ADC6);\nPIN_DECL_(G5, SIG_EXPR_LIST_PTR(G5, GPIOW6), SIG_EXPR_LIST_PTR(G5, ADC6));\nFUNC_GROUP_DECL(ADC6, G5);\n\n#define G4 183\nSIG_EXPR_LIST_DECL_SINGLE(G4, GPIOW7, GPIOW7, SIG_DESC_SET(SCUA0, 31));\nSIG_EXPR_LIST_DECL_SINGLE(G4, ADC7, ADC7);\nPIN_DECL_(G4, SIG_EXPR_LIST_PTR(G4, GPIOW7), SIG_EXPR_LIST_PTR(G4, ADC7));\nFUNC_GROUP_DECL(ADC7, G4);\n\n#define F2 184\nSIG_EXPR_LIST_DECL_SINGLE(F2, GPIOX0, GPIOX0, SIG_DESC_SET(SCUA4, 0));\nSIG_EXPR_LIST_DECL_SINGLE(F2, ADC8, ADC8);\nPIN_DECL_(F2, SIG_EXPR_LIST_PTR(F2, GPIOX0), SIG_EXPR_LIST_PTR(F2, ADC8));\nFUNC_GROUP_DECL(ADC8, F2);\n\n#define G3 185\nSIG_EXPR_LIST_DECL_SINGLE(G3, GPIOX1, GPIOX1, SIG_DESC_SET(SCUA4, 1));\nSIG_EXPR_LIST_DECL_SINGLE(G3, ADC9, ADC9);\nPIN_DECL_(G3, SIG_EXPR_LIST_PTR(G3, GPIOX1), SIG_EXPR_LIST_PTR(G3, ADC9));\nFUNC_GROUP_DECL(ADC9, G3);\n\n#define G2 186\nSIG_EXPR_LIST_DECL_SINGLE(G2, GPIOX2, GPIOX2, SIG_DESC_SET(SCUA4, 2));\nSIG_EXPR_LIST_DECL_SINGLE(G2, ADC10, ADC10);\nPIN_DECL_(G2, SIG_EXPR_LIST_PTR(G2, GPIOX2), SIG_EXPR_LIST_PTR(G2, ADC10));\nFUNC_GROUP_DECL(ADC10, G2);\n\n#define F1 187\nSIG_EXPR_LIST_DECL_SINGLE(F1, GPIOX3, GPIOX3, SIG_DESC_SET(SCUA4, 3));\nSIG_EXPR_LIST_DECL_SINGLE(F1, ADC11, ADC11);\nPIN_DECL_(F1, SIG_EXPR_LIST_PTR(F1, GPIOX3), SIG_EXPR_LIST_PTR(F1, ADC11));\nFUNC_GROUP_DECL(ADC11, F1);\n\n#define H5 188\nSIG_EXPR_LIST_DECL_SINGLE(H5, GPIOX4, GPIOX4, SIG_DESC_SET(SCUA4, 4));\nSIG_EXPR_LIST_DECL_SINGLE(H5, ADC12, ADC12);\nPIN_DECL_(H5, SIG_EXPR_LIST_PTR(H5, GPIOX4), SIG_EXPR_LIST_PTR(H5, ADC12));\nFUNC_GROUP_DECL(ADC12, H5);\n\n#define G1 189\nSIG_EXPR_LIST_DECL_SINGLE(G1, GPIOX5, GPIOX5, SIG_DESC_SET(SCUA4, 5));\nSIG_EXPR_LIST_DECL_SINGLE(G1, ADC13, ADC13);\nPIN_DECL_(G1, SIG_EXPR_LIST_PTR(G1, GPIOX5), SIG_EXPR_LIST_PTR(G1, ADC13));\nFUNC_GROUP_DECL(ADC13, G1);\n\n#define H3 190\nSIG_EXPR_LIST_DECL_SINGLE(H3, GPIOX6, GPIOX6, SIG_DESC_SET(SCUA4, 6));\nSIG_EXPR_LIST_DECL_SINGLE(H3, ADC14, ADC14);\nPIN_DECL_(H3, SIG_EXPR_LIST_PTR(H3, GPIOX6), SIG_EXPR_LIST_PTR(H3, ADC14));\nFUNC_GROUP_DECL(ADC14, H3);\n\n#define H4 191\nSIG_EXPR_LIST_DECL_SINGLE(H4, GPIOX7, GPIOX7, SIG_DESC_SET(SCUA4, 7));\nSIG_EXPR_LIST_DECL_SINGLE(H4, ADC15, ADC15);\nPIN_DECL_(H4, SIG_EXPR_LIST_PTR(H4, GPIOX7), SIG_EXPR_LIST_PTR(H4, ADC15));\nFUNC_GROUP_DECL(ADC15, H4);\n\n#define ACPI_DESC\tSIG_DESC_SET(HW_STRAP1, 19)\n\n#define R22 192\nSIG_EXPR_DECL_SINGLE(SIOS3, SIOS3, SIG_DESC_SET(SCUA4, 8));\nSIG_EXPR_DECL_SINGLE(SIOS3, ACPI, ACPI_DESC);\nSIG_EXPR_LIST_DECL_DUAL(R22, SIOS3, SIOS3, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(R22, DASHR22, DASHR22, SIG_DESC_SET(SCU94, 10));\nPIN_DECL_2(R22, GPIOY0, SIOS3, DASHR22);\nFUNC_GROUP_DECL(SIOS3, R22);\n\n#define R21 193\nSIG_EXPR_DECL_SINGLE(SIOS5, SIOS5, SIG_DESC_SET(SCUA4, 9));\nSIG_EXPR_DECL_SINGLE(SIOS5, ACPI, ACPI_DESC);\nSIG_EXPR_LIST_DECL_DUAL(R21, SIOS5, SIOS5, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(R21, DASHR21, DASHR21, SIG_DESC_SET(SCU94, 10));\nPIN_DECL_2(R21, GPIOY1, SIOS5, DASHR21);\nFUNC_GROUP_DECL(SIOS5, R21);\n\n#define P22 194\nSIG_EXPR_DECL_SINGLE(SIOPWREQ, SIOPWREQ, SIG_DESC_SET(SCUA4, 10));\nSIG_EXPR_DECL_SINGLE(SIOPWREQ, ACPI, ACPI_DESC);\nSIG_EXPR_LIST_DECL_DUAL(P22, SIOPWREQ, SIOPWREQ, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(P22, DASHP22, DASHP22, SIG_DESC_SET(SCU94, 11));\nPIN_DECL_2(P22, GPIOY2, SIOPWREQ, DASHP22);\nFUNC_GROUP_DECL(SIOPWREQ, P22);\n\n#define P21 195\nSIG_EXPR_DECL_SINGLE(SIOONCTRL, SIOONCTRL, SIG_DESC_SET(SCUA4, 11));\nSIG_EXPR_DECL_SINGLE(SIOONCTRL, ACPI, ACPI_DESC);\nSIG_EXPR_LIST_DECL_DUAL(P21, SIOONCTRL, SIOONCTRL, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(P21, DASHP21, DASHP21, SIG_DESC_SET(SCU94, 11));\nPIN_DECL_2(P21, GPIOY3, SIOONCTRL, DASHP21);\nFUNC_GROUP_DECL(SIOONCTRL, P21);\n\n#define M18 196\nSSSF_PIN_DECL(M18, GPIOY4, SCL1, SIG_DESC_SET(SCUA4, 12));\n\n#define M19 197\nSSSF_PIN_DECL(M19, GPIOY5, SDA1, SIG_DESC_SET(SCUA4, 13));\n\n#define M20 198\nSSSF_PIN_DECL(M20, GPIOY6, SCL2, SIG_DESC_SET(SCUA4, 14));\n\n#define P20 199\nSSSF_PIN_DECL(P20, GPIOY7, SDA2, SIG_DESC_SET(SCUA4, 15));\n\n#define PNOR_DESC\tSIG_DESC_SET(SCU90, 31)\n\n#define Y20 200\n#define Y20_DESC\tSIG_DESC_SET(SCUA4, 16)\nSIG_EXPR_DECL_SINGLE(VPOG2, VPO, Y20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG2, VPOOFF1, Y20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG2, VPOOFF2, Y20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOG2, VPO,\n\t\tSIG_EXPR_PTR(VPOG2, VPO),\n\t\tSIG_EXPR_PTR(VPOG2, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG2, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(Y20, VPOG2, VPO);\nSIG_EXPR_DECL_SINGLE(SIOPBI, SIOPBI, Y20_DESC);\nSIG_EXPR_DECL_SINGLE(SIOPBI, ACPI, Y20_DESC);\nSIG_EXPR_LIST_DECL_DUAL(Y20, SIOPBI, SIOPBI, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(Y20, NORA0, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(Y20, GPIOZ0, GPIOZ0);\nPIN_DECL_(Y20, SIG_EXPR_LIST_PTR(Y20, VPOG2), SIG_EXPR_LIST_PTR(Y20, SIOPBI),\n\t\tSIG_EXPR_LIST_PTR(Y20, NORA0), SIG_EXPR_LIST_PTR(Y20, GPIOZ0));\nFUNC_GROUP_DECL(SIOPBI, Y20);\n\n#define AB20 201\n#define AB20_DESC\tSIG_DESC_SET(SCUA4, 17)\nSIG_EXPR_DECL_SINGLE(VPOG3, VPO, AB20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG3, VPOOFF1, AB20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG3, VPOOFF2, AB20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOG3, VPO,\n\t\tSIG_EXPR_PTR(VPOG3, VPO),\n\t\tSIG_EXPR_PTR(VPOG3, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG3, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(AB20, VPOG3, VPO);\nSIG_EXPR_DECL_SINGLE(SIOPWRGD, SIOPWRGD, AB20_DESC);\nSIG_EXPR_DECL_SINGLE(SIOPWRGD, ACPI, AB20_DESC);\nSIG_EXPR_LIST_DECL_DUAL(AB20, SIOPWRGD, SIOPWRGD, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(AB20, NORA1, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(AB20, GPIOZ1, GPIOZ1);\nPIN_DECL_(AB20, SIG_EXPR_LIST_PTR(AB20, VPOG3),\n\t  SIG_EXPR_LIST_PTR(AB20, SIOPWRGD), SIG_EXPR_LIST_PTR(AB20, NORA1),\n\t  SIG_EXPR_LIST_PTR(AB20, GPIOZ1));\nFUNC_GROUP_DECL(SIOPWRGD, AB20);\n\n#define AB21 202\n#define AB21_DESC\tSIG_DESC_SET(SCUA4, 18)\nSIG_EXPR_DECL_SINGLE(VPOG4, VPO, AB21_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG4, VPOOFF1, AB21_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG4, VPOOFF2, AB21_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOG4, VPO,\n\t\tSIG_EXPR_PTR(VPOG4, VPO),\n\t\tSIG_EXPR_PTR(VPOG4, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG4, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(AB21, VPOG4, VPO);\nSIG_EXPR_DECL_SINGLE(SIOPBO, SIOPBO, AB21_DESC);\nSIG_EXPR_DECL_SINGLE(SIOPBO, ACPI, AB21_DESC);\nSIG_EXPR_LIST_DECL_DUAL(AB21, SIOPBO, SIOPBO, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(AB21, NORA2, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(AB21, GPIOZ2, GPIOZ2);\nPIN_DECL_(AB21, SIG_EXPR_LIST_PTR(AB21, VPOG4),\n\t  SIG_EXPR_LIST_PTR(AB21, SIOPBO), SIG_EXPR_LIST_PTR(AB21, NORA2),\n\t  SIG_EXPR_LIST_PTR(AB21, GPIOZ2));\nFUNC_GROUP_DECL(SIOPBO, AB21);\n\n#define AA21 203\n#define AA21_DESC\tSIG_DESC_SET(SCUA4, 19)\nSIG_EXPR_DECL_SINGLE(VPOG5, VPO, AA21_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG5, VPOOFF1, AA21_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG5, VPOOFF2, AA21_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOG5, VPO,\n\t\tSIG_EXPR_PTR(VPOG5, VPO),\n\t\tSIG_EXPR_PTR(VPOG5, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG5, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(AA21, VPOG5, VPO);\nSIG_EXPR_DECL_SINGLE(SIOSCI, SIOSCI, AA21_DESC);\nSIG_EXPR_DECL_SINGLE(SIOSCI, ACPI, AA21_DESC);\nSIG_EXPR_LIST_DECL_DUAL(AA21, SIOSCI, SIOSCI, ACPI);\nSIG_EXPR_LIST_DECL_SINGLE(AA21, NORA3, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(AA21, GPIOZ3, GPIOZ3);\nPIN_DECL_(AA21, SIG_EXPR_LIST_PTR(AA21, VPOG5),\n\t  SIG_EXPR_LIST_PTR(AA21, SIOSCI), SIG_EXPR_LIST_PTR(AA21, NORA3),\n\t  SIG_EXPR_LIST_PTR(AA21, GPIOZ3));\nFUNC_GROUP_DECL(SIOSCI, AA21);\n\nFUNC_GROUP_DECL(ACPI, R22, R21, P22, P21, Y20, AB20, AB21, AA21);\n\n \n#define CRT_DVO_DS_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 0, 0 }\n\n \n#define CRT_DVO_DD_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 1, 1 }\n\n \n#define CRT_DVO_ES_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 2, 2 }\n\n \n#define CRT_DVO_ED_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 3, 3 }\n\n#define U21 204\n#define U21_DESC\tSIG_DESC_SET(SCUA4, 20)\nSIG_EXPR_DECL_SINGLE(VPOG6, VPO, U21_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG6, VPOOFF1, U21_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG6, VPOOFF2, U21_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOG6, VPO,\n\t\tSIG_EXPR_PTR(VPOG6, VPO),\n\t\tSIG_EXPR_PTR(VPOG6, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG6, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(U21, VPOG6, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(U21, NORA4, PNOR, PNOR_DESC);\nPIN_DECL_2(U21, GPIOZ4, VPOG6, NORA4);\n\n#define W22 205\n#define W22_DESC\tSIG_DESC_SET(SCUA4, 21)\nSIG_EXPR_DECL_SINGLE(VPOG7, VPO, W22_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG7, VPOOFF1, W22_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG7, VPOOFF2, W22_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOG7, VPO,\n\t\tSIG_EXPR_PTR(VPOG7, VPO),\n\t\tSIG_EXPR_PTR(VPOG7, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG7, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(W22, VPOG7, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(W22, NORA5, PNOR, PNOR_DESC);\nPIN_DECL_2(W22, GPIOZ5, VPOG7, NORA5);\n\n#define V22 206\n#define V22_DESC\tSIG_DESC_SET(SCUA4, 22)\nSIG_EXPR_DECL_SINGLE(VPOG8, VPO, V22_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG8, VPOOFF1, V22_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG8, VPOOFF2, V22_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOG8, VPO,\n\t\tSIG_EXPR_PTR(VPOG8, VPO),\n\t\tSIG_EXPR_PTR(VPOG8, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG8, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(V22, VPOG8, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(V22, NORA6, PNOR, PNOR_DESC);\nPIN_DECL_2(V22, GPIOZ6, VPOG8, NORA6);\n\n#define W21 207\n#define W21_DESC\tSIG_DESC_SET(SCUA4, 23)\nSIG_EXPR_DECL_SINGLE(VPOG9, VPO, W21_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG9, VPOOFF1, W21_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOG9, VPOOFF2, W21_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOG9, VPO,\n\t\tSIG_EXPR_PTR(VPOG9, VPO),\n\t\tSIG_EXPR_PTR(VPOG9, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOG9, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(W21, VPOG9, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(W21, NORA7, PNOR, PNOR_DESC);\nPIN_DECL_2(W21, GPIOZ7, VPOG9, NORA7);\n\n#define Y21 208\n#define Y21_DESC\tSIG_DESC_SET(SCUA4, 24)\nSIG_EXPR_DECL_SINGLE(VPOR2, VPO, Y21_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR2, VPOOFF1, Y21_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR2, VPOOFF2, Y21_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR2, VPO,\n\t\tSIG_EXPR_PTR(VPOR2, VPO),\n\t\tSIG_EXPR_PTR(VPOR2, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR2, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(Y21, VPOR2, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(Y21, SALT7, SALT7, Y21_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(Y21, NORD0, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(Y21, GPIOAA0, GPIOAA0);\nPIN_DECL_(Y21, SIG_EXPR_LIST_PTR(Y21, VPOR2), SIG_EXPR_LIST_PTR(Y21, SALT7),\n\t\tSIG_EXPR_LIST_PTR(Y21, NORD0), SIG_EXPR_LIST_PTR(Y21, GPIOAA0));\nFUNC_GROUP_DECL(SALT7, Y21);\n\n#define V21 209\n#define V21_DESC\tSIG_DESC_SET(SCUA4, 25)\nSIG_EXPR_DECL_SINGLE(VPOR3, VPO, V21_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR3, VPOOFF1, V21_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR3, VPOOFF2, V21_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR3, VPO,\n\t\tSIG_EXPR_PTR(VPOR3, VPO),\n\t\tSIG_EXPR_PTR(VPOR3, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR3, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(V21, VPOR3, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(V21, SALT8, SALT8, V21_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(V21, NORD1, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(V21, GPIOAA1, GPIOAA1);\nPIN_DECL_(V21, SIG_EXPR_LIST_PTR(V21, VPOR3), SIG_EXPR_LIST_PTR(V21, SALT8),\n\t\tSIG_EXPR_LIST_PTR(V21, NORD1), SIG_EXPR_LIST_PTR(V21, GPIOAA1));\nFUNC_GROUP_DECL(SALT8, V21);\n\n#define Y22 210\n#define Y22_DESC\tSIG_DESC_SET(SCUA4, 26)\nSIG_EXPR_DECL_SINGLE(VPOR4, VPO, Y22_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR4, VPOOFF1, Y22_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR4, VPOOFF2, Y22_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR4, VPO,\n\t\tSIG_EXPR_PTR(VPOR4, VPO),\n\t\tSIG_EXPR_PTR(VPOR4, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR4, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(Y22, VPOR4, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(Y22, SALT9, SALT9, Y22_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(Y22, NORD2, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(Y22, GPIOAA2, GPIOAA2);\nPIN_DECL_(Y22, SIG_EXPR_LIST_PTR(Y22, VPOR4), SIG_EXPR_LIST_PTR(Y22, SALT9),\n\t\tSIG_EXPR_LIST_PTR(Y22, NORD2), SIG_EXPR_LIST_PTR(Y22, GPIOAA2));\nFUNC_GROUP_DECL(SALT9, Y22);\n\n#define AA22 211\n#define AA22_DESC\tSIG_DESC_SET(SCUA4, 27)\nSIG_EXPR_DECL_SINGLE(VPOR5, VPO, AA22_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR5, VPOOFF1, AA22_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR5, VPOOFF2, AA22_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR5, VPO,\n\t\tSIG_EXPR_PTR(VPOR5, VPO),\n\t\tSIG_EXPR_PTR(VPOR5, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR5, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(AA22, VPOR5, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(AA22, SALT10, SALT10, AA22_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(AA22, NORD3, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(AA22, GPIOAA3, GPIOAA3);\nPIN_DECL_(AA22, SIG_EXPR_LIST_PTR(AA22, VPOR5),\n\t  SIG_EXPR_LIST_PTR(AA22, SALT10), SIG_EXPR_LIST_PTR(AA22, NORD3),\n\t  SIG_EXPR_LIST_PTR(AA22, GPIOAA3));\nFUNC_GROUP_DECL(SALT10, AA22);\n\n#define U22 212\n#define U22_DESC\tSIG_DESC_SET(SCUA4, 28)\nSIG_EXPR_DECL_SINGLE(VPOR6, VPO, U22_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR6, VPOOFF1, U22_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR6, VPOOFF2, U22_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR6, VPO,\n\t\tSIG_EXPR_PTR(VPOR6, VPO),\n\t\tSIG_EXPR_PTR(VPOR6, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR6, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(U22, VPOR6, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(U22, SALT11, SALT11, U22_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(U22, NORD4, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(U22, GPIOAA4, GPIOAA4);\nPIN_DECL_(U22, SIG_EXPR_LIST_PTR(U22, VPOR6), SIG_EXPR_LIST_PTR(U22, SALT11),\n\t\tSIG_EXPR_LIST_PTR(U22, NORD4), SIG_EXPR_LIST_PTR(U22, GPIOAA4));\nFUNC_GROUP_DECL(SALT11, U22);\n\n#define T20 213\n#define T20_DESC\tSIG_DESC_SET(SCUA4, 29)\nSIG_EXPR_DECL_SINGLE(VPOR7, VPO, T20_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR7, VPOOFF1, T20_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR7, VPOOFF2, T20_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR7, VPO,\n\t\tSIG_EXPR_PTR(VPOR7, VPO),\n\t\tSIG_EXPR_PTR(VPOR7, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR7, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(T20, VPOR7, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(T20, SALT12, SALT12, T20_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(T20, NORD5, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(T20, GPIOAA5, GPIOAA5);\nPIN_DECL_(T20, SIG_EXPR_LIST_PTR(T20, VPOR7), SIG_EXPR_LIST_PTR(T20, SALT12),\n\t\tSIG_EXPR_LIST_PTR(T20, NORD5), SIG_EXPR_LIST_PTR(T20, GPIOAA5));\nFUNC_GROUP_DECL(SALT12, T20);\n\n#define N18 214\n#define N18_DESC\tSIG_DESC_SET(SCUA4, 30)\nSIG_EXPR_DECL_SINGLE(VPOR8, VPO, N18_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR8, VPOOFF1, N18_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR8, VPOOFF2, N18_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR8, VPO,\n\t\tSIG_EXPR_PTR(VPOR8, VPO),\n\t\tSIG_EXPR_PTR(VPOR8, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR8, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(N18, VPOR8, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(N18, SALT13, SALT13, N18_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(N18, NORD6, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(N18, GPIOAA6, GPIOAA6);\nPIN_DECL_(N18, SIG_EXPR_LIST_PTR(N18, VPOR8), SIG_EXPR_LIST_PTR(N18, SALT13),\n\t\tSIG_EXPR_LIST_PTR(N18, NORD6), SIG_EXPR_LIST_PTR(N18, GPIOAA6));\nFUNC_GROUP_DECL(SALT13, N18);\n\n#define P19 215\n#define P19_DESC\tSIG_DESC_SET(SCUA4, 31)\nSIG_EXPR_DECL_SINGLE(VPOR9, VPO, P19_DESC, VPO_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR9, VPOOFF1, P19_DESC, VPOOFF1_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_DECL_SINGLE(VPOR9, VPOOFF2, P19_DESC, VPOOFF2_DESC, CRT_DVO_ES_DESC);\nSIG_EXPR_LIST_DECL(VPOR9, VPO,\n\t\tSIG_EXPR_PTR(VPOR9, VPO),\n\t\tSIG_EXPR_PTR(VPOR9, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOR9, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(P19, VPOR9, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(P19, SALT14, SALT14, P19_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(P19, NORD7, PNOR, PNOR_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(P19, GPIOAA7, GPIOAA7);\nPIN_DECL_(P19, SIG_EXPR_LIST_PTR(P19, VPOR9), SIG_EXPR_LIST_PTR(P19, SALT14),\n\t\tSIG_EXPR_LIST_PTR(P19, NORD7), SIG_EXPR_LIST_PTR(P19, GPIOAA7));\nFUNC_GROUP_DECL(SALT14, P19);\n\n#define N19 216\n#define N19_DESC\tSIG_DESC_SET(SCUA8, 0)\nSIG_EXPR_DECL_SINGLE(VPODE, VPO, N19_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPODE, VPOOFF1, N19_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPODE, VPOOFF2, N19_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPODE, VPO,\n\t\tSIG_EXPR_PTR(VPODE, VPO),\n\t\tSIG_EXPR_PTR(VPODE, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPODE, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(N19, VPODE, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(N19, NOROE, PNOR, PNOR_DESC);\nPIN_DECL_2(N19, GPIOAB0, VPODE, NOROE);\n\n#define T21 217\n#define T21_DESC\tSIG_DESC_SET(SCUA8, 1)\nSIG_EXPR_DECL_SINGLE(VPOHS, VPO, T21_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOHS, VPOOFF1, T21_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOHS, VPOOFF2, T21_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOHS, VPO,\n\t\tSIG_EXPR_PTR(VPOHS, VPO),\n\t\tSIG_EXPR_PTR(VPOHS, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOHS, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(T21, VPOHS, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(T21, NORWE, PNOR, PNOR_DESC);\nPIN_DECL_2(T21, GPIOAB1, VPOHS, NORWE);\n\nFUNC_GROUP_DECL(PNOR, Y20, AB20, AB21, AA21, U21, W22, V22, W21, Y21, V21, Y22,\n\t\tAA22, U22, T20, N18, P19, N19, T21);\n\n#define T22 218\n#define T22_DESC\tSIG_DESC_SET(SCUA8, 2)\nSIG_EXPR_DECL_SINGLE(VPOVS, VPO, T22_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOVS, VPOOFF1, T22_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOVS, VPOOFF2, T22_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOVS, VPO,\n\t\tSIG_EXPR_PTR(VPOVS, VPO),\n\t\tSIG_EXPR_PTR(VPOVS, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOVS, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(T22, VPOVS, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(T22, WDTRST1, WDTRST1, T22_DESC);\nPIN_DECL_2(T22, GPIOAB2, VPOVS, WDTRST1);\nFUNC_GROUP_DECL(WDTRST1, T22);\n\n#define R20 219\n#define R20_DESC\tSIG_DESC_SET(SCUA8, 3)\nSIG_EXPR_DECL_SINGLE(VPOCLK, VPO, R20_DESC, VPO_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOCLK, VPOOFF1, R20_DESC, VPOOFF1_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_DECL_SINGLE(VPOCLK, VPOOFF2, R20_DESC, VPOOFF2_DESC, CRT_DVO_EN_DESC);\nSIG_EXPR_LIST_DECL(VPOCLK, VPO,\n\t\tSIG_EXPR_PTR(VPOCLK, VPO),\n\t\tSIG_EXPR_PTR(VPOCLK, VPOOFF1),\n\t\tSIG_EXPR_PTR(VPOCLK, VPOOFF2));\nSIG_EXPR_LIST_ALIAS(R20, VPOCLK, VPO);\nSIG_EXPR_LIST_DECL_SINGLE(R20, WDTRST2, WDTRST2, R20_DESC);\nPIN_DECL_2(R20, GPIOAB3, VPOCLK, WDTRST2);\nFUNC_GROUP_DECL(WDTRST2, R20);\n\nFUNC_GROUP_DECL(VPO, V20, U19, R18, P18, R19, W20, U20, AA20, Y20, AB20,\n\t\tAB21, AA21, U21, W22, V22, W21, Y21, V21, Y22, AA22, U22, T20,\n\t\tN18, P19, N19, T21, T22, R20);\n\n#define ESPI_DESC\tSIG_DESC_SET(HW_STRAP1, 25)\n\n#define G21 224\nSIG_EXPR_LIST_DECL_SINGLE(G21, ESPID0, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(G21, LAD0, LAD0, SIG_DESC_SET(SCUAC, 0));\nPIN_DECL_2(G21, GPIOAC0, ESPID0, LAD0);\nFUNC_GROUP_DECL(LAD0, G21);\n\n#define G20 225\nSIG_EXPR_LIST_DECL_SINGLE(G20, ESPID1, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(G20, LAD1, LAD1, SIG_DESC_SET(SCUAC, 1));\nPIN_DECL_2(G20, GPIOAC1, ESPID1, LAD1);\nFUNC_GROUP_DECL(LAD1, G20);\n\n#define D22 226\nSIG_EXPR_LIST_DECL_SINGLE(D22, ESPID2, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(D22, LAD2, LAD2, SIG_DESC_SET(SCUAC, 2));\nPIN_DECL_2(D22, GPIOAC2, ESPID2, LAD2);\nFUNC_GROUP_DECL(LAD2, D22);\n\n#define E22 227\nSIG_EXPR_LIST_DECL_SINGLE(E22, ESPID3, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(E22, LAD3, LAD3, SIG_DESC_SET(SCUAC, 3));\nPIN_DECL_2(E22, GPIOAC3, ESPID3, LAD3);\nFUNC_GROUP_DECL(LAD3, E22);\n\n#define C22 228\nSIG_EXPR_LIST_DECL_SINGLE(C22, ESPICK, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(C22, LCLK, LCLK, SIG_DESC_SET(SCUAC, 4));\nPIN_DECL_2(C22, GPIOAC4, ESPICK, LCLK);\nFUNC_GROUP_DECL(LCLK, C22);\n\n#define F21 229\nSIG_EXPR_LIST_DECL_SINGLE(F21, ESPICS, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(F21, LFRAME, LFRAME, SIG_DESC_SET(SCUAC, 5));\nPIN_DECL_2(F21, GPIOAC5, ESPICS, LFRAME);\nFUNC_GROUP_DECL(LFRAME, F21);\n\n#define F22 230\nSIG_EXPR_LIST_DECL_SINGLE(F22, ESPIALT, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(F22, LSIRQ, LSIRQ, SIG_DESC_SET(SCUAC, 6));\nPIN_DECL_2(F22, GPIOAC6, ESPIALT, LSIRQ);\nFUNC_GROUP_DECL(LSIRQ, F22);\n\n#define G22 231\nSIG_EXPR_LIST_DECL_SINGLE(G22, ESPIRST, ESPI, ESPI_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(G22, LPCRST, LPCRST, SIG_DESC_SET(SCUAC, 7));\nPIN_DECL_2(G22, GPIOAC7, ESPIRST, LPCRST);\nFUNC_GROUP_DECL(LPCRST, G22);\n\nFUNC_GROUP_DECL(ESPI, G21, G20, D22, E22, C22, F21, F22, G22);\n\n#define A7 232\nSIG_EXPR_LIST_DECL_SINGLE(A7, USB2AHDP, USB2AH, SIG_DESC_SET(SCU90, 29));\nSIG_EXPR_LIST_DECL_SINGLE(A7, USB2ADDP, USB2AD, SIG_DESC_BIT(SCU90, 29, 0));\nPIN_DECL_(A7, SIG_EXPR_LIST_PTR(A7, USB2AHDP), SIG_EXPR_LIST_PTR(A7, USB2ADDP));\n\n#define A8 233\nSIG_EXPR_LIST_DECL_SINGLE(A8, USB2AHDN, USB2AH, SIG_DESC_SET(SCU90, 29));\nSIG_EXPR_LIST_DECL_SINGLE(A8, USB2ADDN, USB2AD, SIG_DESC_BIT(SCU90, 29, 0));\nPIN_DECL_(A8, SIG_EXPR_LIST_PTR(A8, USB2AHDN), SIG_EXPR_LIST_PTR(A8, USB2ADDN));\n\nFUNC_GROUP_DECL(USB2AH, A7, A8);\nFUNC_GROUP_DECL(USB2AD, A7, A8);\n\n#define USB11BHID_DESC  { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 0, 0 }\n#define USB2BD_DESC   { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 1, 0 }\n#define USB2BH1_DESC { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 2, 0 }\n#define USB2BH2_DESC { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 3, 0 }\n\n#define B6 234\nSIG_EXPR_LIST_DECL_SINGLE(B6, USB11BDP, USB11BHID, USB11BHID_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(B6, USB2BDDP, USB2BD, USB2BD_DESC);\nSIG_EXPR_DECL_SINGLE(USB2BHDP1, USB2BH, USB2BH1_DESC);\nSIG_EXPR_DECL_SINGLE(USB2BHDP2, USB2BH, USB2BH2_DESC);\nSIG_EXPR_LIST_DECL(USB2BHDP, USB2BH,\n\t\tSIG_EXPR_PTR(USB2BHDP1, USB2BH),\n\t\tSIG_EXPR_PTR(USB2BHDP2, USB2BH));\nSIG_EXPR_LIST_ALIAS(B6, USB2BHDP, USB2BH);\nPIN_DECL_(B6, SIG_EXPR_LIST_PTR(B6, USB11BDP), SIG_EXPR_LIST_PTR(B6, USB2BDDP),\n\t\tSIG_EXPR_LIST_PTR(B6, USB2BHDP));\n\n#define A6 235\nSIG_EXPR_LIST_DECL_SINGLE(A6, USB11BDN, USB11BHID, USB11BHID_DESC);\nSIG_EXPR_LIST_DECL_SINGLE(A6, USB2BDN, USB2BD, USB2BD_DESC);\nSIG_EXPR_DECL_SINGLE(USB2BHDN1, USB2BH, USB2BH1_DESC);\nSIG_EXPR_DECL_SINGLE(USB2BHDN2, USB2BH, USB2BH2_DESC);\nSIG_EXPR_LIST_DECL(USB2BHDN, USB2BH,\n\t\tSIG_EXPR_PTR(USB2BHDN1, USB2BH),\n\t\tSIG_EXPR_PTR(USB2BHDN2, USB2BH));\nSIG_EXPR_LIST_ALIAS(A6, USB2BHDN, USB2BH);\nPIN_DECL_(A6, SIG_EXPR_LIST_PTR(A6, USB11BDN), SIG_EXPR_LIST_PTR(A6, USB2BDN),\n\t\tSIG_EXPR_LIST_PTR(A6, USB2BHDN));\n\nFUNC_GROUP_DECL(USB11BHID, B6, A6);\nFUNC_GROUP_DECL(USB2BD, B6, A6);\nFUNC_GROUP_DECL(USB2BH, B6, A6);\n\n \n\nstatic struct pinctrl_pin_desc aspeed_g5_pins[ASPEED_G5_NR_PINS] = {\n\tASPEED_PINCTRL_PIN(A10),\n\tASPEED_PINCTRL_PIN(A11),\n\tASPEED_PINCTRL_PIN(A12),\n\tASPEED_PINCTRL_PIN(A13),\n\tASPEED_PINCTRL_PIN(A14),\n\tASPEED_PINCTRL_PIN(A15),\n\tASPEED_PINCTRL_PIN(A16),\n\tASPEED_PINCTRL_PIN(A17),\n\tASPEED_PINCTRL_PIN(A18),\n\tASPEED_PINCTRL_PIN(A19),\n\tASPEED_PINCTRL_PIN(A2),\n\tASPEED_PINCTRL_PIN(A20),\n\tASPEED_PINCTRL_PIN(A21),\n\tASPEED_PINCTRL_PIN(A3),\n\tASPEED_PINCTRL_PIN(A4),\n\tASPEED_PINCTRL_PIN(A5),\n\tASPEED_PINCTRL_PIN(A6),\n\tASPEED_PINCTRL_PIN(A7),\n\tASPEED_PINCTRL_PIN(A8),\n\tASPEED_PINCTRL_PIN(A9),\n\tASPEED_PINCTRL_PIN(AA1),\n\tASPEED_PINCTRL_PIN(AA19),\n\tASPEED_PINCTRL_PIN(AA2),\n\tASPEED_PINCTRL_PIN(AA20),\n\tASPEED_PINCTRL_PIN(AA21),\n\tASPEED_PINCTRL_PIN(AA22),\n\tASPEED_PINCTRL_PIN(AA3),\n\tASPEED_PINCTRL_PIN(AA4),\n\tASPEED_PINCTRL_PIN(AA5),\n\tASPEED_PINCTRL_PIN(AB2),\n\tASPEED_PINCTRL_PIN(AB20),\n\tASPEED_PINCTRL_PIN(AB21),\n\tASPEED_PINCTRL_PIN(AB3),\n\tASPEED_PINCTRL_PIN(AB4),\n\tASPEED_PINCTRL_PIN(AB5),\n\tASPEED_PINCTRL_PIN(B1),\n\tASPEED_PINCTRL_PIN(B10),\n\tASPEED_PINCTRL_PIN(B11),\n\tASPEED_PINCTRL_PIN(B12),\n\tASPEED_PINCTRL_PIN(B13),\n\tASPEED_PINCTRL_PIN(B14),\n\tASPEED_PINCTRL_PIN(B15),\n\tASPEED_PINCTRL_PIN(B16),\n\tASPEED_PINCTRL_PIN(B17),\n\tASPEED_PINCTRL_PIN(B18),\n\tASPEED_PINCTRL_PIN(B19),\n\tASPEED_PINCTRL_PIN(B2),\n\tASPEED_PINCTRL_PIN(B20),\n\tASPEED_PINCTRL_PIN(B21),\n\tASPEED_PINCTRL_PIN(B22),\n\tASPEED_PINCTRL_PIN(B3),\n\tASPEED_PINCTRL_PIN(B4),\n\tASPEED_PINCTRL_PIN(B5),\n\tASPEED_PINCTRL_PIN(B6),\n\tASPEED_PINCTRL_PIN(B9),\n\tASPEED_PINCTRL_PIN(C1),\n\tASPEED_PINCTRL_PIN(C11),\n\tASPEED_PINCTRL_PIN(C12),\n\tASPEED_PINCTRL_PIN(C13),\n\tASPEED_PINCTRL_PIN(C14),\n\tASPEED_PINCTRL_PIN(C15),\n\tASPEED_PINCTRL_PIN(C16),\n\tASPEED_PINCTRL_PIN(C17),\n\tASPEED_PINCTRL_PIN(C18),\n\tASPEED_PINCTRL_PIN(C19),\n\tASPEED_PINCTRL_PIN(C2),\n\tASPEED_PINCTRL_PIN(C20),\n\tASPEED_PINCTRL_PIN(C21),\n\tASPEED_PINCTRL_PIN(C22),\n\tASPEED_PINCTRL_PIN(C3),\n\tASPEED_PINCTRL_PIN(C4),\n\tASPEED_PINCTRL_PIN(C5),\n\tASPEED_PINCTRL_PIN(D1),\n\tASPEED_PINCTRL_PIN(D10),\n\tASPEED_PINCTRL_PIN(D13),\n\tASPEED_PINCTRL_PIN(D14),\n\tASPEED_PINCTRL_PIN(D15),\n\tASPEED_PINCTRL_PIN(D16),\n\tASPEED_PINCTRL_PIN(D17),\n\tASPEED_PINCTRL_PIN(D18),\n\tASPEED_PINCTRL_PIN(D19),\n\tASPEED_PINCTRL_PIN(D2),\n\tASPEED_PINCTRL_PIN(D20),\n\tASPEED_PINCTRL_PIN(D21),\n\tASPEED_PINCTRL_PIN(D22),\n\tASPEED_PINCTRL_PIN(D4),\n\tASPEED_PINCTRL_PIN(D5),\n\tASPEED_PINCTRL_PIN(D6),\n\tASPEED_PINCTRL_PIN(D7),\n\tASPEED_PINCTRL_PIN(D8),\n\tASPEED_PINCTRL_PIN(D9),\n\tASPEED_PINCTRL_PIN(E1),\n\tASPEED_PINCTRL_PIN(E10),\n\tASPEED_PINCTRL_PIN(E12),\n\tASPEED_PINCTRL_PIN(E13),\n\tASPEED_PINCTRL_PIN(E14),\n\tASPEED_PINCTRL_PIN(E15),\n\tASPEED_PINCTRL_PIN(E16),\n\tASPEED_PINCTRL_PIN(E17),\n\tASPEED_PINCTRL_PIN(E18),\n\tASPEED_PINCTRL_PIN(E19),\n\tASPEED_PINCTRL_PIN(E2),\n\tASPEED_PINCTRL_PIN(E20),\n\tASPEED_PINCTRL_PIN(E21),\n\tASPEED_PINCTRL_PIN(E22),\n\tASPEED_PINCTRL_PIN(E3),\n\tASPEED_PINCTRL_PIN(E6),\n\tASPEED_PINCTRL_PIN(E7),\n\tASPEED_PINCTRL_PIN(E9),\n\tASPEED_PINCTRL_PIN(F1),\n\tASPEED_PINCTRL_PIN(F17),\n\tASPEED_PINCTRL_PIN(F18),\n\tASPEED_PINCTRL_PIN(F19),\n\tASPEED_PINCTRL_PIN(F2),\n\tASPEED_PINCTRL_PIN(F20),\n\tASPEED_PINCTRL_PIN(F21),\n\tASPEED_PINCTRL_PIN(F22),\n\tASPEED_PINCTRL_PIN(F3),\n\tASPEED_PINCTRL_PIN(F4),\n\tASPEED_PINCTRL_PIN(F5),\n\tASPEED_PINCTRL_PIN(F9),\n\tASPEED_PINCTRL_PIN(G1),\n\tASPEED_PINCTRL_PIN(G17),\n\tASPEED_PINCTRL_PIN(G18),\n\tASPEED_PINCTRL_PIN(G2),\n\tASPEED_PINCTRL_PIN(G20),\n\tASPEED_PINCTRL_PIN(G21),\n\tASPEED_PINCTRL_PIN(G22),\n\tASPEED_PINCTRL_PIN(G3),\n\tASPEED_PINCTRL_PIN(G4),\n\tASPEED_PINCTRL_PIN(G5),\n\tASPEED_PINCTRL_PIN(H18),\n\tASPEED_PINCTRL_PIN(H19),\n\tASPEED_PINCTRL_PIN(H20),\n\tASPEED_PINCTRL_PIN(H21),\n\tASPEED_PINCTRL_PIN(H22),\n\tASPEED_PINCTRL_PIN(H3),\n\tASPEED_PINCTRL_PIN(H4),\n\tASPEED_PINCTRL_PIN(H5),\n\tASPEED_PINCTRL_PIN(J18),\n\tASPEED_PINCTRL_PIN(J19),\n\tASPEED_PINCTRL_PIN(J20),\n\tASPEED_PINCTRL_PIN(K18),\n\tASPEED_PINCTRL_PIN(K19),\n\tASPEED_PINCTRL_PIN(L1),\n\tASPEED_PINCTRL_PIN(L18),\n\tASPEED_PINCTRL_PIN(L19),\n\tASPEED_PINCTRL_PIN(L2),\n\tASPEED_PINCTRL_PIN(L3),\n\tASPEED_PINCTRL_PIN(L4),\n\tASPEED_PINCTRL_PIN(M18),\n\tASPEED_PINCTRL_PIN(M19),\n\tASPEED_PINCTRL_PIN(M20),\n\tASPEED_PINCTRL_PIN(N1),\n\tASPEED_PINCTRL_PIN(N18),\n\tASPEED_PINCTRL_PIN(N19),\n\tASPEED_PINCTRL_PIN(N2),\n\tASPEED_PINCTRL_PIN(N20),\n\tASPEED_PINCTRL_PIN(N21),\n\tASPEED_PINCTRL_PIN(N22),\n\tASPEED_PINCTRL_PIN(N3),\n\tASPEED_PINCTRL_PIN(N4),\n\tASPEED_PINCTRL_PIN(N5),\n\tASPEED_PINCTRL_PIN(P1),\n\tASPEED_PINCTRL_PIN(P18),\n\tASPEED_PINCTRL_PIN(P19),\n\tASPEED_PINCTRL_PIN(P2),\n\tASPEED_PINCTRL_PIN(P20),\n\tASPEED_PINCTRL_PIN(P21),\n\tASPEED_PINCTRL_PIN(P22),\n\tASPEED_PINCTRL_PIN(P3),\n\tASPEED_PINCTRL_PIN(P4),\n\tASPEED_PINCTRL_PIN(P5),\n\tASPEED_PINCTRL_PIN(R1),\n\tASPEED_PINCTRL_PIN(R18),\n\tASPEED_PINCTRL_PIN(R19),\n\tASPEED_PINCTRL_PIN(R2),\n\tASPEED_PINCTRL_PIN(R20),\n\tASPEED_PINCTRL_PIN(R21),\n\tASPEED_PINCTRL_PIN(R22),\n\tASPEED_PINCTRL_PIN(R3),\n\tASPEED_PINCTRL_PIN(R4),\n\tASPEED_PINCTRL_PIN(R5),\n\tASPEED_PINCTRL_PIN(T1),\n\tASPEED_PINCTRL_PIN(T17),\n\tASPEED_PINCTRL_PIN(T19),\n\tASPEED_PINCTRL_PIN(T2),\n\tASPEED_PINCTRL_PIN(T20),\n\tASPEED_PINCTRL_PIN(T21),\n\tASPEED_PINCTRL_PIN(T22),\n\tASPEED_PINCTRL_PIN(T3),\n\tASPEED_PINCTRL_PIN(T4),\n\tASPEED_PINCTRL_PIN(T5),\n\tASPEED_PINCTRL_PIN(U1),\n\tASPEED_PINCTRL_PIN(U19),\n\tASPEED_PINCTRL_PIN(U2),\n\tASPEED_PINCTRL_PIN(U20),\n\tASPEED_PINCTRL_PIN(U21),\n\tASPEED_PINCTRL_PIN(U22),\n\tASPEED_PINCTRL_PIN(U3),\n\tASPEED_PINCTRL_PIN(U4),\n\tASPEED_PINCTRL_PIN(U5),\n\tASPEED_PINCTRL_PIN(V1),\n\tASPEED_PINCTRL_PIN(V19),\n\tASPEED_PINCTRL_PIN(V2),\n\tASPEED_PINCTRL_PIN(V20),\n\tASPEED_PINCTRL_PIN(V21),\n\tASPEED_PINCTRL_PIN(V22),\n\tASPEED_PINCTRL_PIN(V3),\n\tASPEED_PINCTRL_PIN(V4),\n\tASPEED_PINCTRL_PIN(V5),\n\tASPEED_PINCTRL_PIN(V6),\n\tASPEED_PINCTRL_PIN(W1),\n\tASPEED_PINCTRL_PIN(W19),\n\tASPEED_PINCTRL_PIN(W2),\n\tASPEED_PINCTRL_PIN(W20),\n\tASPEED_PINCTRL_PIN(W21),\n\tASPEED_PINCTRL_PIN(W22),\n\tASPEED_PINCTRL_PIN(W3),\n\tASPEED_PINCTRL_PIN(W4),\n\tASPEED_PINCTRL_PIN(W5),\n\tASPEED_PINCTRL_PIN(W6),\n\tASPEED_PINCTRL_PIN(Y1),\n\tASPEED_PINCTRL_PIN(Y19),\n\tASPEED_PINCTRL_PIN(Y2),\n\tASPEED_PINCTRL_PIN(Y20),\n\tASPEED_PINCTRL_PIN(Y21),\n\tASPEED_PINCTRL_PIN(Y22),\n\tASPEED_PINCTRL_PIN(Y3),\n\tASPEED_PINCTRL_PIN(Y4),\n\tASPEED_PINCTRL_PIN(Y5),\n\tASPEED_PINCTRL_PIN(Y6),\n};\n\nstatic const struct aspeed_pin_group aspeed_g5_groups[] = {\n\tASPEED_PINCTRL_GROUP(ACPI),\n\tASPEED_PINCTRL_GROUP(ADC0),\n\tASPEED_PINCTRL_GROUP(ADC1),\n\tASPEED_PINCTRL_GROUP(ADC10),\n\tASPEED_PINCTRL_GROUP(ADC11),\n\tASPEED_PINCTRL_GROUP(ADC12),\n\tASPEED_PINCTRL_GROUP(ADC13),\n\tASPEED_PINCTRL_GROUP(ADC14),\n\tASPEED_PINCTRL_GROUP(ADC15),\n\tASPEED_PINCTRL_GROUP(ADC2),\n\tASPEED_PINCTRL_GROUP(ADC3),\n\tASPEED_PINCTRL_GROUP(ADC4),\n\tASPEED_PINCTRL_GROUP(ADC5),\n\tASPEED_PINCTRL_GROUP(ADC6),\n\tASPEED_PINCTRL_GROUP(ADC7),\n\tASPEED_PINCTRL_GROUP(ADC8),\n\tASPEED_PINCTRL_GROUP(ADC9),\n\tASPEED_PINCTRL_GROUP(BMCINT),\n\tASPEED_PINCTRL_GROUP(DDCCLK),\n\tASPEED_PINCTRL_GROUP(DDCDAT),\n\tASPEED_PINCTRL_GROUP(ESPI),\n\tASPEED_PINCTRL_GROUP(FWSPICS1),\n\tASPEED_PINCTRL_GROUP(FWSPICS2),\n\tASPEED_PINCTRL_GROUP(GPID0),\n\tASPEED_PINCTRL_GROUP(GPID2),\n\tASPEED_PINCTRL_GROUP(GPID4),\n\tASPEED_PINCTRL_GROUP(GPID6),\n\tASPEED_PINCTRL_GROUP(GPIE0),\n\tASPEED_PINCTRL_GROUP(GPIE2),\n\tASPEED_PINCTRL_GROUP(GPIE4),\n\tASPEED_PINCTRL_GROUP(GPIE6),\n\tASPEED_PINCTRL_GROUP(I2C10),\n\tASPEED_PINCTRL_GROUP(I2C11),\n\tASPEED_PINCTRL_GROUP(I2C12),\n\tASPEED_PINCTRL_GROUP(I2C13),\n\tASPEED_PINCTRL_GROUP(I2C14),\n\tASPEED_PINCTRL_GROUP(I2C3),\n\tASPEED_PINCTRL_GROUP(I2C4),\n\tASPEED_PINCTRL_GROUP(I2C5),\n\tASPEED_PINCTRL_GROUP(I2C6),\n\tASPEED_PINCTRL_GROUP(I2C7),\n\tASPEED_PINCTRL_GROUP(I2C8),\n\tASPEED_PINCTRL_GROUP(I2C9),\n\tASPEED_PINCTRL_GROUP(LAD0),\n\tASPEED_PINCTRL_GROUP(LAD1),\n\tASPEED_PINCTRL_GROUP(LAD2),\n\tASPEED_PINCTRL_GROUP(LAD3),\n\tASPEED_PINCTRL_GROUP(LCLK),\n\tASPEED_PINCTRL_GROUP(LFRAME),\n\tASPEED_PINCTRL_GROUP(LPCHC),\n\tASPEED_PINCTRL_GROUP(LPCPD),\n\tASPEED_PINCTRL_GROUP(LPCPLUS),\n\tASPEED_PINCTRL_GROUP(LPCPME),\n\tASPEED_PINCTRL_GROUP(LPCRST),\n\tASPEED_PINCTRL_GROUP(LPCSMI),\n\tASPEED_PINCTRL_GROUP(LSIRQ),\n\tASPEED_PINCTRL_GROUP(MAC1LINK),\n\tASPEED_PINCTRL_GROUP(MAC2LINK),\n\tASPEED_PINCTRL_GROUP(MDIO1),\n\tASPEED_PINCTRL_GROUP(MDIO2),\n\tASPEED_PINCTRL_GROUP(NCTS1),\n\tASPEED_PINCTRL_GROUP(NCTS2),\n\tASPEED_PINCTRL_GROUP(NCTS3),\n\tASPEED_PINCTRL_GROUP(NCTS4),\n\tASPEED_PINCTRL_GROUP(NDCD1),\n\tASPEED_PINCTRL_GROUP(NDCD2),\n\tASPEED_PINCTRL_GROUP(NDCD3),\n\tASPEED_PINCTRL_GROUP(NDCD4),\n\tASPEED_PINCTRL_GROUP(NDSR1),\n\tASPEED_PINCTRL_GROUP(NDSR2),\n\tASPEED_PINCTRL_GROUP(NDSR3),\n\tASPEED_PINCTRL_GROUP(NDSR4),\n\tASPEED_PINCTRL_GROUP(NDTR1),\n\tASPEED_PINCTRL_GROUP(NDTR2),\n\tASPEED_PINCTRL_GROUP(NDTR3),\n\tASPEED_PINCTRL_GROUP(NDTR4),\n\tASPEED_PINCTRL_GROUP(NRI1),\n\tASPEED_PINCTRL_GROUP(NRI2),\n\tASPEED_PINCTRL_GROUP(NRI3),\n\tASPEED_PINCTRL_GROUP(NRI4),\n\tASPEED_PINCTRL_GROUP(NRTS1),\n\tASPEED_PINCTRL_GROUP(NRTS2),\n\tASPEED_PINCTRL_GROUP(NRTS3),\n\tASPEED_PINCTRL_GROUP(NRTS4),\n\tASPEED_PINCTRL_GROUP(OSCCLK),\n\tASPEED_PINCTRL_GROUP(PEWAKE),\n\tASPEED_PINCTRL_GROUP(PNOR),\n\tASPEED_PINCTRL_GROUP(PWM0),\n\tASPEED_PINCTRL_GROUP(PWM1),\n\tASPEED_PINCTRL_GROUP(PWM2),\n\tASPEED_PINCTRL_GROUP(PWM3),\n\tASPEED_PINCTRL_GROUP(PWM4),\n\tASPEED_PINCTRL_GROUP(PWM5),\n\tASPEED_PINCTRL_GROUP(PWM6),\n\tASPEED_PINCTRL_GROUP(PWM7),\n\tASPEED_PINCTRL_GROUP(RGMII1),\n\tASPEED_PINCTRL_GROUP(RGMII2),\n\tASPEED_PINCTRL_GROUP(RMII1),\n\tASPEED_PINCTRL_GROUP(RMII2),\n\tASPEED_PINCTRL_GROUP(RXD1),\n\tASPEED_PINCTRL_GROUP(RXD2),\n\tASPEED_PINCTRL_GROUP(RXD3),\n\tASPEED_PINCTRL_GROUP(RXD4),\n\tASPEED_PINCTRL_GROUP(SALT1),\n\tASPEED_PINCTRL_GROUP(SALT10),\n\tASPEED_PINCTRL_GROUP(SALT11),\n\tASPEED_PINCTRL_GROUP(SALT12),\n\tASPEED_PINCTRL_GROUP(SALT13),\n\tASPEED_PINCTRL_GROUP(SALT14),\n\tASPEED_PINCTRL_GROUP(SALT2),\n\tASPEED_PINCTRL_GROUP(SALT3),\n\tASPEED_PINCTRL_GROUP(SALT4),\n\tASPEED_PINCTRL_GROUP(SALT5),\n\tASPEED_PINCTRL_GROUP(SALT6),\n\tASPEED_PINCTRL_GROUP(SALT7),\n\tASPEED_PINCTRL_GROUP(SALT8),\n\tASPEED_PINCTRL_GROUP(SALT9),\n\tASPEED_PINCTRL_GROUP(SCL1),\n\tASPEED_PINCTRL_GROUP(SCL2),\n\tASPEED_PINCTRL_GROUP(SD1),\n\tASPEED_PINCTRL_GROUP(SD2),\n\tASPEED_PINCTRL_GROUP(SDA1),\n\tASPEED_PINCTRL_GROUP(SDA2),\n\tASPEED_PINCTRL_GROUP(SGPM),\n\tASPEED_PINCTRL_GROUP(SGPS1),\n\tASPEED_PINCTRL_GROUP(SGPS2),\n\tASPEED_PINCTRL_GROUP(SIOONCTRL),\n\tASPEED_PINCTRL_GROUP(SIOPBI),\n\tASPEED_PINCTRL_GROUP(SIOPBO),\n\tASPEED_PINCTRL_GROUP(SIOPWREQ),\n\tASPEED_PINCTRL_GROUP(SIOPWRGD),\n\tASPEED_PINCTRL_GROUP(SIOS3),\n\tASPEED_PINCTRL_GROUP(SIOS5),\n\tASPEED_PINCTRL_GROUP(SIOSCI),\n\tASPEED_PINCTRL_GROUP(SPI1),\n\tASPEED_PINCTRL_GROUP(SPI1CS1),\n\tASPEED_PINCTRL_GROUP(SPI1DEBUG),\n\tASPEED_PINCTRL_GROUP(SPI1PASSTHRU),\n\tASPEED_PINCTRL_GROUP(SPI2CK),\n\tASPEED_PINCTRL_GROUP(SPI2CS0),\n\tASPEED_PINCTRL_GROUP(SPI2CS1),\n\tASPEED_PINCTRL_GROUP(SPI2MISO),\n\tASPEED_PINCTRL_GROUP(SPI2MOSI),\n\tASPEED_PINCTRL_GROUP(TIMER3),\n\tASPEED_PINCTRL_GROUP(TIMER4),\n\tASPEED_PINCTRL_GROUP(TIMER5),\n\tASPEED_PINCTRL_GROUP(TIMER6),\n\tASPEED_PINCTRL_GROUP(TIMER7),\n\tASPEED_PINCTRL_GROUP(TIMER8),\n\tASPEED_PINCTRL_GROUP(TXD1),\n\tASPEED_PINCTRL_GROUP(TXD2),\n\tASPEED_PINCTRL_GROUP(TXD3),\n\tASPEED_PINCTRL_GROUP(TXD4),\n\tASPEED_PINCTRL_GROUP(UART6),\n\tASPEED_PINCTRL_GROUP(USB11BHID),\n\tASPEED_PINCTRL_GROUP(USB2AD),\n\tASPEED_PINCTRL_GROUP(USB2AH),\n\tASPEED_PINCTRL_GROUP(USB2BD),\n\tASPEED_PINCTRL_GROUP(USB2BH),\n\tASPEED_PINCTRL_GROUP(USBCKI),\n\tASPEED_PINCTRL_GROUP(VGABIOSROM),\n\tASPEED_PINCTRL_GROUP(VGAHS),\n\tASPEED_PINCTRL_GROUP(VGAVS),\n\tASPEED_PINCTRL_GROUP(VPI24),\n\tASPEED_PINCTRL_GROUP(VPO),\n\tASPEED_PINCTRL_GROUP(WDTRST1),\n\tASPEED_PINCTRL_GROUP(WDTRST2),\n};\n\nstatic const struct aspeed_pin_function aspeed_g5_functions[] = {\n\tASPEED_PINCTRL_FUNC(ACPI),\n\tASPEED_PINCTRL_FUNC(ADC0),\n\tASPEED_PINCTRL_FUNC(ADC1),\n\tASPEED_PINCTRL_FUNC(ADC10),\n\tASPEED_PINCTRL_FUNC(ADC11),\n\tASPEED_PINCTRL_FUNC(ADC12),\n\tASPEED_PINCTRL_FUNC(ADC13),\n\tASPEED_PINCTRL_FUNC(ADC14),\n\tASPEED_PINCTRL_FUNC(ADC15),\n\tASPEED_PINCTRL_FUNC(ADC2),\n\tASPEED_PINCTRL_FUNC(ADC3),\n\tASPEED_PINCTRL_FUNC(ADC4),\n\tASPEED_PINCTRL_FUNC(ADC5),\n\tASPEED_PINCTRL_FUNC(ADC6),\n\tASPEED_PINCTRL_FUNC(ADC7),\n\tASPEED_PINCTRL_FUNC(ADC8),\n\tASPEED_PINCTRL_FUNC(ADC9),\n\tASPEED_PINCTRL_FUNC(BMCINT),\n\tASPEED_PINCTRL_FUNC(DDCCLK),\n\tASPEED_PINCTRL_FUNC(DDCDAT),\n\tASPEED_PINCTRL_FUNC(ESPI),\n\tASPEED_PINCTRL_FUNC(FWSPICS1),\n\tASPEED_PINCTRL_FUNC(FWSPICS2),\n\tASPEED_PINCTRL_FUNC(GPID0),\n\tASPEED_PINCTRL_FUNC(GPID2),\n\tASPEED_PINCTRL_FUNC(GPID4),\n\tASPEED_PINCTRL_FUNC(GPID6),\n\tASPEED_PINCTRL_FUNC(GPIE0),\n\tASPEED_PINCTRL_FUNC(GPIE2),\n\tASPEED_PINCTRL_FUNC(GPIE4),\n\tASPEED_PINCTRL_FUNC(GPIE6),\n\tASPEED_PINCTRL_FUNC(I2C10),\n\tASPEED_PINCTRL_FUNC(I2C11),\n\tASPEED_PINCTRL_FUNC(I2C12),\n\tASPEED_PINCTRL_FUNC(I2C13),\n\tASPEED_PINCTRL_FUNC(I2C14),\n\tASPEED_PINCTRL_FUNC(I2C3),\n\tASPEED_PINCTRL_FUNC(I2C4),\n\tASPEED_PINCTRL_FUNC(I2C5),\n\tASPEED_PINCTRL_FUNC(I2C6),\n\tASPEED_PINCTRL_FUNC(I2C7),\n\tASPEED_PINCTRL_FUNC(I2C8),\n\tASPEED_PINCTRL_FUNC(I2C9),\n\tASPEED_PINCTRL_FUNC(LAD0),\n\tASPEED_PINCTRL_FUNC(LAD1),\n\tASPEED_PINCTRL_FUNC(LAD2),\n\tASPEED_PINCTRL_FUNC(LAD3),\n\tASPEED_PINCTRL_FUNC(LCLK),\n\tASPEED_PINCTRL_FUNC(LFRAME),\n\tASPEED_PINCTRL_FUNC(LPCHC),\n\tASPEED_PINCTRL_FUNC(LPCPD),\n\tASPEED_PINCTRL_FUNC(LPCPLUS),\n\tASPEED_PINCTRL_FUNC(LPCPME),\n\tASPEED_PINCTRL_FUNC(LPCRST),\n\tASPEED_PINCTRL_FUNC(LPCSMI),\n\tASPEED_PINCTRL_FUNC(LSIRQ),\n\tASPEED_PINCTRL_FUNC(MAC1LINK),\n\tASPEED_PINCTRL_FUNC(MAC2LINK),\n\tASPEED_PINCTRL_FUNC(MDIO1),\n\tASPEED_PINCTRL_FUNC(MDIO2),\n\tASPEED_PINCTRL_FUNC(NCTS1),\n\tASPEED_PINCTRL_FUNC(NCTS2),\n\tASPEED_PINCTRL_FUNC(NCTS3),\n\tASPEED_PINCTRL_FUNC(NCTS4),\n\tASPEED_PINCTRL_FUNC(NDCD1),\n\tASPEED_PINCTRL_FUNC(NDCD2),\n\tASPEED_PINCTRL_FUNC(NDCD3),\n\tASPEED_PINCTRL_FUNC(NDCD4),\n\tASPEED_PINCTRL_FUNC(NDSR1),\n\tASPEED_PINCTRL_FUNC(NDSR2),\n\tASPEED_PINCTRL_FUNC(NDSR3),\n\tASPEED_PINCTRL_FUNC(NDSR4),\n\tASPEED_PINCTRL_FUNC(NDTR1),\n\tASPEED_PINCTRL_FUNC(NDTR2),\n\tASPEED_PINCTRL_FUNC(NDTR3),\n\tASPEED_PINCTRL_FUNC(NDTR4),\n\tASPEED_PINCTRL_FUNC(NRI1),\n\tASPEED_PINCTRL_FUNC(NRI2),\n\tASPEED_PINCTRL_FUNC(NRI3),\n\tASPEED_PINCTRL_FUNC(NRI4),\n\tASPEED_PINCTRL_FUNC(NRTS1),\n\tASPEED_PINCTRL_FUNC(NRTS2),\n\tASPEED_PINCTRL_FUNC(NRTS3),\n\tASPEED_PINCTRL_FUNC(NRTS4),\n\tASPEED_PINCTRL_FUNC(OSCCLK),\n\tASPEED_PINCTRL_FUNC(PEWAKE),\n\tASPEED_PINCTRL_FUNC(PNOR),\n\tASPEED_PINCTRL_FUNC(PWM0),\n\tASPEED_PINCTRL_FUNC(PWM1),\n\tASPEED_PINCTRL_FUNC(PWM2),\n\tASPEED_PINCTRL_FUNC(PWM3),\n\tASPEED_PINCTRL_FUNC(PWM4),\n\tASPEED_PINCTRL_FUNC(PWM5),\n\tASPEED_PINCTRL_FUNC(PWM6),\n\tASPEED_PINCTRL_FUNC(PWM7),\n\tASPEED_PINCTRL_FUNC(RGMII1),\n\tASPEED_PINCTRL_FUNC(RGMII2),\n\tASPEED_PINCTRL_FUNC(RMII1),\n\tASPEED_PINCTRL_FUNC(RMII2),\n\tASPEED_PINCTRL_FUNC(RXD1),\n\tASPEED_PINCTRL_FUNC(RXD2),\n\tASPEED_PINCTRL_FUNC(RXD3),\n\tASPEED_PINCTRL_FUNC(RXD4),\n\tASPEED_PINCTRL_FUNC(SALT1),\n\tASPEED_PINCTRL_FUNC(SALT10),\n\tASPEED_PINCTRL_FUNC(SALT11),\n\tASPEED_PINCTRL_FUNC(SALT12),\n\tASPEED_PINCTRL_FUNC(SALT13),\n\tASPEED_PINCTRL_FUNC(SALT14),\n\tASPEED_PINCTRL_FUNC(SALT2),\n\tASPEED_PINCTRL_FUNC(SALT3),\n\tASPEED_PINCTRL_FUNC(SALT4),\n\tASPEED_PINCTRL_FUNC(SALT5),\n\tASPEED_PINCTRL_FUNC(SALT6),\n\tASPEED_PINCTRL_FUNC(SALT7),\n\tASPEED_PINCTRL_FUNC(SALT8),\n\tASPEED_PINCTRL_FUNC(SALT9),\n\tASPEED_PINCTRL_FUNC(SCL1),\n\tASPEED_PINCTRL_FUNC(SCL2),\n\tASPEED_PINCTRL_FUNC(SD1),\n\tASPEED_PINCTRL_FUNC(SD2),\n\tASPEED_PINCTRL_FUNC(SDA1),\n\tASPEED_PINCTRL_FUNC(SDA2),\n\tASPEED_PINCTRL_FUNC(SGPM),\n\tASPEED_PINCTRL_FUNC(SGPS1),\n\tASPEED_PINCTRL_FUNC(SGPS2),\n\tASPEED_PINCTRL_FUNC(SIOONCTRL),\n\tASPEED_PINCTRL_FUNC(SIOPBI),\n\tASPEED_PINCTRL_FUNC(SIOPBO),\n\tASPEED_PINCTRL_FUNC(SIOPWREQ),\n\tASPEED_PINCTRL_FUNC(SIOPWRGD),\n\tASPEED_PINCTRL_FUNC(SIOS3),\n\tASPEED_PINCTRL_FUNC(SIOS5),\n\tASPEED_PINCTRL_FUNC(SIOSCI),\n\tASPEED_PINCTRL_FUNC(SPI1),\n\tASPEED_PINCTRL_FUNC(SPI1CS1),\n\tASPEED_PINCTRL_FUNC(SPI1DEBUG),\n\tASPEED_PINCTRL_FUNC(SPI1PASSTHRU),\n\tASPEED_PINCTRL_FUNC(SPI2CK),\n\tASPEED_PINCTRL_FUNC(SPI2CS0),\n\tASPEED_PINCTRL_FUNC(SPI2CS1),\n\tASPEED_PINCTRL_FUNC(SPI2MISO),\n\tASPEED_PINCTRL_FUNC(SPI2MOSI),\n\tASPEED_PINCTRL_FUNC(TIMER3),\n\tASPEED_PINCTRL_FUNC(TIMER4),\n\tASPEED_PINCTRL_FUNC(TIMER5),\n\tASPEED_PINCTRL_FUNC(TIMER6),\n\tASPEED_PINCTRL_FUNC(TIMER7),\n\tASPEED_PINCTRL_FUNC(TIMER8),\n\tASPEED_PINCTRL_FUNC(TXD1),\n\tASPEED_PINCTRL_FUNC(TXD2),\n\tASPEED_PINCTRL_FUNC(TXD3),\n\tASPEED_PINCTRL_FUNC(TXD4),\n\tASPEED_PINCTRL_FUNC(UART6),\n\tASPEED_PINCTRL_FUNC(USB11BHID),\n\tASPEED_PINCTRL_FUNC(USB2AD),\n\tASPEED_PINCTRL_FUNC(USB2AH),\n\tASPEED_PINCTRL_FUNC(USB2BD),\n\tASPEED_PINCTRL_FUNC(USB2BH),\n\tASPEED_PINCTRL_FUNC(USBCKI),\n\tASPEED_PINCTRL_FUNC(VGABIOSROM),\n\tASPEED_PINCTRL_FUNC(VGAHS),\n\tASPEED_PINCTRL_FUNC(VGAVS),\n\tASPEED_PINCTRL_FUNC(VPI24),\n\tASPEED_PINCTRL_FUNC(VPO),\n\tASPEED_PINCTRL_FUNC(WDTRST1),\n\tASPEED_PINCTRL_FUNC(WDTRST2),\n};\n\nstatic struct aspeed_pin_config aspeed_g5_configs[] = {\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, B14, B13, SCU8C, 16),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   B14, B13, SCU8C, 16),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, A11, N20, SCU8C, 16),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   A11, N20, SCU8C, 16),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, K19, H20, SCU8C, 17),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   K19, H20, SCU8C, 17),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, AA19, E10, SCU8C, 17),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   AA19, E10, SCU8C, 17),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, C12, B11, SCU8C, 18),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   C12, B11, SCU8C, 18),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, V20, AA20, SCU8C, 18),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   V20, AA20, SCU8C, 18),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F19, C21, SCU8C, 19),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   F19, C21, SCU8C, 19),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, R22, P20, SCU8C, 19),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   R22, P20, SCU8C, 19),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, B20, B19, SCU8C, 20),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   B20, B19, SCU8C, 20),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, Y20, W21, SCU8C, 20),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   Y20, W21, SCU8C, 20),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, J19, H18, SCU8C, 21),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   J19, H18, SCU8C, 21),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, Y21, P19, SCU8C, 21),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   Y21, P19, SCU8C, 21),\n\n\t\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, A19, E14, SCU8C, 22),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   A19, E14, SCU8C, 22),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, N19, R20, SCU8C, 22),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   N19, R20, SCU8C, 22),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, A18,  D18, SCU8C, 23),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   A18,  D18, SCU8C, 23),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, G21,  G22, SCU8C, 23),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   G21,  G22, SCU8C, 23),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, C18, A15, SCU8C, 24),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   C18, A15, SCU8C, 24),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, R2,  T3,  SCU8C, 25),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   R2,  T3,  SCU8C, 25),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, L3,  R1,  SCU8C, 26),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   L3,  R1,  SCU8C, 26),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, T2,  W1,  SCU8C, 27),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   T2,  W1,  SCU8C, 27),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, Y1,  T5,  SCU8C, 28),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   Y1,  T5,  SCU8C, 28),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, V2,  T4,  SCU8C, 29),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   V2,  T4,  SCU8C, 29),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, U5,  W4,  SCU8C, 30),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   U5,  W4,  SCU8C, 30),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, V4,  V6,  SCU8C, 31),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   V4,  V6,  SCU8C, 31),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_DRIVE_STRENGTH, B5, B5, SCU90, 8),\n\tASPEED_SB_PINCONF(PIN_CONFIG_DRIVE_STRENGTH, E9, A5, SCU90, 9),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, B5, D7, SCU90, 12),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   B5, D7, SCU90, 12),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_DRIVE_STRENGTH, B2, B2, SCU90, 10),\n\tASPEED_SB_PINCONF(PIN_CONFIG_DRIVE_STRENGTH, B1, B3, SCU90, 11),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, B2, D4, SCU90, 14),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   B2, D4, SCU90, 14),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, B4, C4, SCU90, 13),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   B4, C4, SCU90, 13),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, C2, E6, SCU90, 15),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   C2, E6, SCU90, 15),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F4, F4, SCUA8, 4),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   F4, F4, SCUA8, 4),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F5, F5, SCUA8, 5),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   F5, F5, SCUA8, 5),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, E2, E2, SCUA8, 6),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   E2, E2, SCUA8, 6),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, E1, E1, SCUA8, 7),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   E1, E1, SCUA8, 7),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F3, F3, SCUA8, 8),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   F3, F3, SCUA8, 8),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, E3, E3, SCUA8, 9),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   E3, E3, SCUA8, 9),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, G5, G5, SCUA8, 10),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   G5, G5, SCUA8, 10),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, G4, G4, SCUA8, 11),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   G4, G4, SCUA8, 11),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F2, F2, SCUA8, 12),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   F2, F2, SCUA8, 12),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, G3, G3, SCUA8, 13),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   G3, G3, SCUA8, 13),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, G2, G2, SCUA8, 14),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   G2, G2, SCUA8, 14),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F1, F1, SCUA8, 15),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   F1, F1, SCUA8, 15),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, H5, H5, SCUA8, 16),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   H5, H5, SCUA8, 16),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, G1, G1, SCUA8, 17),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   G1, G1, SCUA8, 17),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, H3, H3, SCUA8, 18),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   H3, H3, SCUA8, 18),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, H4, H4, SCUA8, 19),\n\tASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE,   H4, H4, SCUA8, 19),\n\n\t \n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, F19, E21, SCUA8, 20),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, F20, D20, SCUA8, 21),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, D21, E20, SCUA8, 22),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, G18, C21, SCUA8, 23),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, B20, C20, SCUA8, 24),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, F18, F17, SCUA8, 25),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, E18, D19, SCUA8, 26),\n\tASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, A20, B19, SCUA8, 27),\n};\n\nstatic struct regmap *aspeed_g5_acquire_regmap(struct aspeed_pinmux_data *ctx,\n\t\t\t\t\t       int ip)\n{\n\tif (ip == ASPEED_IP_SCU) {\n\t\tWARN(!ctx->maps[ip], \"Missing SCU syscon!\");\n\t\treturn ctx->maps[ip];\n\t}\n\n\tif (ip >= ASPEED_NR_PINMUX_IPS)\n\t\treturn ERR_PTR(-EINVAL);\n\n\tif (likely(ctx->maps[ip]))\n\t\treturn ctx->maps[ip];\n\n\tif (ip == ASPEED_IP_GFX) {\n\t\tstruct device_node *node;\n\t\tstruct regmap *map;\n\n\t\tnode = of_parse_phandle(ctx->dev->of_node,\n\t\t\t\t\t\"aspeed,external-nodes\", 0);\n\t\tif (node) {\n\t\t\tmap = syscon_node_to_regmap(node);\n\t\t\tof_node_put(node);\n\t\t\tif (IS_ERR(map))\n\t\t\t\treturn map;\n\t\t} else\n\t\t\treturn ERR_PTR(-ENODEV);\n\n\t\tctx->maps[ASPEED_IP_GFX] = map;\n\t\tdev_dbg(ctx->dev, \"Acquired GFX regmap\");\n\t\treturn map;\n\t}\n\n\tif (ip == ASPEED_IP_LPC) {\n\t\tstruct device_node *np;\n\t\tstruct regmap *map;\n\n\t\tnp = of_parse_phandle(ctx->dev->of_node,\n\t\t\t\t\t\"aspeed,external-nodes\", 1);\n\t\tif (np) {\n\t\t\tif (!of_device_is_compatible(np->parent, \"aspeed,ast2400-lpc-v2\") &&\n\t\t\t    !of_device_is_compatible(np->parent, \"aspeed,ast2500-lpc-v2\") &&\n\t\t\t    !of_device_is_compatible(np->parent, \"aspeed,ast2600-lpc-v2\"))\n\t\t\t\treturn ERR_PTR(-ENODEV);\n\n\t\t\tmap = syscon_node_to_regmap(np->parent);\n\t\t\tof_node_put(np);\n\t\t\tif (IS_ERR(map))\n\t\t\t\treturn map;\n\t\t} else\n\t\t\treturn ERR_PTR(-ENODEV);\n\n\t\tctx->maps[ASPEED_IP_LPC] = map;\n\t\tdev_dbg(ctx->dev, \"Acquired LPC regmap\");\n\t\treturn map;\n\t}\n\n\treturn ERR_PTR(-EINVAL);\n}\n\nstatic int aspeed_g5_sig_expr_eval(struct aspeed_pinmux_data *ctx,\n\t\t\t\t   const struct aspeed_sig_expr *expr,\n\t\t\t\t   bool enabled)\n{\n\tint ret;\n\tint i;\n\n\tfor (i = 0; i < expr->ndescs; i++) {\n\t\tconst struct aspeed_sig_desc *desc = &expr->descs[i];\n\t\tstruct regmap *map;\n\n\t\tmap = aspeed_g5_acquire_regmap(ctx, desc->ip);\n\t\tif (IS_ERR(map)) {\n\t\t\tdev_err(ctx->dev,\n\t\t\t\t\"Failed to acquire regmap for IP block %d\\n\",\n\t\t\t\tdesc->ip);\n\t\t\treturn PTR_ERR(map);\n\t\t}\n\n\t\tret = aspeed_sig_desc_eval(desc, enabled, ctx->maps[desc->ip]);\n\t\tif (ret <= 0)\n\t\t\treturn ret;\n\t}\n\n\treturn 1;\n}\n\n \nstatic int aspeed_g5_sig_expr_set(struct aspeed_pinmux_data *ctx,\n\t\t\t\t  const struct aspeed_sig_expr *expr,\n\t\t\t\t  bool enable)\n{\n\tint ret;\n\tint i;\n\n\tfor (i = 0; i < expr->ndescs; i++) {\n\t\tconst struct aspeed_sig_desc *desc = &expr->descs[i];\n\t\tu32 pattern = enable ? desc->enable : desc->disable;\n\t\tu32 val = (pattern << __ffs(desc->mask));\n\t\tstruct regmap *map;\n\n\t\tmap = aspeed_g5_acquire_regmap(ctx, desc->ip);\n\t\tif (IS_ERR(map)) {\n\t\t\tdev_err(ctx->dev,\n\t\t\t\t\"Failed to acquire regmap for IP block %d\\n\",\n\t\t\t\tdesc->ip);\n\t\t\treturn PTR_ERR(map);\n\t\t}\n\n\t\t \n\t\tif (desc->ip == ASPEED_IP_SCU && desc->reg == HW_STRAP1 &&\n\t\t    !(desc->mask & (BIT(21) | BIT(22))))\n\t\t\tcontinue;\n\n\t\tif (desc->ip == ASPEED_IP_SCU && desc->reg == HW_STRAP2)\n\t\t\tcontinue;\n\n\t\t \n\t\tif (desc->ip == ASPEED_IP_SCU && desc->reg == HW_STRAP1) {\n\t\t\tu32 value = ~val & desc->mask;\n\n\t\t\tif (value) {\n\t\t\t\tret = regmap_write(ctx->maps[desc->ip],\n\t\t\t\t\t\t   HW_REVISION_ID, value);\n\t\t\t\tif (ret < 0)\n\t\t\t\t\treturn ret;\n\t\t\t}\n\t\t}\n\n\t\tret = regmap_update_bits(ctx->maps[desc->ip], desc->reg,\n\t\t\t\t\t desc->mask, val);\n\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tret = aspeed_sig_expr_eval(ctx, expr, enable);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (!ret)\n\t\treturn -EPERM;\n\n\treturn 0;\n}\n\nstatic const struct aspeed_pin_config_map aspeed_g5_pin_config_map[] = {\n\t{ PIN_CONFIG_BIAS_PULL_DOWN,  0, 1, BIT_MASK(0)},\n\t{ PIN_CONFIG_BIAS_PULL_DOWN, -1, 0, BIT_MASK(0)},\n\t{ PIN_CONFIG_BIAS_DISABLE,   -1, 1, BIT_MASK(0)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH,  8, 0, BIT_MASK(0)},\n\t{ PIN_CONFIG_DRIVE_STRENGTH, 16, 1, BIT_MASK(0)},\n};\n\nstatic const struct aspeed_pinmux_ops aspeed_g5_ops = {\n\t.eval = aspeed_g5_sig_expr_eval,\n\t.set = aspeed_g5_sig_expr_set,\n};\n\nstatic struct aspeed_pinctrl_data aspeed_g5_pinctrl_data = {\n\t.pins = aspeed_g5_pins,\n\t.npins = ARRAY_SIZE(aspeed_g5_pins),\n\t.pinmux = {\n\t\t.ops = &aspeed_g5_ops,\n\t\t.groups = aspeed_g5_groups,\n\t\t.ngroups = ARRAY_SIZE(aspeed_g5_groups),\n\t\t.functions = aspeed_g5_functions,\n\t\t.nfunctions = ARRAY_SIZE(aspeed_g5_functions),\n\t},\n\t.configs = aspeed_g5_configs,\n\t.nconfigs = ARRAY_SIZE(aspeed_g5_configs),\n\t.confmaps = aspeed_g5_pin_config_map,\n\t.nconfmaps = ARRAY_SIZE(aspeed_g5_pin_config_map),\n};\n\nstatic const struct pinmux_ops aspeed_g5_pinmux_ops = {\n\t.get_functions_count = aspeed_pinmux_get_fn_count,\n\t.get_function_name = aspeed_pinmux_get_fn_name,\n\t.get_function_groups = aspeed_pinmux_get_fn_groups,\n\t.set_mux = aspeed_pinmux_set_mux,\n\t.gpio_request_enable = aspeed_gpio_request_enable,\n\t.strict = true,\n};\n\nstatic const struct pinctrl_ops aspeed_g5_pinctrl_ops = {\n\t.get_groups_count = aspeed_pinctrl_get_groups_count,\n\t.get_group_name = aspeed_pinctrl_get_group_name,\n\t.get_group_pins = aspeed_pinctrl_get_group_pins,\n\t.pin_dbg_show = aspeed_pinctrl_pin_dbg_show,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_all,\n\t.dt_free_map = pinctrl_utils_free_map,\n};\n\nstatic const struct pinconf_ops aspeed_g5_conf_ops = {\n\t.is_generic = true,\n\t.pin_config_get = aspeed_pin_config_get,\n\t.pin_config_set = aspeed_pin_config_set,\n\t.pin_config_group_get = aspeed_pin_config_group_get,\n\t.pin_config_group_set = aspeed_pin_config_group_set,\n};\n\nstatic struct pinctrl_desc aspeed_g5_pinctrl_desc = {\n\t.name = \"aspeed-g5-pinctrl\",\n\t.pins = aspeed_g5_pins,\n\t.npins = ARRAY_SIZE(aspeed_g5_pins),\n\t.pctlops = &aspeed_g5_pinctrl_ops,\n\t.pmxops = &aspeed_g5_pinmux_ops,\n\t.confops = &aspeed_g5_conf_ops,\n};\n\nstatic int aspeed_g5_pinctrl_probe(struct platform_device *pdev)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(aspeed_g5_pins); i++)\n\t\taspeed_g5_pins[i].number = i;\n\n\taspeed_g5_pinctrl_data.pinmux.dev = &pdev->dev;\n\n\treturn aspeed_pinctrl_probe(pdev, &aspeed_g5_pinctrl_desc,\n\t\t\t&aspeed_g5_pinctrl_data);\n}\n\nstatic const struct of_device_id aspeed_g5_pinctrl_of_match[] = {\n\t{ .compatible = \"aspeed,ast2500-pinctrl\", },\n\t \n\t{ .compatible = \"aspeed,g5-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver aspeed_g5_pinctrl_driver = {\n\t.probe = aspeed_g5_pinctrl_probe,\n\t.driver = {\n\t\t.name = \"aspeed-g5-pinctrl\",\n\t\t.of_match_table = aspeed_g5_pinctrl_of_match,\n\t},\n};\n\nstatic int aspeed_g5_pinctrl_init(void)\n{\n\treturn platform_driver_register(&aspeed_g5_pinctrl_driver);\n}\n\narch_initcall(aspeed_g5_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}