Analysis & Synthesis report for lab8
Sat Apr 28 16:43:26 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
 20. Parameter Settings for User Entity Instance: Frame_control:collision
 21. Parameter Settings for User Entity Instance: player1:p1
 22. Parameter Settings for User Entity Instance: player2:p2
 23. Parameter Settings for Inferred Entity Instance: frameROM:rom|altsyncram:stick_figure_rtl_0
 24. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult21
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "HexDriver:hex_inst_4"
 29. Port Connectivity Checks: "HexDriver:hex_inst_1"
 30. Port Connectivity Checks: "HexDriver:hex_inst_0"
 31. Port Connectivity Checks: "Frame_control:collision"
 32. Port Connectivity Checks: "color_mapper:color_instance"
 33. Port Connectivity Checks: "keyboard:keyB|reg_11:reg_A"
 34. Port Connectivity Checks: "keyboard:keyB|reg_11:reg_B"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 28 16:43:25 2018      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; lab8                                       ;
; Top-level Entity Name              ; lab8                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,746                                      ;
;     Total combinational functions  ; 2,715                                      ;
;     Dedicated logic registers      ; 240                                        ;
; Total registers                    ; 240                                        ;
; Total pins                         ; 142                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,814,400                                  ;
; Embedded Multiplier 9-bit elements ; 2                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab8               ; lab8               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ram.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/ram.sv                                 ;         ;
; Ps2/keyboard.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/Ps2/keyboard.sv                        ;         ;
; Ps2/Dreg.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/Ps2/Dreg.sv                            ;         ;
; Ps2/11_reg.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/Ps2/11_reg.sv                          ;         ;
; VGA_controller.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/VGA_controller.sv                      ;         ;
; lab8.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sv                                ;         ;
; HexDriver.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/HexDriver.sv                           ;         ;
; Color_Mapper.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/Color_Mapper.sv                        ;         ;
; vga_clk.v                              ; yes             ; User Wizard-Generated File                            ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/vga_clk.v                              ;         ;
; Frame_control.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/Frame_control.sv                       ;         ;
; player1.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/player1.sv                             ;         ;
; player2.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/player2.sv                             ;         ;
; KeyPress.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/KeyPress.sv                            ;         ;
; sprites/stick_figure_sprite.txt        ; yes             ; Auto-Found File                                       ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/sprites/stick_figure_sprite.txt        ;         ;
; altpll.tdf                             ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; aglobal150.inc                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                          ;         ;
; stratix_pll.inc                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/vga_clk_altpll.v                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/db/vga_clk_altpll.v                    ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_aoo1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/db/altsyncram_aoo1.tdf                 ;         ;
; db/lab8.ram0_framerom_6483c0a0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/db/lab8.ram0_framerom_6483c0a0.hdl.mif ;         ;
; db/decode_5ua.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/db/decode_5ua.tdf                      ;         ;
; db/decode_u9a.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/db/decode_u9a.tdf                      ;         ;
; db/mux_3qb.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/db/mux_3qb.tdf                         ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                            ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;         ;
; multcore.inc                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                            ;         ;
; bypassff.inc                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                            ;         ;
; altshift.inc                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                            ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,746          ;
;                                             ;                ;
; Total combinational functions               ; 2715           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1201           ;
;     -- 3 input functions                    ; 419            ;
;     -- <=2 input functions                  ; 1095           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1516           ;
;     -- arithmetic mode                      ; 1199           ;
;                                             ;                ;
; Total registers                             ; 240            ;
;     -- Dedicated logic registers            ; 240            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 142            ;
; Total memory bits                           ; 1814400        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 438            ;
; Total fan-out                               ; 15931          ;
; Average fan-out                             ; 4.53           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |lab8                                       ; 2715 (1)          ; 240 (1)      ; 1814400     ; 2            ; 0       ; 1         ; 142  ; 0            ; |lab8                                                                                                    ; work         ;
;    |Frame_control:collision|                ; 206 (206)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Frame_control:collision                                                                            ; work         ;
;    |HexDriver:hex_inst_2|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_2                                                                               ; work         ;
;    |HexDriver:hex_inst_3|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_3                                                                               ; work         ;
;    |HexDriver:hex_inst_5|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_5                                                                               ; work         ;
;    |HexDriver:hex_inst_6|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_6                                                                               ; work         ;
;    |KeyPress:keykey|                        ; 14 (14)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|KeyPress:keykey                                                                                    ; work         ;
;    |VGA_controller:vga_controller_instance| ; 60 (60)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|VGA_controller:vga_controller_instance                                                             ; work         ;
;    |color_mapper:color_instance|            ; 1565 (1565)       ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|color_mapper:color_instance                                                                        ; work         ;
;       |lpm_mult:Mult21|                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|color_mapper:color_instance|lpm_mult:Mult21                                                        ; work         ;
;    |frameROM:rom|                           ; 343 (0)           ; 8 (0)        ; 1814400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom                                                                                       ; work         ;
;       |altsyncram:stick_figure_rtl_0|       ; 343 (0)           ; 8 (0)        ; 1814400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom|altsyncram:stick_figure_rtl_0                                                         ; work         ;
;          |altsyncram_aoo1:auto_generated|   ; 343 (0)           ; 8 (8)        ; 1814400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated                          ; work         ;
;             |decode_u9a:rden_decode_a|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated|decode_u9a:rden_decode_a ; work         ;
;             |decode_u9a:rden_decode_b|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated|decode_u9a:rden_decode_b ; work         ;
;             |mux_3qb:mux4|                  ; 159 (159)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated|mux_3qb:mux4             ; work         ;
;             |mux_3qb:mux5|                  ; 164 (164)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated|mux_3qb:mux5             ; work         ;
;    |keyboard:keyB|                          ; 44 (44)           ; 55 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|keyboard:keyB                                                                                      ; work         ;
;       |Dreg:Dreg_instance1|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|keyboard:keyB|Dreg:Dreg_instance1                                                                  ; work         ;
;       |Dreg:Dreg_instance2|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|keyboard:keyB|Dreg:Dreg_instance2                                                                  ; work         ;
;       |reg_11:reg_A|                        ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|keyboard:keyB|reg_11:reg_A                                                                         ; work         ;
;       |reg_11:reg_B|                        ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|keyboard:keyB|reg_11:reg_B                                                                         ; work         ;
;    |player1:p1|                             ; 237 (237)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|player1:p1                                                                                         ; work         ;
;    |player2:p2|                             ; 217 (217)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|player2:p2                                                                                         ; work         ;
;    |vga_clk:vga_clk_instance|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance                                                                           ; work         ;
;       |altpll:altpll_component|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component                                                   ; work         ;
;          |vga_clk_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                     ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; Name                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                    ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 75600        ; 24           ; 75600        ; 24           ; 1814400 ; db/lab8.ram0_frameROM_6483c0a0.hdl.mif ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |lab8|vga_clk:vga_clk_instance ; vga_clk.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; keyboard:keyB|en                        ; Stuck at VCC due to stuck port data_in       ;
; player2:p2|direction2[0]                ; Merged with player2:p2|dir[0]                ;
; player2:p2|dir[1..9]                    ; Merged with player2:p2|direction2[9]         ;
; player2:p2|act[5..9]                    ; Merged with player2:p2|act[4]                ;
; player2:p2|py_mot[2]                    ; Merged with player2:p2|py_mot[0]             ;
; player2:p2|py_mot[3,5,7..9]             ; Merged with player2:p2|py_mot[1]             ;
; player2:p2|py_mot[6]                    ; Merged with player2:p2|py_mot[4]             ;
; player2:p2|px_mot[3..9]                 ; Merged with player2:p2|px_mot[1]             ;
; player1:p1|frame_clk_delayed            ; Merged with player2:p2|frame_clk_delayed     ;
; player1:p1|direction1[0]                ; Merged with player1:p1|dir[0]                ;
; player1:p1|dir[1..9]                    ; Merged with player1:p1|direction1[4]         ;
; player1:p1|act[5..9]                    ; Merged with player1:p1|act[4]                ;
; player1:p1|py_mot[2]                    ; Merged with player1:p1|py_mot[0]             ;
; player1:p1|py_mot[3..9]                 ; Merged with player1:p1|py_mot[1]             ;
; player1:p1|px_mot[6..9]                 ; Merged with player1:p1|px_mot[1]             ;
; player1:p1|px_mot[4,5]                  ; Merged with player1:p1|px_mot[3]             ;
; player2:p2|py_mot[4]                    ; Merged with player2:p2|py_mot[1]             ;
; player1:p1|px_mot[3]                    ; Merged with player1:p1|px_mot[1]             ;
; player1:p1|action1[5..9]                ; Merged with player1:p1|action1[4]            ;
; player1:p1|direction1[2..9]             ; Merged with player1:p1|direction1[1]         ;
; player2:p2|direction2[2..9]             ; Merged with player2:p2|direction2[1]         ;
; player2:p2|action2[5..9]                ; Merged with player2:p2|action2[4]            ;
; player2:p2|py_pos[9]                    ; Merged with player1:p1|py_pos[9]             ;
; player2:p2|py_pos[8]                    ; Merged with player1:p1|py_pos[8]             ;
; player2:p2|py_pos[7]                    ; Merged with player1:p1|py_pos[7]             ;
; player2:p2|py_pos[6]                    ; Merged with player1:p1|py_pos[6]             ;
; player2:p2|py_pos[5]                    ; Merged with player1:p1|py_pos[5]             ;
; player2:p2|py_pos[4]                    ; Merged with player1:p1|py_pos[4]             ;
; player2:p2|py_pos[3]                    ; Merged with player1:p1|py_pos[3]             ;
; player2:p2|py_pos[2]                    ; Merged with player1:p1|py_pos[2]             ;
; player2:p2|py_pos[1]                    ; Merged with player1:p1|py_pos[1]             ;
; player2:p2|py_pos[0]                    ; Merged with player1:p1|py_pos[0]             ;
; player2:p2|frame_clk_rising_edge        ; Merged with player1:p1|frame_clk_rising_edge ;
; player2:p2|py_mot[1]                    ; Merged with player1:p1|py_mot[1]             ;
; player2:p2|py_mot[0]                    ; Merged with player1:p1|py_mot[0]             ;
; player2:p2|p2y[9]                       ; Merged with player1:p1|p1y[9]                ;
; player2:p2|p2y[8]                       ; Merged with player1:p1|p1y[8]                ;
; player2:p2|p2y[7]                       ; Merged with player1:p1|p1y[7]                ;
; player2:p2|p2y[6]                       ; Merged with player1:p1|p1y[6]                ;
; player2:p2|p2y[5]                       ; Merged with player1:p1|p1y[5]                ;
; player2:p2|p2y[4]                       ; Merged with player1:p1|p1y[4]                ;
; player2:p2|p2y[3]                       ; Merged with player1:p1|p1y[3]                ;
; player2:p2|p2y[2]                       ; Merged with player1:p1|p1y[2]                ;
; player2:p2|p2y[1]                       ; Merged with player1:p1|p1y[1]                ;
; player2:p2|p2y[0]                       ; Merged with player1:p1|p1y[0]                ;
; player2:p2|direction2[1]                ; Stuck at GND due to stuck port data_in       ;
; player1:p1|direction1[1]                ; Stuck at GND due to stuck port data_in       ;
; player1:p1|py_mot[1]                    ; Stuck at GND due to stuck port data_in       ;
; player1:p1|act[4]                       ; Stuck at GND due to stuck port data_in       ;
; player2:p2|act[4]                       ; Stuck at GND due to stuck port data_in       ;
; player1:p1|action1[4]                   ; Stuck at GND due to stuck port data_in       ;
; player2:p2|action2[4]                   ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 118 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                            ;
+-------------------+---------------------------+----------------------------------------+
; Register name     ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------+---------------------------+----------------------------------------+
; player1:p1|act[4] ; Stuck at GND              ; player1:p1|action1[4]                  ;
;                   ; due to stuck port data_in ;                                        ;
; player2:p2|act[4] ; Stuck at GND              ; player2:p2|action2[4]                  ;
;                   ; due to stuck port data_in ;                                        ;
+-------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 240   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 110   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; keyboard:keyB|enable                   ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                           ;
+-------------------------------+---------------------------------+------+
; Register Name                 ; Megafunction                    ; Type ;
+-------------------------------+---------------------------------+------+
; frameROM:rom|data_Out1[0..23] ; frameROM:rom|stick_figure_rtl_0 ; RAM  ;
; frameROM:rom|data_Out2[0..23] ; frameROM:rom|stick_figure_rtl_0 ; RAM  ;
+-------------------------------+---------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|VGA_controller:vga_controller_instance|h_counter[1]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab8|keyboard:keyB|Count[0]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab8|keyboard:keyB|Data[6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |lab8|keyboard:keyB|Typematic_Keycode[7]                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |lab8|player1:p1|px_mot[1]                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |lab8|player2:p2|px_mot[1]                                   ;
; 29:1               ; 10 bits   ; 190 LEs       ; 10 LEs               ; 180 LEs                ; Yes        ; |lab8|player1:p1|counter[1]                                  ;
; 29:1               ; 10 bits   ; 190 LEs       ; 10 LEs               ; 180 LEs                ; Yes        ; |lab8|player2:p2|counter[1]                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|VGA_controller:vga_controller_instance|v_counter_in[4] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab8|player2:p2|health_in[4]                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab8|player1:p1|health_in[1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab8|color_mapper:color_instance|read_address1[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab8|color_mapper:color_instance|read_address2[0]           ;
; 29:1               ; 12 bits   ; 228 LEs       ; 216 LEs              ; 12 LEs                 ; No         ; |lab8|color_mapper:color_instance|read_address1[6]           ;
; 29:1               ; 12 bits   ; 228 LEs       ; 216 LEs              ; 12 LEs                 ; No         ; |lab8|color_mapper:color_instance|read_address2[14]          ;
; 28:1               ; 5 bits    ; 90 LEs        ; 50 LEs               ; 40 LEs                 ; No         ; |lab8|player1:p1|act_in[3]                                   ;
; 28:1               ; 5 bits    ; 90 LEs        ; 50 LEs               ; 40 LEs                 ; No         ; |lab8|player2:p2|act_in[4]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for frameROM:rom|altsyncram:stick_figure_rtl_0|altsyncram_aoo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Frame_control:collision ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; pw             ; 0000111100 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: player1:p1 ;
+----------------+------------+---------------------------+
; Parameter Name ; Value      ; Type                      ;
+----------------+------------+---------------------------+
; px_center      ; 0100011000 ; Unsigned Binary           ;
; py_center      ; 0110010000 ; Unsigned Binary           ;
; px_min         ; 0000000001 ; Unsigned Binary           ;
; px_max         ; 1001111111 ; Unsigned Binary           ;
; py_min         ; 0000000001 ; Unsigned Binary           ;
; py_max         ; 0111011111 ; Unsigned Binary           ;
; px_step        ; 0000000101 ; Unsigned Binary           ;
; py_step        ; 0000000101 ; Unsigned Binary           ;
; Player_Width   ; 0000111100 ; Unsigned Binary           ;
; Player_Height  ; 0001000110 ; Unsigned Binary           ;
+----------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: player2:p2 ;
+----------------+------------+---------------------------+
; Parameter Name ; Value      ; Type                      ;
+----------------+------------+---------------------------+
; px_center      ; 0101000000 ; Unsigned Binary           ;
; py_center      ; 0110010000 ; Unsigned Binary           ;
; px_min         ; 0000000001 ; Unsigned Binary           ;
; px_max         ; 1001111111 ; Unsigned Binary           ;
; py_min         ; 0000000001 ; Unsigned Binary           ;
; py_max         ; 0111011111 ; Unsigned Binary           ;
; px_step        ; 0000000101 ; Unsigned Binary           ;
; py_step        ; 0000000101 ; Unsigned Binary           ;
; Player_Width   ; 0000111100 ; Unsigned Binary           ;
; Player_Height  ; 0001000110 ; Unsigned Binary           ;
+----------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frameROM:rom|altsyncram:stick_figure_rtl_0  ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 24                                     ; Untyped        ;
; WIDTHAD_A                          ; 17                                     ; Untyped        ;
; NUMWORDS_A                         ; 75600                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 24                                     ; Untyped        ;
; WIDTHAD_B                          ; 17                                     ; Untyped        ;
; NUMWORDS_B                         ; 75600                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/lab8.ram0_frameROM_6483c0a0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_aoo1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult21 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 17           ; Untyped                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                      ;
; LPM_WIDTHP                                     ; 27           ; Untyped                      ;
; LPM_WIDTHR                                     ; 27           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_pgt     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; frameROM:rom|altsyncram:stick_figure_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 24                                         ;
;     -- NUMWORDS_A                         ; 75600                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 24                                         ;
;     -- NUMWORDS_B                         ; 75600                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 1                                           ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult21 ;
;     -- LPM_WIDTHA                     ; 17                                          ;
;     -- LPM_WIDTHB                     ; 10                                          ;
;     -- LPM_WIDTHP                     ; 27                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_inst_4"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_inst_1"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_inst_0"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Frame_control:collision"                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; health1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; health2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; p1_w[5..2] ; Input ; Info     ; Stuck at VCC            ;
; p1_w[9..6] ; Input ; Info     ; Stuck at GND            ;
; p1_w[1..0] ; Input ; Info     ; Stuck at GND            ;
; p1_h[2..1] ; Input ; Info     ; Stuck at VCC            ;
; p1_h[9..7] ; Input ; Info     ; Stuck at GND            ;
; p1_h[5..3] ; Input ; Info     ; Stuck at GND            ;
; p1_h[6]    ; Input ; Info     ; Stuck at VCC            ;
; p1_h[0]    ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyB|reg_11:reg_A"                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Load           ; Input  ; Info     ; Stuck at GND                                                                        ;
; D              ; Input  ; Info     ; Stuck at GND                                                                        ;
; Shift_Out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyB|reg_11:reg_B"                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Load           ; Input  ; Info     ; Stuck at GND                                                                        ;
; D              ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data_Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 142                         ;
; cycloneiii_ff         ; 240                         ;
;     CLR               ; 31                          ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 26                          ;
;     SCLR              ; 4                           ;
;     plain             ; 95                          ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 2722                        ;
;     arith             ; 1199                        ;
;         2 data inputs ; 923                         ;
;         3 data inputs ; 276                         ;
;     normal            ; 1523                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 86                          ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 1201                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 13.60                       ;
; Average LUT depth     ; 8.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Apr 28 16:43:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 4 design units, including 4 entities, in source file muxes.sv
    Info (12023): Found entity 1: mux2
    Info (12023): Found entity 2: mux4
    Info (12023): Found entity 3: REG
    Info (12023): Found entity 4: mux16
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: frameROM
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.sv
    Info (12023): Found entity 1: keyboard
Info (12021): Found 1 design units, including 1 entities, in source file ps2/dreg.sv
    Info (12023): Found entity 1: Dreg
Info (12021): Found 1 design units, including 1 entities, in source file ps2/11_reg.sv
    Info (12023): Found entity 1: reg_11
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk
Info (12021): Found 1 design units, including 1 entities, in source file frame_control.sv
    Info (12023): Found entity 1: Frame_control
Info (12021): Found 1 design units, including 1 entities, in source file player1.sv
    Info (12023): Found entity 1: player1
Info (12021): Found 1 design units, including 1 entities, in source file player2.sv
    Info (12023): Found entity 1: player2
Info (12021): Found 1 design units, including 1 entities, in source file keypress.sv
    Info (12023): Found entity 1: KeyPress
Info (12127): Elaborating entity "lab8" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at lab8.sv(39) has no driver
Warning (10034): Output port "DRAM_BA" at lab8.sv(41) has no driver
Warning (10034): Output port "DRAM_DQM" at lab8.sv(42) has no driver
Warning (10034): Output port "DRAM_RAS_N" at lab8.sv(43) has no driver
Warning (10034): Output port "DRAM_CAS_N" at lab8.sv(44) has no driver
Warning (10034): Output port "DRAM_CKE" at lab8.sv(45) has no driver
Warning (10034): Output port "DRAM_WE_N" at lab8.sv(46) has no driver
Warning (10034): Output port "DRAM_CS_N" at lab8.sv(47) has no driver
Warning (10034): Output port "DRAM_CLK" at lab8.sv(48) has no driver
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyB"
Info (12128): Elaborating entity "Dreg" for hierarchy "keyboard:keyB|Dreg:Dreg_instance1"
Info (12128): Elaborating entity "reg_11" for hierarchy "keyboard:keyB|reg_11:reg_B"
Info (12128): Elaborating entity "KeyPress" for hierarchy "KeyPress:keykey"
Warning (10034): Output port "keypress[7]" at KeyPress.sv(5) has no driver
Warning (10034): Output port "keypress[3]" at KeyPress.sv(5) has no driver
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance"
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance"
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(87): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(91): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(99): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(103): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(111): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(115): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(123): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(127): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(135): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(139): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(147): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(151): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(159): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(163): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(171): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(175): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(187): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(195): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(199): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(207): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(211): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(275): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(279): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(287): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(291): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(299): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(303): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(311): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(315): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(323): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(327): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(335): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(339): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(347): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(351): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(359): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(363): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(371): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(375): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(383): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(387): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(395): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(399): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "Frame_control" for hierarchy "Frame_control:collision"
Info (12128): Elaborating entity "player1" for hierarchy "player1:p1"
Info (12128): Elaborating entity "player2" for hierarchy "player2:p2"
Info (12128): Elaborating entity "frameROM" for hierarchy "frameROM:rom"
Warning (10030): Net "stick_figure.data_a" at ram.sv(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "stick_figure.waddr_a" at ram.sv(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "stick_figure.we_a" at ram.sv(17) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "frameROM:rom|stick_figure_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_A set to 75600
        Info (286033): Parameter NUMWORDS_B set to 75600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_frameROM_6483c0a0.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult21"
Info (12130): Elaborated megafunction instantiation "frameROM:rom|altsyncram:stick_figure_rtl_0"
Info (12133): Instantiated megafunction "frameROM:rom|altsyncram:stick_figure_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "75600"
    Info (12134): Parameter "NUMWORDS_B" = "75600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_frameROM_6483c0a0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoo1.tdf
    Info (12023): Found entity 1: altsyncram_aoo1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3qb.tdf
    Info (12023): Found entity 1: mux_3qb
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult21"
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult21" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3165 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 103 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2780 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 778 megabytes
    Info: Processing ended: Sat Apr 28 16:43:26 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.map.smsg.


