{
  "design": {
    "design_info": {
      "boundary_crc": "0x7B11C67EC8E2F78D",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "rst_ps7_0_100M": "",
      "axi_gpio_0": "",
      "fftHierarchy": {
        "myAddrPerm_0": "",
        "axiWordSplitter_0": "",
        "fft1024_wide_large2a_0": "",
        "axiPipeRW_1": ""
      },
      "mipmapHierarchy": {
        "axiBurstTransposer_0": "",
        "axiTransposer_0": "",
        "axiWordSplitter_0": "",
        "axiTransposer_1": "",
        "myAddrPerm_0": "",
        "sdr5_mipmap_0": "",
        "axiPipeRW_0": ""
      },
      "pipeHierarchy": {
        "axiTransposer_0": "",
        "axiBurstTransposer_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "cdcsync2_0": "",
        "cdcsync2_1": "",
        "dcfifo2Wrapper_0": "",
        "dcfifo2Wrapper_1": "",
        "dcfifo2Wrapper_2": "",
        "axiPipeRW_0": ""
      },
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "clockgating_0": "",
      "clockgating_1": "",
      "xlconcat_0": "",
      "channelizerHier": {
        "dcfifoWrapper_tlast_0": "",
        "dcfifoWrapper_tlast_1": "",
        "fmChannelizer_0": "",
        "axiPipeRW_0": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "streamIn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_streamClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "channelizerIn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_streamClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "3"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "streamOut": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_streamClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "H2FCLK0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clockgating_1_0_clkOutGated",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12345",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "EMIO_GPIO_O": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "EMIO_GPIO_I": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "EMIO_GPIO_T": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "streamClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "streamOut:streamIn:channelizerIn:streamOut"
          },
          "CLK_DOMAIN": {
            "value": "design_1_streamClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "axiPipeClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_axiPipeClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "201000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "channelizerClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_channelizerClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "channelizerClk_unbuffered": {
        "direction": "I"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "0"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "0"
          },
          "PCW_EN_RST0_PORT": {
            "value": "0"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "FALSE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "FALSE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#USB Reset#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#reset#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.242"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.261"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.266"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.269"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.232"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.192"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.190"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.167"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "921600"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.259"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.261"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.258"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.254"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "47"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "47"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "47"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "47"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "9"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "16"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "13"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.193"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.177"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.189"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.197"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "16"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "17"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "12"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1600G"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "36"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "35"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "48"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 20"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "1"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "1"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_200M_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0"
      },
      "fftHierarchy": {
        "interface_ports": {
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mm": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ctrl_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "fftClk": {
            "type": "clk",
            "direction": "I"
          },
          "fftClk_unbuffered": {
            "direction": "I"
          },
          "irqOut": {
            "direction": "O"
          }
        },
        "components": {
          "myAddrPerm_0": {
            "vlnv": "xilinx.com:module_ref:myAddrPerm:1.0",
            "xci_name": "design_1_myAddrPerm_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "myAddrPerm",
              "boundary_crc": "0x0"
            },
            "ports": {
              "readAddrIn": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "readAddrFlags": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "readAddrOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axiWordSplitter_0": {
            "vlnv": "xilinx.com:module_ref:axiWordSplitter:1.0",
            "xci_name": "design_1_axiWordSplitter_0_1",
            "parameters": {
              "enableFlagNum": {
                "value": "5"
              },
              "tuserWidth": {
                "value": "7"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiWordSplitter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              }
            }
          },
          "fft1024_wide_large2a_0": {
            "vlnv": "xilinx.com:module_ref:fft1024_wide_large2axi:1.0",
            "xci_name": "design_1_fft1024_wide_large2a_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fft1024_wide_large2axi",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout:inFlags:outFlags",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "aclk_unbuffered": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "axiPipeRW_1": {
            "vlnv": "xilinx.com:module_ref:axiPipeRW:1.0",
            "xci_name": "design_1_axiPipeRW_0_1",
            "parameters": {
              "customReadAddrPermutation": {
                "value": "true"
              },
              "customWriteAddrPermutation": {
                "value": "false"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiPipeRW",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "inp": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "inp_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "inp_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "inp_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "inp_tready",
                    "direction": "O"
                  }
                }
              },
              "outp": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "outp_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "outp_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "outp_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "outp_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "outp_tready",
                    "direction": "I"
                  }
                }
              },
              "ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "ctrl",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_awaddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_araddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_rready",
                    "direction": "I"
                  }
                }
              },
              "mm": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "mm",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI3",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "mm_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "mm_awlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "mm_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "mm_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "mm_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "mm_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "mm_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "mm_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "mm_wready",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "mm_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "mm_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "mm_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "mm_arlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "mm_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "mm_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "mm_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "mm_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "mm_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "mm_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ctrl_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "ctrl_rst": {
                "type": "rst",
                "direction": "I"
              },
              "mm_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "mm:inp:outp",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "mm_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "mm_rst": {
                "type": "rst",
                "direction": "I"
              },
              "irqOut": {
                "direction": "O"
              },
              "readAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "readAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "writeAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "mm": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "fft1024_wide_large2a_0_dout1": {
            "interface_ports": [
              "fft1024_wide_large2a_0/dout",
              "axiPipeRW_1/inp"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "mm",
              "axiPipeRW_1/mm"
            ]
          },
          "axiPipeRW_1_outp": {
            "interface_ports": [
              "axiPipeRW_1/outp",
              "axiWordSplitter_0/din"
            ]
          },
          "axiWordSplitter_0_dout": {
            "interface_ports": [
              "axiWordSplitter_0/dout",
              "fft1024_wide_large2a_0/din"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "ctrl",
              "axiPipeRW_1/ctrl"
            ]
          }
        },
        "nets": {
          "ctrl_aclk_1": {
            "ports": [
              "ctrl_aclk",
              "axiPipeRW_1/ctrl_aclk"
            ]
          },
          "Net": {
            "ports": [
              "fftClk",
              "axiWordSplitter_0/aclk",
              "fft1024_wide_large2a_0/aclk",
              "axiPipeRW_1/mm_aclk"
            ]
          },
          "fftClk_unbuffered_1": {
            "ports": [
              "fftClk_unbuffered",
              "fft1024_wide_large2a_0/aclk_unbuffered"
            ]
          },
          "myAddrPerm_0_readAddrOut": {
            "ports": [
              "myAddrPerm_0/readAddrOut",
              "axiPipeRW_1/readAddrPermOut"
            ]
          },
          "axiPipeRW_1_readAddrPermFlags": {
            "ports": [
              "axiPipeRW_1/readAddrPermFlags",
              "myAddrPerm_0/readAddrFlags"
            ]
          },
          "axiPipeRW_1_readAddrPermIn": {
            "ports": [
              "axiPipeRW_1/readAddrPermIn",
              "myAddrPerm_0/readAddrIn"
            ]
          },
          "axiPipeRW_1_irqOut": {
            "ports": [
              "axiPipeRW_1/irqOut",
              "irqOut"
            ]
          }
        }
      },
      "mipmapHierarchy": {
        "interface_ports": {
          "mm": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "ctrl_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "irqOut": {
            "direction": "O"
          }
        },
        "components": {
          "axiBurstTransposer_0": {
            "vlnv": "xilinx.com:module_ref:axiBurstTransposer:1.0",
            "xci_name": "design_1_axiBurstTransposer_0_0",
            "parameters": {
              "doTransposeFlagNum": {
                "value": "2"
              },
              "tuserWidth": {
                "value": "7"
              },
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiBurstTransposer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              }
            }
          },
          "axiTransposer_0": {
            "vlnv": "xilinx.com:module_ref:axiTransposer:1.0",
            "xci_name": "design_1_axiTransposer_0_0",
            "parameters": {
              "colsOrder": {
                "value": "1"
              },
              "doTransposeFlagNum": {
                "value": "3"
              },
              "rowsOrder": {
                "value": "10"
              },
              "swapRowColSizeFlagNum": {
                "value": "4"
              },
              "tuserWidth": {
                "value": "7"
              },
              "wordWidth": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiTransposer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            }
          },
          "axiWordSplitter_0": {
            "vlnv": "xilinx.com:module_ref:axiWordSplitter:1.0",
            "xci_name": "design_1_axiWordSplitter_0_3",
            "parameters": {
              "enableFlagNum": {
                "value": "5"
              },
              "tuserWidth": {
                "value": "7"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiWordSplitter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              }
            }
          },
          "axiTransposer_1": {
            "vlnv": "xilinx.com:module_ref:axiTransposer:1.0",
            "xci_name": "design_1_axiTransposer_1_0",
            "parameters": {
              "colsOrder": {
                "value": "1"
              },
              "doTransposeFlagNum": {
                "value": "6"
              },
              "rowsOrder": {
                "value": "10"
              },
              "swapRowColSizeFlagNum": {
                "value": "4"
              },
              "tuserWidth": {
                "value": "7"
              },
              "wordWidth": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiTransposer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            }
          },
          "myAddrPerm_0": {
            "vlnv": "xilinx.com:module_ref:myAddrPerm:1.0",
            "xci_name": "design_1_myAddrPerm_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "myAddrPerm",
              "boundary_crc": "0x0"
            },
            "ports": {
              "readAddrIn": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "readAddrFlags": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "readAddrOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "sdr5_mipmap_0": {
            "vlnv": "xilinx.com:module_ref:sdr5_mipmap:1.0",
            "xci_name": "design_1_sdr5_mipmap_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sdr5_mipmap",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "din_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "dout_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "dout",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              }
            }
          },
          "axiPipeRW_0": {
            "vlnv": "xilinx.com:module_ref:axiPipeRW:1.0",
            "xci_name": "design_1_axiPipeRW_0_2",
            "parameters": {
              "customReadAddrPermutation": {
                "value": "true"
              },
              "interleaveColBits": {
                "value": "8"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiPipeRW",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "inp": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "inp_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "inp_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "inp_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "inp_tready",
                    "direction": "O"
                  }
                }
              },
              "outp": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "outp_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "outp_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "outp_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "outp_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "outp_tready",
                    "direction": "I"
                  }
                }
              },
              "ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "ctrl",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_awaddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_araddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_rready",
                    "direction": "I"
                  }
                }
              },
              "mm": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "mm",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI3",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "mm_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "mm_awlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "mm_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "mm_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "mm_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "mm_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "mm_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "mm_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "mm_wready",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "mm_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "mm_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "mm_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "mm_arlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "mm_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "mm_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "mm_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "mm_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "mm_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "mm_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ctrl_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "ctrl_rst": {
                "type": "rst",
                "direction": "I"
              },
              "mm_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "mm:inp:outp",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "mm_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "mm_rst": {
                "type": "rst",
                "direction": "I"
              },
              "irqOut": {
                "direction": "O"
              },
              "readAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "readAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "writeAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "mm": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "axiPipeRW_0_outp": {
            "interface_ports": [
              "axiPipeRW_0/outp",
              "axiBurstTransposer_0/din"
            ]
          },
          "sdr5_mipmap_0_dout": {
            "interface_ports": [
              "sdr5_mipmap_0/dout",
              "axiPipeRW_0/inp"
            ]
          },
          "axiTransposer_1_dout": {
            "interface_ports": [
              "axiTransposer_1/dout",
              "sdr5_mipmap_0/din"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "ctrl",
              "axiPipeRW_0/ctrl"
            ]
          },
          "axiTransposer_0_dout": {
            "interface_ports": [
              "axiTransposer_0/dout",
              "axiWordSplitter_0/din"
            ]
          },
          "axiWordSplitter_0_dout": {
            "interface_ports": [
              "axiWordSplitter_0/dout",
              "axiTransposer_1/din"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "mm",
              "axiPipeRW_0/mm"
            ]
          },
          "axiBurstTransposer_0_dout": {
            "interface_ports": [
              "axiBurstTransposer_0/dout",
              "axiTransposer_0/din"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "axiBurstTransposer_0/aclk",
              "axiTransposer_0/aclk",
              "axiWordSplitter_0/aclk",
              "axiTransposer_1/aclk",
              "sdr5_mipmap_0/din_clk",
              "sdr5_mipmap_0/dout_clk",
              "axiPipeRW_0/mm_aclk"
            ]
          },
          "ctrl_aclk_1": {
            "ports": [
              "ctrl_aclk",
              "axiPipeRW_0/ctrl_aclk"
            ]
          },
          "axiPipeRW_0_irqOut": {
            "ports": [
              "axiPipeRW_0/irqOut",
              "irqOut"
            ]
          },
          "axiPipeRW_0_readAddrPermIn": {
            "ports": [
              "axiPipeRW_0/readAddrPermIn",
              "myAddrPerm_0/readAddrIn"
            ]
          },
          "axiPipeRW_0_readAddrPermFlags": {
            "ports": [
              "axiPipeRW_0/readAddrPermFlags",
              "myAddrPerm_0/readAddrFlags"
            ]
          },
          "myAddrPerm_0_readAddrOut": {
            "ports": [
              "myAddrPerm_0/readAddrOut",
              "axiPipeRW_0/readAddrPermOut"
            ]
          }
        }
      },
      "pipeHierarchy": {
        "interface_ports": {
          "mm": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "streamIn": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "streamOut": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ctrl_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ctrl_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "streamClk": {
            "type": "clk",
            "direction": "I"
          },
          "axiPipeClk": {
            "type": "clk",
            "direction": "I"
          },
          "irqOut": {
            "direction": "O"
          },
          "flags": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axiTransposer_0": {
            "vlnv": "xilinx.com:module_ref:axiTransposer:1.0",
            "xci_name": "design_1_axiTransposer_0_1",
            "parameters": {
              "colsOrder": {
                "value": "10"
              },
              "rowsOrder": {
                "value": "2"
              },
              "tuserWidth": {
                "value": "2"
              },
              "wordWidth": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiTransposer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "2",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "2",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            }
          },
          "axiBurstTransposer_0": {
            "vlnv": "xilinx.com:module_ref:axiBurstTransposer:1.0",
            "xci_name": "design_1_axiBurstTransposer_0_1",
            "parameters": {
              "tuserWidth": {
                "value": "1"
              },
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiBurstTransposer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "din_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "din_tuser",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "dout_tuser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "dout_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din:dout",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "14"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "13"
              },
              "DIN_TO": {
                "value": "13"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "cdcsync2_0": {
            "vlnv": "xilinx.com:module_ref:cdcsync2:1.0",
            "xci_name": "design_1_cdcsync2_0_0",
            "parameters": {
              "width": {
                "value": "2"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cdcsync2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "dstclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "datain": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "dataout": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "cdcsync2_1": {
            "vlnv": "xilinx.com:module_ref:cdcsync2:1.0",
            "xci_name": "design_1_cdcsync2_1_0",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cdcsync2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "dstclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "datain": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "dataout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "dcfifo2Wrapper_0": {
            "vlnv": "xilinx.com:module_ref:dcfifo2Wrapper:1.0",
            "xci_name": "design_1_dcfifo2Wrapper_0_0",
            "parameters": {
              "depthOrderIn": {
                "value": "6"
              },
              "depthOrderOut": {
                "value": "5"
              },
              "widthIn": {
                "value": "32"
              },
              "widthOut": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcfifo2Wrapper",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rd": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rd_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "rd_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "rd_tready",
                    "direction": "I"
                  }
                }
              },
              "wr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "wr_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "wr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "wr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "rd_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "rd",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "wr_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "wr",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "rdleft": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "wrroom": {
                "direction": "O",
                "left": "5",
                "right": "0"
              }
            }
          },
          "dcfifo2Wrapper_1": {
            "vlnv": "xilinx.com:module_ref:dcfifo2Wrapper:1.0",
            "xci_name": "design_1_dcfifo2Wrapper_1_0",
            "parameters": {
              "depthOrderIn": {
                "value": "11"
              },
              "depthOrderOut": {
                "value": "11"
              },
              "widthIn": {
                "value": "32"
              },
              "widthOut": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcfifo2Wrapper",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rd": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rd_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "rd_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "rd_tready",
                    "direction": "I"
                  }
                }
              },
              "wr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_streamClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "user_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "wr_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "wr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "wr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "rd_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "rd",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "wr_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "wr",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_streamClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "rdleft": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "wrroom": {
                "direction": "O",
                "left": "10",
                "right": "0"
              }
            }
          },
          "dcfifo2Wrapper_2": {
            "vlnv": "xilinx.com:module_ref:dcfifo2Wrapper:1.0",
            "xci_name": "design_1_dcfifo2Wrapper_2_0",
            "parameters": {
              "depthOrderOut": {
                "value": "10"
              },
              "widthIn": {
                "value": "64"
              },
              "widthOut": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcfifo2Wrapper",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rd": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_streamClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rd_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "rd_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "rd_tready",
                    "direction": "I"
                  }
                }
              },
              "wr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "wr_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "wr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "wr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "rd_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "rd",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_streamClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "wr_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "wr",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "rdleft": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "wrroom": {
                "direction": "O",
                "left": "8",
                "right": "0"
              }
            }
          },
          "axiPipeRW_0": {
            "vlnv": "xilinx.com:module_ref:axiPipeRW:1.0",
            "xci_name": "design_1_axiPipeRW_0_0",
            "parameters": {
              "interleaveColBits": {
                "value": "8"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiPipeRW",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "inp": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "inp_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "inp_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "inp_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "inp_tready",
                    "direction": "O"
                  }
                }
              },
              "outp": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "outp_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "outp_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "outp_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "outp_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "outp_tready",
                    "direction": "I"
                  }
                }
              },
              "ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "ctrl",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_awaddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_araddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_rready",
                    "direction": "I"
                  }
                }
              },
              "mm": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "mm",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI3",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "mm_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "mm_awlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "mm_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "mm_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "mm_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "mm_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "mm_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "mm_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "mm_wready",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "mm_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "mm_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "mm_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "mm_arlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "mm_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "mm_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "mm_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "mm_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "mm_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "mm_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ctrl_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "ctrl_rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "mm_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "mm:inp:outp",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "mm_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axiPipeClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "201000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "mm_rst": {
                "type": "rst",
                "direction": "I"
              },
              "irqOut": {
                "direction": "O"
              },
              "readAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "readAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "writeAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "mm": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "axiBurstTransposer_0_dout": {
            "interface_ports": [
              "axiBurstTransposer_0/dout",
              "axiPipeRW_0/inp"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "mm",
              "axiPipeRW_0/mm"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "streamIn",
              "dcfifo2Wrapper_1/wr"
            ]
          },
          "dcfifo2Wrapper_1_rd": {
            "interface_ports": [
              "dcfifo2Wrapper_1/rd",
              "axiTransposer_0/din"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "ctrl",
              "axiPipeRW_0/ctrl"
            ]
          },
          "axiTransposer_0_dout": {
            "interface_ports": [
              "axiTransposer_0/dout",
              "dcfifo2Wrapper_0/wr"
            ]
          },
          "dcfifo2Wrapper_0_rd": {
            "interface_ports": [
              "dcfifo2Wrapper_0/rd",
              "axiBurstTransposer_0/din"
            ]
          },
          "axiPipeRW_0_outp": {
            "interface_ports": [
              "dcfifo2Wrapper_2/wr",
              "axiPipeRW_0/outp"
            ]
          },
          "dcfifo2Wrapper_2_rd": {
            "interface_ports": [
              "streamOut",
              "dcfifo2Wrapper_2/rd"
            ]
          }
        },
        "nets": {
          "ctrl_rst_1": {
            "ports": [
              "ctrl_rst",
              "axiPipeRW_0/ctrl_rst"
            ]
          },
          "ctrl_aclk_1": {
            "ports": [
              "ctrl_aclk",
              "axiPipeRW_0/ctrl_aclk"
            ]
          },
          "axiPipeClk_1": {
            "ports": [
              "axiPipeClk",
              "axiBurstTransposer_0/aclk",
              "cdcsync2_1/dstclk",
              "axiTransposer_0/aclk",
              "cdcsync2_0/dstclk",
              "dcfifo2Wrapper_0/rd_aclk",
              "dcfifo2Wrapper_0/wr_aclk",
              "dcfifo2Wrapper_1/rd_aclk",
              "dcfifo2Wrapper_2/wr_aclk",
              "axiPipeRW_0/mm_aclk"
            ]
          },
          "axiPipeRW_0_irqOut": {
            "ports": [
              "axiPipeRW_0/irqOut",
              "irqOut"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "cdcsync2_0/datain"
            ]
          },
          "flags_1": {
            "ports": [
              "flags",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "cdcsync2_0_dataout": {
            "ports": [
              "cdcsync2_0/dataout",
              "axiTransposer_0/din_tuser"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "cdcsync2_1/datain"
            ]
          },
          "cdcsync2_1_dataout": {
            "ports": [
              "cdcsync2_1/dataout",
              "axiBurstTransposer_0/din_tuser"
            ]
          },
          "streamClk_1": {
            "ports": [
              "streamClk",
              "dcfifo2Wrapper_1/wr_aclk",
              "dcfifo2Wrapper_2/rd_aclk"
            ]
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clockgating_0": {
        "vlnv": "xilinx.com:module_ref:clockgating:1.0",
        "xci_name": "design_1_clockgating_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clockgating",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clkInUnbuffered": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              }
            }
          },
          "clkOutGated": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "12345",
                "value_src": "constant"
              }
            }
          },
          "ce": {
            "direction": "I"
          }
        }
      },
      "clockgating_1": {
        "vlnv": "xilinx.com:module_ref:clockgating:1.0",
        "xci_name": "design_1_clockgating_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clockgating",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clkInUnbuffered": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "clkOutGated": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "12345",
                "value_src": "constant"
              }
            }
          },
          "ce": {
            "direction": "I"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "channelizerHier": {
        "interface_ports": {
          "interface_aximm": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mm": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "din_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "streamClk": {
            "direction": "I"
          },
          "ctrl_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "irqOut": {
            "direction": "O"
          },
          "outClk_0": {
            "type": "clk",
            "direction": "I"
          },
          "outClk_unbuffered_0": {
            "direction": "I"
          }
        },
        "components": {
          "dcfifoWrapper_tlast_0": {
            "vlnv": "xilinx.com:module_ref:dcfifoWrapper_tlast:1.0",
            "xci_name": "design_1_dcfifoWrapper_tlast_0_0",
            "parameters": {
              "depthOrder": {
                "value": "5"
              },
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcfifoWrapper_tlast",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rd": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rd_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "rd_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "rd_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "rd_tready",
                    "direction": "I"
                  }
                }
              },
              "wr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_channelizerClk",
                    "value_src": "default_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "wr_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "wr_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "wr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "wr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "rd_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "rd",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "wr_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "wr",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_channelizerClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rdleft": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "wrroom": {
                "direction": "O",
                "left": "4",
                "right": "0"
              }
            }
          },
          "dcfifoWrapper_tlast_1": {
            "vlnv": "xilinx.com:module_ref:dcfifoWrapper_tlast:1.0",
            "xci_name": "design_1_dcfifoWrapper_tlast_1_0",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcfifoWrapper_tlast",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "rd": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rd_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "rd_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "rd_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "rd_tready",
                    "direction": "I"
                  }
                }
              },
              "wr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "wr_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "wr_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "wr_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "wr_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "rd_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "rd",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "wr_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "wr",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "rdleft": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "wrroom": {
                "direction": "O",
                "left": "8",
                "right": "0"
              }
            }
          },
          "fmChannelizer_0": {
            "vlnv": "xilinx.com:module_ref:fmChannelizer:1.0",
            "xci_name": "design_1_fmChannelizer_0_1",
            "parameters": {
              "inBits": {
                "value": "12"
              },
              "outBits": {
                "value": "24"
              },
              "ramDepthOrder": {
                "value": "5"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fmChannelizer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "din": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_streamClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "user_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "din_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "din_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "din_tready",
                    "direction": "O"
                  }
                }
              },
              "dout": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_channelizerClk",
                    "value_src": "default_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "dout_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "dout_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "dout_tvalid",
                    "direction": "O"
                  }
                }
              },
              "ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "ctrl",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_awaddr",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_araddr",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "inClk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "din",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_streamClk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "outClk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "dout",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_channelizerClk",
                    "value_src": "default_prop"
                  }
                }
              },
              "ctrl_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "ctrl_rst": {
                "type": "rst",
                "direction": "I"
              },
              "outClk_unbuffered": {
                "direction": "I"
              }
            }
          },
          "axiPipeRW_0": {
            "vlnv": "xilinx.com:module_ref:axiPipeRW:1.0",
            "xci_name": "design_1_axiPipeRW_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axiPipeRW",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "inp": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "inp_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "inp_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "inp_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "inp_tready",
                    "direction": "O"
                  }
                }
              },
              "outp": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "7",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "outp_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "outp_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "outp_tuser",
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "outp_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "outp_tready",
                    "direction": "I"
                  }
                }
              },
              "ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "ctrl",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_awaddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_araddr",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_rready",
                    "direction": "I"
                  }
                }
              },
              "mm": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "mm",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  },
                  "HAS_BRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI3",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "mm_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "mm_awlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "mm_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "mm_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "mm_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "mm_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "mm_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "mm_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "mm_wready",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "mm_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "mm_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "mm_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "mm_arlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "mm_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "mm_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "mm_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "mm_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "mm_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "mm_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ctrl_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_1_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "ctrl_rst": {
                "type": "rst",
                "direction": "I"
              },
              "mm_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "mm:inp:outp",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "mm_rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clockgating_0_0_clkOutGated",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12345",
                    "value_src": "const_prop"
                  }
                }
              },
              "mm_rst": {
                "type": "rst",
                "direction": "I"
              },
              "irqOut": {
                "direction": "O"
              },
              "readAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "readAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "writeAddrPermFlags": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "writeAddrPermOut": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "mm": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "mm",
              "axiPipeRW_0/mm"
            ]
          },
          "dcfifoWrapper_tlast_0_rd": {
            "interface_ports": [
              "dcfifoWrapper_tlast_0/rd",
              "dcfifoWrapper_tlast_1/wr"
            ]
          },
          "fmChannelizer_0_dout": {
            "interface_ports": [
              "fmChannelizer_0/dout",
              "dcfifoWrapper_tlast_0/wr"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "ctrl",
              "axiPipeRW_0/ctrl"
            ]
          },
          "dcfifoWrapper_tlast_1_rd": {
            "interface_ports": [
              "dcfifoWrapper_tlast_1/rd",
              "axiPipeRW_0/inp"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "din_0",
              "fmChannelizer_0/din"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "interface_aximm",
              "fmChannelizer_0/ctrl"
            ]
          }
        },
        "nets": {
          "streamClk_1": {
            "ports": [
              "streamClk",
              "fmChannelizer_0/inClk"
            ]
          },
          "Net": {
            "ports": [
              "ctrl_aclk",
              "fmChannelizer_0/ctrl_aclk",
              "axiPipeRW_0/ctrl_aclk"
            ]
          },
          "mm_aclk_1": {
            "ports": [
              "mm_aclk",
              "dcfifoWrapper_tlast_0/rd_aclk",
              "dcfifoWrapper_tlast_1/wr_aclk",
              "dcfifoWrapper_tlast_1/rd_aclk",
              "axiPipeRW_0/mm_aclk"
            ]
          },
          "axiPipeRW_0_irqOut": {
            "ports": [
              "axiPipeRW_0/irqOut",
              "irqOut"
            ]
          },
          "outClk_0_1": {
            "ports": [
              "outClk_0",
              "dcfifoWrapper_tlast_0/wr_aclk",
              "fmChannelizer_0/outClk"
            ]
          },
          "outClk_unbuffered_0_1": {
            "ports": [
              "outClk_unbuffered_0",
              "fmChannelizer_0/outClk_unbuffered"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "pipeHierarchy_outp_0": {
        "interface_ports": [
          "streamOut",
          "pipeHierarchy/streamOut"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "pipeHierarchy_mm": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "pipeHierarchy/mm"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "channelizerHier/ctrl"
        ]
      },
      "channelizerHier_mm": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP3",
          "channelizerHier/mm"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "fftHierarchy/ctrl"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "din_0_1": {
        "interface_ports": [
          "channelizerIn",
          "channelizerHier/din_0"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "pipeHierarchy/ctrl"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "channelizerHier/interface_aximm"
        ]
      },
      "mipmapHierarchy_mm": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP2",
          "mipmapHierarchy/mm"
        ]
      },
      "fftHierarchy_mm": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP1",
          "fftHierarchy/mm"
        ]
      },
      "wr_1_1": {
        "interface_ports": [
          "streamIn",
          "pipeHierarchy/streamIn"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "mipmapHierarchy/ctrl"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "clockgating_1/clkOutGated",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "H2FCLK0",
          "rst_ps7_0_100M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "fftHierarchy/ctrl_aclk",
          "mipmapHierarchy/ctrl_aclk",
          "pipeHierarchy/ctrl_aclk",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "channelizerHier/ctrl_aclk",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0_axi_periph/M05_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET1_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET1_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN"
        ]
      },
      "EMIO_GPIO_I_1": {
        "ports": [
          "EMIO_GPIO_I",
          "axi_gpio_0/gpio_io_i"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "EMIO_GPIO_O",
          "pipeHierarchy/flags"
        ]
      },
      "axi_gpio_0_gpio_io_t": {
        "ports": [
          "axi_gpio_0/gpio_io_t",
          "EMIO_GPIO_T"
        ]
      },
      "axiPipeClk_1": {
        "ports": [
          "axiPipeClk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "pipeHierarchy/axiPipeClk"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "fftHierarchy/fftClk_unbuffered",
          "clockgating_0/clkInUnbuffered"
        ]
      },
      "clockgating_0_clkOutGated": {
        "ports": [
          "clockgating_0/clkOutGated",
          "fftHierarchy/fftClk",
          "processing_system7_0/S_AXI_HP1_ACLK",
          "processing_system7_0/S_AXI_HP2_ACLK",
          "mipmapHierarchy/aclk",
          "processing_system7_0/S_AXI_HP3_ACLK",
          "channelizerHier/mm_aclk"
        ]
      },
      "rst_ps7_0_100M_peripheral_reset": {
        "ports": [
          "rst_ps7_0_100M/peripheral_reset",
          "pipeHierarchy/ctrl_rst"
        ]
      },
      "streamClk_1": {
        "ports": [
          "streamClk",
          "pipeHierarchy/streamClk",
          "channelizerHier/streamClk"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "clockgating_1/clkInUnbuffered"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "pipeHierarchy_irqOut": {
        "ports": [
          "pipeHierarchy/irqOut",
          "xlconcat_0/In0"
        ]
      },
      "fftHierarchy_irqOut": {
        "ports": [
          "fftHierarchy/irqOut",
          "xlconcat_0/In1"
        ]
      },
      "mipmapHierarchy_irqOut": {
        "ports": [
          "mipmapHierarchy/irqOut",
          "xlconcat_0/In2"
        ]
      },
      "channelizerHier_irqOut": {
        "ports": [
          "channelizerHier/irqOut",
          "xlconcat_0/In3"
        ]
      },
      "outClk_0_1": {
        "ports": [
          "channelizerClk",
          "channelizerHier/outClk_0"
        ]
      },
      "outClk_unbuffered_0_1": {
        "ports": [
          "channelizerClk_unbuffered",
          "channelizerHier/outClk_unbuffered_0"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axiPipeRW_0_reg0": {
                "address_block": "/pipeHierarchy/axiPipeRW_0/ctrl/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axiPipeRW_0_reg01": {
                "address_block": "/mipmapHierarchy/axiPipeRW_0/ctrl/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_axiPipeRW_0_reg02": {
                "address_block": "/channelizerHier/axiPipeRW_0/ctrl/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axiPipeRW_1_reg0": {
                "address_block": "/fftHierarchy/axiPipeRW_1/ctrl/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_fmChannelizer_0_reg0": {
                "address_block": "/channelizerHier/fmChannelizer_0/ctrl/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/fftHierarchy/axiPipeRW_1": {
        "address_spaces": {
          "mm": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/mipmapHierarchy/axiPipeRW_0": {
        "address_spaces": {
          "mm": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/pipeHierarchy/axiPipeRW_0": {
        "address_spaces": {
          "mm": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/channelizerHier/axiPipeRW_0": {
        "address_spaces": {
          "mm": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP3_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}