--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Processor.twx Processor.ncd -o Processor.twr Processor.pcf
-ucf fpga_mapping.ucf

Design file:              Processor.ncd
Physical constraint file: Processor.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1997 paths analyzed, 357 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.172ns.
--------------------------------------------------------------------------------

Paths for end point b_signal_4 (SLICE_X55Y50.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          b_signal_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (1.028 - 1.133)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to b_signal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.BQ      Tcko                  0.341   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X35Y67.B2      net (fanout=9)        1.113   state_FSM_FFd3
    SLICE_X35Y67.BMUX    Tilo                  0.247   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_4
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.738ns logic, 2.294ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2 (FF)
  Destination:          b_signal_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.028 - 1.130)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2 to b_signal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.BQ      Tcko                  0.341   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X35Y67.B4      net (fanout=8)        0.850   state_FSM_FFd2
    SLICE_X35Y67.BMUX    Tilo                  0.263   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_4
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.754ns logic, 2.031ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          b_signal_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.028 - 1.130)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to b_signal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.AQ      Tcko                  0.341   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X35Y67.B5      net (fanout=9)        0.692   state_FSM_FFd1
    SLICE_X35Y67.BMUX    Tilo                  0.255   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_4
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.746ns logic, 1.873ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point b_signal_5 (SLICE_X55Y50.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          b_signal_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (1.028 - 1.133)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to b_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.BQ      Tcko                  0.341   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X35Y67.B2      net (fanout=9)        1.113   state_FSM_FFd3
    SLICE_X35Y67.BMUX    Tilo                  0.247   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.738ns logic, 2.294ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2 (FF)
  Destination:          b_signal_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.028 - 1.130)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2 to b_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.BQ      Tcko                  0.341   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X35Y67.B4      net (fanout=8)        0.850   state_FSM_FFd2
    SLICE_X35Y67.BMUX    Tilo                  0.263   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.754ns logic, 2.031ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          b_signal_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.028 - 1.130)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to b_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.AQ      Tcko                  0.341   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X35Y67.B5      net (fanout=9)        0.692   state_FSM_FFd1
    SLICE_X35Y67.BMUX    Tilo                  0.255   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.746ns logic, 1.873ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point b_signal_6 (SLICE_X55Y50.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          b_signal_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (1.028 - 1.133)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to b_signal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.BQ      Tcko                  0.341   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X35Y67.B2      net (fanout=9)        1.113   state_FSM_FFd3
    SLICE_X35Y67.BMUX    Tilo                  0.247   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_6
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.738ns logic, 2.294ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd2 (FF)
  Destination:          b_signal_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.028 - 1.130)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd2 to b_signal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.BQ      Tcko                  0.341   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X35Y67.B4      net (fanout=8)        0.850   state_FSM_FFd2
    SLICE_X35Y67.BMUX    Tilo                  0.263   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_6
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.754ns logic, 2.031ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          b_signal_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.028 - 1.130)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to b_signal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.AQ      Tcko                  0.341   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X35Y67.B5      net (fanout=9)        0.692   state_FSM_FFd1
    SLICE_X35Y67.BMUX    Tilo                  0.255   _n0617_inv
                                                       _n0628_inv1
    SLICE_X55Y50.CE      net (fanout=8)        1.181   _n0628_inv
    SLICE_X55Y50.CLK     Tceck                 0.150   b_signal<7>
                                                       b_signal_6
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.746ns logic, 1.873ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point a_signal_31 (SLICE_X46Y70.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_signal_31 (FF)
  Destination:          a_signal_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_signal_31 to a_signal_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.DQ      Tcko                  0.164   a_signal<31>
                                                       a_signal_31
    SLICE_X46Y70.D3      net (fanout=2)        0.149   a_signal<31>
    SLICE_X46Y70.CLK     Tah         (-Th)     0.088   a_signal<31>
                                                       mux2411
                                                       a_signal_31
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.076ns logic, 0.149ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point ukey_sig0_27 (SLICE_X46Y80.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ukey_sig0_27 (FF)
  Destination:          ukey_sig0_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ukey_sig0_27 to ukey_sig0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.DQ      Tcko                  0.164   ukey_sig0<27>
                                                       ukey_sig0_27
    SLICE_X46Y80.D3      net (fanout=2)        0.149   ukey_sig0<27>
    SLICE_X46Y80.CLK     Tah         (-Th)     0.088   ukey_sig0<27>
                                                       mux8311
                                                       ukey_sig0_27
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.076ns logic, 0.149ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point a_signal_28 (SLICE_X50Y69.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_signal_28 (FF)
  Destination:          a_signal_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_signal_28 to a_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y69.DQ      Tcko                  0.164   a_signal<28>
                                                       a_signal_28
    SLICE_X50Y69.D3      net (fanout=2)        0.149   a_signal<28>
    SLICE_X50Y69.CLK     Tah         (-Th)     0.088   a_signal<28>
                                                       mux2011
                                                       a_signal_28
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.076ns logic, 0.149ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100_BUFGP/BUFG/I0
  Logical resource: clk_100_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: clk_100_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clk_cntr<3>/CLK
  Logical resource: clk_cntr_0/CK
  Location pin: SLICE_X11Y77.CLK
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clk_cntr<3>/CLK
  Logical resource: clk_cntr_0/CK
  Location pin: SLICE_X11Y77.CLK
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    3.172|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1997 paths, 0 nets, and 321 connections

Design statistics:
   Minimum period:   3.172ns{1}   (Maximum frequency: 315.259MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 15 18:09:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 724 MB



