

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:29:28 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.229|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9127|  9127|  9127|  9127|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  9126|  9126|         9|          -|          -|  1014|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |     6|     6|         4|          1|          1|     4|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.82>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [maxpool/max_pool.cpp:10]   --->   Operation 12 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_1, %Col_Loop_end ]" [maxpool/max_pool.cpp:29]   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 [ 0, %0 ], [ %select_ln13_3, %Col_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 14 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_2, %Col_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten25, -10" [maxpool/max_pool.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten25, 1" [maxpool/max_pool.cpp:10]   --->   Operation 18 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Col_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 20 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014) nounwind"   --->   Operation 22 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten7, -87" [maxpool/max_pool.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln29 = select i1 %icmp_ln13, i4 0, i4 %r_0" [maxpool/max_pool.cpp:29]   --->   Operation 24 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln29_1 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 25 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln29_1 to i13" [maxpool/max_pool.cpp:26]   --->   Operation 26 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %select_ln29_1 to i11" [maxpool/max_pool.cpp:26]   --->   Operation 27 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [maxpool/max_pool.cpp:29]   --->   Operation 29 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [maxpool/max_pool.cpp:29]   --->   Operation 30 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 31 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %icmp_ln16, %xor_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 32 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln29, 1" [maxpool/max_pool.cpp:13]   --->   Operation 33 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29_2, %icmp_ln13" [maxpool/max_pool.cpp:13]   --->   Operation 35 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [maxpool/max_pool.cpp:13]   --->   Operation 36 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 37 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_1 = select i1 %and_ln29_2, i5 %shl_ln26_mid1, i5 %select_ln29_2" [maxpool/max_pool.cpp:13]   --->   Operation 38 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln13_2 = select i1 %and_ln29_2, i4 %r, i4 %select_ln29" [maxpool/max_pool.cpp:13]   --->   Operation 39 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln13_2 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 40 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.49ns)   --->   "%mul_ln36 = mul i8 %zext_ln36, 13" [maxpool/max_pool.cpp:36]   --->   Operation 41 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:20]   --->   Operation 45 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 46 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %Col_Loop_begin ], [ %add_ln20_1, %Pool_Col_Loop ]" [maxpool/max_pool.cpp:20]   --->   Operation 47 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %select_ln20_1, %Pool_Col_Loop ]" [maxpool/max_pool.cpp:20]   --->   Operation 48 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%max_1 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_2, %Pool_Col_Loop ]"   --->   Operation 49 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 50 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp eq i3 %indvar_flatten, -4" [maxpool/max_pool.cpp:20]   --->   Operation 51 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.65ns)   --->   "%add_ln20_1 = add i3 %indvar_flatten, 1" [maxpool/max_pool.cpp:20]   --->   Operation 52 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Col_Loop" [maxpool/max_pool.cpp:20]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %mpr_0" [maxpool/max_pool.cpp:20]   --->   Operation 54 'add' 'mpr' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [maxpool/max_pool.cpp:23]   --->   Operation 55 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%select_ln20 = select i1 %icmp_ln23, i2 0, i2 %mpc_0" [maxpool/max_pool.cpp:20]   --->   Operation 56 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln20_1 = select i1 %icmp_ln23, i2 %mpr, i2 %mpr_0" [maxpool/max_pool.cpp:20]   --->   Operation 57 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.56ns)   --->   "%mpc = add i2 1, %select_ln20" [maxpool/max_pool.cpp:23]   --->   Operation 58 'add' 'mpc' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %select_ln20_1 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 59 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %zext_ln20, %select_ln13_1" [maxpool/max_pool.cpp:20]   --->   Operation 60 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %add_ln20 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 61 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.36ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln29 = mul i10 26, %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 62 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %select_ln20 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 63 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.78ns)   --->   "%j = add i5 %zext_ln23, %shl_ln1" [maxpool/max_pool.cpp:27]   --->   Operation 64 'add' 'j' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %j to i10" [maxpool/max_pool.cpp:29]   --->   Operation 65 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 66 'add' 'add_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 67 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 68 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i11 %tmp_2 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 69 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl_cast, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 70 'sub' 'sub_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %sub_ln29, %zext_ln26" [maxpool/max_pool.cpp:29]   --->   Operation 71 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 72 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 73 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 74 'load' 'max' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 75 'load' 'max' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 76 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %max, %max_1" [maxpool/max_pool.cpp:29]   --->   Operation 76 'fcmp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 79 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 80 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:25]   --->   Operation 81 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %max to i32" [maxpool/max_pool.cpp:29]   --->   Operation 82 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 83 'partselect' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 84 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 85 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 86 'partselect' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 87 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [maxpool/max_pool.cpp:29]   --->   Operation 88 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 90 'or' 'or_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_6, -1" [maxpool/max_pool.cpp:29]   --->   Operation 91 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 93 'or' 'or_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 94 'and' 'and_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %max, %max_1" [maxpool/max_pool.cpp:29]   --->   Operation 95 'fcmp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_7" [maxpool/max_pool.cpp:29]   --->   Operation 96 'and' 'and_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln29_1, float %max, float %max_1" [maxpool/max_pool.cpp:29]   --->   Operation 97 'select' 'max_2' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_5) nounwind" [maxpool/max_pool.cpp:33]   --->   Operation 98 'specregionend' 'empty_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 99 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 8.92>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %select_ln13 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 100 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36_1, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 101 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 102 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 103 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %tmp_1 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 104 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl2_cast, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 105 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln26_1, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 106 'add' 'add_ln36_1' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 107 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 108 'getelementptr' 'max_pool_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (3.25ns)   --->   "store float %max_1, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 110 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln13, 1" [maxpool/max_pool.cpp:16]   --->   Operation 111 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln13_1 = add i8 %indvar_flatten7, 1" [maxpool/max_pool.cpp:13]   --->   Operation 112 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.24ns)   --->   "%select_ln13_3 = select i1 %icmp_ln13, i8 1, i8 %add_ln13_1" [maxpool/max_pool.cpp:13]   --->   Operation 113 'select' 'select_ln13_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:16]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
br_ln10           (br               ) [ 01111111]
indvar_flatten25  (phi              ) [ 00100000]
f_0               (phi              ) [ 00100000]
indvar_flatten7   (phi              ) [ 00111111]
r_0               (phi              ) [ 00100000]
c_0               (phi              ) [ 00100000]
icmp_ln10         (icmp             ) [ 00111111]
add_ln10          (add              ) [ 01111111]
br_ln10           (br               ) [ 00000000]
f                 (add              ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
empty_6           (speclooptripcount) [ 00000000]
icmp_ln13         (icmp             ) [ 00011111]
select_ln29       (select           ) [ 00000000]
select_ln29_1     (select           ) [ 01111111]
zext_ln26         (zext             ) [ 00011110]
zext_ln26_1       (zext             ) [ 00011111]
shl_ln            (bitconcatenate   ) [ 00000000]
select_ln29_2     (select           ) [ 00000000]
xor_ln29          (xor              ) [ 00000000]
icmp_ln16         (icmp             ) [ 00000000]
and_ln29_2        (and              ) [ 00000000]
r                 (add              ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
or_ln13           (or               ) [ 00000000]
select_ln13       (select           ) [ 00011111]
shl_ln26_mid1     (bitconcatenate   ) [ 00000000]
select_ln13_1     (select           ) [ 00011110]
select_ln13_2     (select           ) [ 01111111]
zext_ln36         (zext             ) [ 00000000]
mul_ln36          (mul              ) [ 00011111]
specloopname_ln17 (specloopname     ) [ 00000000]
tmp_3             (specregionbegin  ) [ 00011111]
shl_ln1           (bitconcatenate   ) [ 00011110]
br_ln20           (br               ) [ 00111111]
ret_ln40          (ret              ) [ 00000000]
indvar_flatten    (phi              ) [ 00010000]
mpr_0             (phi              ) [ 00010000]
max_1             (phi              ) [ 00011111]
mpc_0             (phi              ) [ 00010000]
icmp_ln20         (icmp             ) [ 00111111]
add_ln20_1        (add              ) [ 00111111]
br_ln20           (br               ) [ 00000000]
mpr               (add              ) [ 00000000]
icmp_ln23         (icmp             ) [ 00000000]
select_ln20       (select           ) [ 00011000]
select_ln20_1     (select           ) [ 00111111]
mpc               (add              ) [ 00111111]
zext_ln20         (zext             ) [ 00000000]
add_ln20          (add              ) [ 00000000]
zext_ln29         (zext             ) [ 00000000]
mul_ln29          (mul              ) [ 00000000]
zext_ln23         (zext             ) [ 00000000]
j                 (add              ) [ 00000000]
zext_ln29_1       (zext             ) [ 00000000]
add_ln29          (add              ) [ 00000000]
p_shl_cast        (bitconcatenate   ) [ 00000000]
tmp_2             (bitconcatenate   ) [ 00000000]
zext_ln29_2       (zext             ) [ 00000000]
sub_ln29          (sub              ) [ 00000000]
add_ln29_1        (add              ) [ 00000000]
zext_ln29_3       (zext             ) [ 00000000]
conv_out_addr     (getelementptr    ) [ 00010100]
max               (load             ) [ 00010010]
specloopname_ln0  (specloopname     ) [ 00000000]
empty             (speclooptripcount) [ 00000000]
specloopname_ln24 (specloopname     ) [ 00000000]
tmp_5             (specregionbegin  ) [ 00000000]
specpipeline_ln25 (specpipeline     ) [ 00000000]
bitcast_ln29      (bitcast          ) [ 00000000]
tmp               (partselect       ) [ 00000000]
trunc_ln29        (trunc            ) [ 00000000]
bitcast_ln29_1    (bitcast          ) [ 00000000]
tmp_6             (partselect       ) [ 00000000]
trunc_ln29_1      (trunc            ) [ 00000000]
icmp_ln29         (icmp             ) [ 00000000]
icmp_ln29_1       (icmp             ) [ 00000000]
or_ln29           (or               ) [ 00000000]
icmp_ln29_2       (icmp             ) [ 00000000]
icmp_ln29_3       (icmp             ) [ 00000000]
or_ln29_1         (or               ) [ 00000000]
and_ln29          (and              ) [ 00000000]
tmp_7             (fcmp             ) [ 00000000]
and_ln29_1        (and              ) [ 00000000]
max_2             (select           ) [ 00111111]
empty_4           (specregionend    ) [ 00000000]
br_ln0            (br               ) [ 00111111]
zext_ln36_1       (zext             ) [ 00000000]
add_ln36          (add              ) [ 00000000]
p_shl2_cast       (bitconcatenate   ) [ 00000000]
tmp_1             (bitconcatenate   ) [ 00000000]
zext_ln36_2       (zext             ) [ 00000000]
sub_ln36          (sub              ) [ 00000000]
add_ln36_1        (add              ) [ 00000000]
zext_ln36_3       (zext             ) [ 00000000]
max_pool_out_addr (getelementptr    ) [ 00000000]
store_ln36        (store            ) [ 00000000]
empty_5           (specregionend    ) [ 00000000]
c                 (add              ) [ 01111111]
add_ln13_1        (add              ) [ 00000000]
select_ln13_3     (select           ) [ 01111111]
br_ln16           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="conv_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="max_pool_out_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln36_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten25_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="1"/>
<pin id="134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten25_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="f_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="f_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten7_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten7_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="r_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="c_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="c_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="4" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="mpr_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="1"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="mpr_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="max_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="max_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="mpc_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="mpc_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln10_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="f_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln13_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln29_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln29_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln26_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln26_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln29_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln29_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln16_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln29_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln13_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln13_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="4" slack="0"/>
<pin id="338" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="shl_ln26_mid1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln13_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln13_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln36_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_ln36_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shl_ln1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln20_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln20_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mpr_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln23_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln20_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="2" slack="0"/>
<pin id="412" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln20_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="0" index="2" bw="2" slack="0"/>
<pin id="420" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mpc_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="2" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln20_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln20_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="2"/>
<pin id="436" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln29_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln23_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="1"/>
<pin id="444" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="j_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="2"/>
<pin id="448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln29_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_shl_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln29_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_ln29_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln29_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="2"/>
<pin id="481" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln29_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="13" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="bitcast_ln29_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln29_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="bitcast_ln29_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="3"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln29_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln29_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln29_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="23" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln29_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln29_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln29_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="23" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln29_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln29_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln29_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="max_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="1"/>
<pin id="574" dir="0" index="2" bw="32" slack="3"/>
<pin id="575" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln36_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="2"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln36_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="2"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_shl2_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln36_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sub_ln36_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="0"/>
<pin id="609" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln36_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="2"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln36_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="c_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="2"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln13_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="2"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln13_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="2"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/7 "/>
</bind>
</comp>

<comp id="640" class="1007" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="5" slack="0"/>
<pin id="643" dir="0" index="2" bw="5" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29/4 add_ln29/4 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln10_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln10_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln13_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="2"/>
<pin id="661" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="664" class="1005" name="select_ln29_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="zext_ln26_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="2"/>
<pin id="671" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln26_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="2"/>
<pin id="676" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="select_ln13_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="2"/>
<pin id="681" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="685" class="1005" name="select_ln13_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="2"/>
<pin id="687" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="select_ln13_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="mul_ln36_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="2"/>
<pin id="697" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln36 "/>
</bind>
</comp>

<comp id="700" class="1005" name="shl_ln1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="2"/>
<pin id="702" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln20_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln20_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="select_ln20_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="1"/>
<pin id="716" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln20_1_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="mpc_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="730" class="1005" name="conv_out_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="1"/>
<pin id="732" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="max_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="742" class="1005" name="max_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

<comp id="747" class="1005" name="c_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="1"/>
<pin id="749" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="752" class="1005" name="select_ln13_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="113" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="210" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="136" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="136" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="147" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="158" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="170" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="258" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="252" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="147" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="272" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="170" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="258" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="288" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="258" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="181" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="304" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="264" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="258" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="16" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="181" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="322" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="316" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="342" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="296" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="316" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="322" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="264" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="334" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="192" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="192" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="22" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="203" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="227" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="227" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="402" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="396" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="203" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="60" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="408" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="12" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="454" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="488" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="210" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="90" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="505" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="491" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="94" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="501" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="96" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="523" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="509" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="94" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="519" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="96" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="541" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="535" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="234" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="210" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="100" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="12" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="102" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="581" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="36" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="586" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="154" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="104" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="104" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="64" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="438" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="450" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="648"><net_src comp="640" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="649"><net_src comp="640" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="653"><net_src comp="240" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="246" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="662"><net_src comp="258" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="667"><net_src comp="272" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="672"><net_src comp="280" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="677"><net_src comp="284" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="682"><net_src comp="334" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="688"><net_src comp="350" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="693"><net_src comp="358" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="698"><net_src comp="370" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="703"><net_src comp="376" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="708"><net_src comp="384" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="390" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="717"><net_src comp="408" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="722"><net_src comp="416" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="728"><net_src comp="424" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="733"><net_src comp="106" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="738"><net_src comp="113" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="745"><net_src comp="571" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="750"><net_src comp="622" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="755"><net_src comp="633" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {7 }
 - Input state : 
	Port: max_pool : conv_out | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29 : 2
		select_ln29_1 : 2
		zext_ln26 : 3
		zext_ln26_1 : 3
		shl_ln : 1
		select_ln29_2 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29_2 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_1 : 5
		select_ln13_2 : 2
		zext_ln36 : 3
		mul_ln36 : 4
		shl_ln1 : 3
	State 3
		icmp_ln20 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		mpr : 1
		icmp_ln23 : 1
		select_ln20 : 2
		select_ln20_1 : 2
		mpc : 3
	State 4
		add_ln20 : 1
		zext_ln29 : 2
		mul_ln29 : 3
		j : 1
		zext_ln29_1 : 2
		add_ln29 : 4
		p_shl_cast : 5
		tmp_2 : 5
		zext_ln29_2 : 6
		sub_ln29 : 7
		add_ln29_1 : 8
		zext_ln29_3 : 9
		conv_out_addr : 10
		max : 11
	State 5
		tmp_7 : 1
	State 6
		tmp : 1
		trunc_ln29 : 1
		tmp_6 : 1
		trunc_ln29_1 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 3
		and_ln29_1 : 3
		max_2 : 3
		empty_4 : 1
	State 7
		add_ln36 : 1
		p_shl2_cast : 2
		tmp_1 : 2
		zext_ln36_2 : 3
		sub_ln36 : 4
		add_ln36_1 : 5
		zext_ln36_3 : 6
		max_pool_out_addr : 7
		store_ln36 : 8
		select_ln13_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_234      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_246   |    0    |    0    |    14   |
|          |       f_fu_252       |    0    |    0    |    12   |
|          |       r_fu_322       |    0    |    0    |    13   |
|          |   add_ln20_1_fu_390  |    0    |    0    |    12   |
|          |      mpr_fu_396      |    0    |    0    |    10   |
|          |      mpc_fu_424      |    0    |    0    |    10   |
|    add   |    add_ln20_fu_433   |    0    |    0    |    15   |
|          |       j_fu_445       |    0    |    0    |    15   |
|          |   add_ln29_1_fu_478  |    0    |    0    |    11   |
|          |    add_ln36_fu_581   |    0    |    0    |    15   |
|          |   add_ln36_1_fu_612  |    0    |    0    |    11   |
|          |       c_fu_622       |    0    |    0    |    13   |
|          |   add_ln13_1_fu_627  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_240   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_258   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_310   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_384   |    0    |    0    |    9    |
|   icmp   |   icmp_ln23_fu_402   |    0    |    0    |    8    |
|          |   icmp_ln29_fu_523   |    0    |    0    |    11   |
|          |  icmp_ln29_1_fu_529  |    0    |    0    |    18   |
|          |  icmp_ln29_2_fu_541  |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_547  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln29_fu_264  |    0    |    0    |    4    |
|          | select_ln29_1_fu_272 |    0    |    0    |    3    |
|          | select_ln29_2_fu_296 |    0    |    0    |    5    |
|          |  select_ln13_fu_334  |    0    |    0    |    4    |
|  select  | select_ln13_1_fu_350 |    0    |    0    |    5    |
|          | select_ln13_2_fu_358 |    0    |    0    |    4    |
|          |  select_ln20_fu_408  |    0    |    0    |    2    |
|          | select_ln20_1_fu_416 |    0    |    0    |    2    |
|          |     max_2_fu_571     |    0    |    0    |    32   |
|          | select_ln13_3_fu_633 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln29_fu_472   |    0    |    0    |    11   |
|          |    sub_ln36_fu_606   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln36_fu_370   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln29_2_fu_316  |    0    |    0    |    2    |
|    and   |    and_ln29_fu_559   |    0    |    0    |    2    |
|          |   and_ln29_1_fu_565  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln13_fu_328    |    0    |    0    |    2    |
|    or    |    or_ln29_fu_535    |    0    |    0    |    2    |
|          |   or_ln29_1_fu_553   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_304   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_640      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln26_fu_280   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_284  |    0    |    0    |    0    |
|          |   zext_ln36_fu_366   |    0    |    0    |    0    |
|          |   zext_ln20_fu_430   |    0    |    0    |    0    |
|          |   zext_ln29_fu_438   |    0    |    0    |    0    |
|   zext   |   zext_ln23_fu_442   |    0    |    0    |    0    |
|          |  zext_ln29_1_fu_450  |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_468  |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_483  |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_578  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_602  |    0    |    0    |    0    |
|          |  zext_ln36_3_fu_617  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_288    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_342 |    0    |    0    |    0    |
|          |    shl_ln1_fu_376    |    0    |    0    |    0    |
|bitconcatenate|   p_shl_cast_fu_454  |    0    |    0    |    0    |
|          |     tmp_2_fu_461     |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_586  |    0    |    0    |    0    |
|          |     tmp_1_fu_594     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_491      |    0    |    0    |    0    |
|          |     tmp_6_fu_509     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln29_fu_501  |    0    |    0    |    0    |
|          |  trunc_ln29_1_fu_519 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    66   |   635   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_654    |   10   |
|   add_ln20_1_reg_709   |    3   |
|       c_0_reg_177      |    4   |
|        c_reg_747       |    4   |
|  conv_out_addr_reg_730 |   12   |
|       f_0_reg_143      |    3   |
|    icmp_ln10_reg_650   |    1   |
|    icmp_ln13_reg_659   |    1   |
|    icmp_ln20_reg_705   |    1   |
|indvar_flatten25_reg_132|   10   |
| indvar_flatten7_reg_154|    8   |
| indvar_flatten_reg_188 |    3   |
|      max_1_reg_210     |   32   |
|      max_2_reg_742     |   32   |
|       max_reg_735      |   32   |
|      mpc_0_reg_223     |    2   |
|       mpc_reg_725      |    2   |
|      mpr_0_reg_199     |    2   |
|    mul_ln36_reg_695    |    8   |
|       r_0_reg_166      |    4   |
|  select_ln13_1_reg_685 |    5   |
|  select_ln13_2_reg_690 |    4   |
|  select_ln13_3_reg_752 |    8   |
|   select_ln13_reg_679  |    4   |
|  select_ln20_1_reg_719 |    2   |
|   select_ln20_reg_714  |    2   |
|  select_ln29_1_reg_664 |    3   |
|     shl_ln1_reg_700    |    5   |
|   zext_ln26_1_reg_674  |   11   |
|    zext_ln26_reg_669   |   13   |
+------------------------+--------+
|          Total         |   231  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_113    |  p0  |   2  |  12  |   24   ||    9    |
| indvar_flatten7_reg_154 |  p0  |   2  |   8  |   16   ||    9    |
|      max_1_reg_210      |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_234       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   168  ||  7.076  ||    36   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   66   |   635  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   297  |   671  |
+-----------+--------+--------+--------+--------+
