// Seed: 2663410711
module module_0 (
    inout  wor  id_0,
    output wire id_1,
    input  tri1 id_2
);
  localparam id_4 = id_2 - -1;
  logic [7:0] id_5;
  parameter id_6 = -1;
  assign id_5[-1] = id_2;
  assign id_0 = -1 == -1;
  assign id_4 = id_5;
  wire id_7, id_8;
  always if (id_2) id_1 = "" & 1'b0 ^ id_0;
endmodule
module module_1 (
    input supply0 id_0,
    id_3,
    input tri0 id_1
);
  assign id_4 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
