[
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 5  Ordering Information (Part 1)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 5  Ordering Information\n\nContent: 5.1 Purchase orders for the epitaxial layer on substrates furnished to this specification shall include the following items: 5.1.1 Substrate characteristics, 5.1.2 Silicon source (if required) (see Note 3), 5.1.3 Conductivity type and doping source (see Note 3), 5.1.4 Etch removal (if required), 5.1.5 Center-point thickness and thickness tolerances, 5.1.6 Radial thickness variation range, 5.1.7 Center-point net carrier density and net carrier density tolerances (or resistivity and resistivity tolerances) (see Note 4), 5.1.8 Radial net carrier density (or resistivity) variation range (see Note 4), 5.1.9 Epitaxial wafer defect limits, 5.1.10 Methods of test and measurements (see Section 8), 5.1.11 Lot acceptance procedures (see Section 7), 5.1.12 Certification (if required) (see Section 9), and 5.1.13 Packing and marking (see Section 10). NOTE 3: The dopant, doping method, and growth method are difficult to ascertain in the finished wafers. Verification test procedures or certification of these"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 5  Ordering Information (Part 2)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 5  Ordering Information\n\nContent: characteristics shall be agreed upon between the supplier and the purchaser (see Section 9). NOTE 4: Care should be taken in converting between carrier density and resistivity using SEMI MF723. Multiple conversions may introduce differences in values. For example, converting from carrier density $\\left( \\mathbf { C } _ { i } \\right)$ to resistivity and back to carrier density $\\textstyle ( \\mathbf { C } _ { f } )$ , may result in $\\mathrm { C } _ { i }$ not equaling $\\mathrm { C } _ { f } .$"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 6  Requirements (Part 1)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 6  Requirements\n\nContent: 6.1 The substrate shall conform to SEMI M1 and to the appropriate polished silicon wafer standard. 6.2 Epitaxial wafer defects shall not exceed the limits as given in Table 1. NOTE 5: When an unetched wafer is observed for slip, it is impossible to differentiate between slip and linear misfit lines. 6.3 Layer Thickness Variation — Unless otherwise specified, the radial thickness variation shall be determined from values measured at the center and half radius $( \\mathbb { R } / 2 )$ locations, on diameters both parallel and perpendicular to the primary flat, and shall be $\\leq 6 \\%$ defined as follows: $$ \\mathrm { V a r i a t i o n } \\left( \\% \\right) = \\frac { \\left( \\frac { R } { 2 } - C \\right) _ { \\mathrm { m a x } } } { C } \\times 1 0 0 \\ $$ where R/2 denotes one of the layer thickness values measured at half radius and C denotes the value at the center point. 6.4 Net Carrier Density Variation — The radial net carrier density variation shall be determined from values measured at the center and half"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 6  Requirements (Part 2)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 6  Requirements\n\nContent: radius (R/2) locations, on diameters both parallel and perpendicular to the primary flat, and shall be $\\leq 1 0 \\%$ for net carrier density $\\geq 1 \\times \\mathrm { i } 0 ^ { 1 5 } \\mathrm { c m } ^ { - 3 }$ and $\\leq 1 5 \\%$ for net carrier density $< 1 \\times \\mathrm { ~ i 0 ^ { 1 5 } ~ c m ^ { - 3 } }$ defined as follows: $$ \\mathrm { V a r i a t i o n } \\left( \\% \\right) = \\frac { \\left( \\frac { R } { 2 } - C \\right) _ { \\mathrm { m a x } } } { C } \\times 1 0 0 \\ $$ where ${ \\mathrm { R } } / 2$ denotes one of the net carrier density values measured at half radius and C denotes the value at the center point."
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 7  Sampling",
    "content": "7.1  Unless otherwise specified, appropriate sample sizes shall be selected from each lot according to ANSI/ASQC Z1.4. Each quality characteristic shall be assigned an acceptable quality level (AQL) in accordance with ANSI/ASQC Z1.4.  Inspection levels shall be agreed upon between supplier and purchaser.  \n7.2  Unless otherwise specified, the following AQL’s shall be assigned:  \n7.2.1  Epitaxial layer thickness, $6 . 5 \\%$ ,\n7.2.2  Epitaxial layer net carrier density, $6 . 5 \\%$ ,\n7.2.3  Epitaxial wafer defects, cumulative, $4 . 0 \\%$ ."
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 8  Test Methods",
    "content": "8.1  Measurements shall be carried out in conformance with the specified SEMI methods. Where no methods are specified or where choices are given, the supplier and purchaser shall agree in advance on the means for making the measurement.  \n8.2  Substrate Determine in accordance with methods defined in SEMI M1."
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 8.3  Epitaxial Layer (Part 1)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 8.3  Epitaxial Layer\n\nContent: 8.3.1 Thickness — Determine in accordance with SEMI MF95 or SEMI MF110. NOTE 6: There is a possibility that various types of infrared reflectance instrumentation may result in different values of epitaxial layer thickness. Therefore, the instrumentation used shall be agreed upon between supplier and purchaser. 8.3.2 Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser. NOTE 7: SEMI MF1392 and SEMI MF1393 are methods for measuring net carrier density using a mercury probe contact. If resistivity is measured, as by SEMI MF374 or SEMI MF525, conversion to dopant density shall be made using SEMI MF723. Net carrier density of very heavily doped layers (or substrates) may be found using SEMI MF398. Net carrier density profiles may be determined directly in accordance with SEMI MF1392 or SEMI MF1393 or indirectly in accordance with SEMI MF672, with conversion from resistivity to net carrier density in accordance with SEMI MF723. If the method used for determining the net"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 8.3  Epitaxial Layer (Part 2)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 8.3  Epitaxial Layer\n\nContent: carrier density profile is not the same as that used to determine the center point net carrier density, correlation between the two methods used shall be established. 8.3.3 Epitaxial Wafer Defects — Determine in accordance with the methods given in Table 1. 8.3.3.1 Surface inspection shall be performed before any other testing. Wafers may be cleaned prior to inspection to minimize difficulty in the visual inspection of defects other than foreign matter. 8.3.3.2 Inspection for slip shall be done using grid elements constructed in accordance with SEMI M17. An element is defective if it contains one or more slip lines. The total number of defective elements shall be less than or equal to $n$ , where $n$ is listed in Table 1. 8.4 If substrates of different type and net carrier density than the product substrates are to be used for deposition control, their type, net carrier density, and quantity per run or lot shall be agreed upon between supplier and purchaser."
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 9  Certification",
    "content": "9.1  Upon request of the purchaser in the contract or order, a manufacturer’s or supplier’s certification that the material was manufactured and tested in accordance with this specification, together with a report of the test results, shall be furnished at the time of shipment.  \n9.2  The user and supplier may agree that the material shall be certified as “capable of meeting” certain requirements. In this context, “capable of meeting” shall signify that the supplier is not required to perform the appropriate tests in Section 8; however, if the user performs the test and the material fails to meet the requirement, the material may be subject to rejection."
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling (Part 1)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling\n\nContent: 10.1 Special packing requirements shall be subject to agreement between the supplier and the purchaser. Otherwise, all wafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination, and in accordance with the best industry practices to provide protection against damage during shipment. 10.2 The wafers supplied under these specifications shall be identified by appropriately labeling the outside of each box or container, and each subdivision thereof, in which it may reasonably be expected that the wafers will be stored prior to further processing. Identification shall include supplier’s name and reference number, purchaser’s P.O. number, quantity, dopant, orientation, conductivity type of substrates and epitaxial layers, carrier density (or resistivity, if so specified in the purchase order or contract), and thickness of the epitaxial layer. The reference number assigned by the supplier shall provide ready access to information concerning the"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling (Part 2)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling\n\nContent: fabrication history of the particular wafers in that lot. Such information shall be retained on file at the manufacturer’s facility for at least one year after the particular lot has been shipped. Table 1 Discrete Epitaxial Wafer Defect Limits Notes: 1 1. Defect limits shall apply to quality area, which is defined as the entire wafer surface except a defined outer annulus: 2 inch and 3 inch $= 2 ~ \\mathrm { m m }$ ; $1 0 0 ~ \\mathrm { { m m } }$ and $1 2 5 \\ \\mathrm { m m } = 3 \\ \\mathrm { m m }$ ; $1 5 0 \\mathrm { m m }$ and $2 0 0 \\mathrm { m m } = 4 \\mathrm { m m }$ and any are included in a window where there is a laser indentification mark. 2. Test method(s) to be agreed upon between supplier and purchaser. 3. For observation of gross slip, examine the epi layer under illumination conditions specified in Section 12.2 of SEMI MF523. For more demanding applications, it may be desirable to etch the surface in accordance with SEMI MF1726 prior to the visual inspection. 4. Any adherent"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling (Part 3)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling\n\nContent: contaminants, such as stains, glovemarks, dirt, smudges, and solvent residues. This characteristic does not include point defects. Any nonadherent contaminant or particulate matter easily removed by industry accepted cleaning techniques shall not constitute foreign matter or haze. 5. In today’s technology, it may be possible to do this inspection using automated laser scanning systems; however, a standard test procedure has yet to be developed. Application of automated inspection must be agreed upon between supplier and user. 6. The cumulative AQL for both front surface and back surface of wafer is $2 . 5 \\%$ . 7. The cumulative AQL for both front surface and back surface of wafer is $1 . 0 \\%$ . Maximum radial penetration, $1 . 0 ~ \\mathrm { m m }$ ; maximum single chip peripheral length, $6 . 3 \\mathrm { m m }$ ; maximum cumulative peripheral length, $6 . 3 ~ \\mathrm { m m }$ . 8. Edge crowning may be reduced by pre-epitaxy edge rounding, or removed by post-epitaxy edge rounding. NOTICE:"
  },
  {
    "title": "SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling (Part 4)",
    "content": "Title: SEMI M2-1103 SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE DEVICE APPLICATIONS - # 10  Packing and Package Labeling\n\nContent: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES",
    "content": "This specification was technically approved by the Global Silicon Wafer Committee and is the direct responsibility of the North American Silicon Wafer Committee. Current edition approved by the North American Regional Standards Committee on December 4, 2003.  Initially available at www.semi.org February 2004; to be published March 2004. Originally published in 1978; last published November 2003."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 1  Purpose",
    "content": "1.1  Sapphire substrates are utilized for heteroepitaxial growth of silicon films for certain types of device structures.  The properties of the films depend in part on the properties of the substrate used.  These specifications are intended to provide specifications for the criteria necessary for growth of films suitable for device production."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 2  Scope (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 2  Scope\n\nContent: 2.1 These specifications cover requirements for five sizes (from 2 inch to $1 5 0 \\mathrm { m m }$ ) of monocrystalline highpurity polished sapphire substrates. Dimensional and crystallographic orientation characteristics are the only standardized properties set forth herein. A purchase specification may require that additional physical properties be defined. Many of these properties are listed, together with test methods suitable for determining their magnitude. Additional information and recommended specification levels for several of these properties are provided in Related Information sections. 2.2 These specifications are directed specifically to sapphire substrates with one polished surface. Substrates polished on both sides, or unpolished, or with epitaxial deposits, are not covered; however, purchasers of such substrates may find these specifications to be a useful guide in defining their requirements. 2.3 Appendix 1 covers dimensional requirements for reclaimed 3 inch sapphire substrates. 2.4 For referee purposes, U.S."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 2  Scope (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 2  Scope\n\nContent: customary units shall be used for substrates of 2.0 and 3.0 in. nominal diameters, and SI (System International, commonly called metric) units for $1 0 0 \\mathrm { m m }$ and larger diameter substrates. NOTICE: This standard does not purport to address safety issues, if any, associated with its use. It is the responsibility of the users of this standard to establish appropriate safety health practices and determine the applicability of regulatory or other limitations prior to use."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 3.1  SEMI Standards",
    "content": "SEMI M1 Specifications for Polished Monocrystalline Silicon Wafers\nSEMI MF26 — Test Methods for Determining the Orientation of a Semiconductive Single Crystal\nSEMI MF523 Practice for Unaided Visual Inspection of Polished Silicon Wafer Surfaces\nSEMI MF533 — Test Method for Thickness and Thickness Variation of Silicon Wafers\nSEMI MF534 — Test Method for Bow of Silicon Wafers\nSEMI MF671 — Test Method for Measuring Flat Length on Wafers of Silicon and Other Electronic Materials\nSEMI MF847 — Test Methods for Measuring Crystallographic Orientation of Flats on Single Crystal Silicon Wafers by X-Ray Techniques\nSEMI MF928 — Test Methods for Edge Contour of Circular Semiconductor Wafers and Rigid Disk Substrates\nSEMI MF1810 — Test Method for Counting Preferentially Etched or Decorated Surface Defects in Silicon Wafers\nSEMI MF2074 — Guide for Measuring Diameter of Silicon and Other Semiconductor Wafers\n3.2  ASTM Standard1  \nE 122 — Practice for Choice of Sample Size to Estimate the Average Quality of a Lot or Process"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 3.3  Other Standard2",
    "content": "ANSI/ASQC Z1.4-1993 — Sampling Procedures and Tables for Inspection by Attributes  \nNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 4.1  Definitions",
    "content": "4.1.1  lot — for the purposes of these specifications, (a) all of the substrates of nominally identical size and characteristics contained in a single shipment, or (b) subdivisions of large shipments consisting of substrates as (a) above which have been identified by the supplier as constituting a lot.  \n4.1.2  sapphire (in silicon-on-sapphire technology) — single crystal aluminum oxide $( \\mathrm { A l } _ { 2 } \\mathrm { O } _ { 3 } )$ having a definite orientation that allows epitaxial silicon deposition.  \n4.1.3  substrate — the polished sapphire slice upon which the epitaxial layer of silicon is grown."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 5  Ordering Information (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 5  Ordering Information\n\nContent: 5.1 Purchase orders for sapphire substrates furnished to these specifications shall include the following items: 5.1.1 Nominal diameter (see Table 1), 5.1.2 Crystal growth method (see Note 1), 5.1.3 Surface orientation (see Table 1 and Figures 1 and 2), 5.1.4 Lot acceptance procedures (see Section 9), 5.1.5 Certification (if required) (see Section 12), and 5.1.6 Packing and marking (see Section 13). 5.2 The following items may be specified optionally in addition to those listed in Section 5.1: 5.2.1 Crystal perfection, 5.2.2 Surface defect and contaminant levels, 5.2.3 Impurities, 5.2.4 Front surface finish quality level (see Figures R2- 1 through R2-4), 5.2.5 Back surface finish, 5.2.6 Secondary flat (see Figure 3), 5.2.7 Flatness (see Table 2), and 5.2.8 Edge Profile. NOTE 1: The crystal growth method (for example, Czochralski or EFG ribbon) is difficult to ascertain in the finished substrates. Verification test procedures or certification of these characteristics (see Section 12) shall be agreed upon between"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 5  Ordering Information (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 5  Ordering Information\n\nContent: the supplier and the purchaser. NOTE 2: Items in Section 5.2 are less commonly specified than the others but are included for completeness as parameters for which methods of evaluation have been developed."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 6  Dimensions and Permissible Variations",
    "content": "6.1  The material shall conform to the dimensions and dimensional tolerances as specified in Table 1 for the following parameters.  \n6.1.1  Diameter,  \n6.1.2  Center Point Thickness,  \n6.1.3  Total Thickness Variation,  \n6.1.4  Primary Flat Length,  \n6.1.5  Secondary Flat Length,  \n6.1.6  Flat Locations, and  \n6.1.7  Bow.  \n6.2  The orientation of the substrate material shall be identified by a flat system as defined in Section 11.  \n6.3  If specified in the purchase order or contract the front surface flatness shall be identified in accordance with the classification system in Table 2.  \n6.4  If specified in the purchase order or contract, the edge shall be rounded and beveled."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 7  Materials and Manufacture",
    "content": "7.1  The material shall consist of slices from sapphire grown by the process specified in the purchase order or contract."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 8  Physical Requirements",
    "content": "8.1  The material shall conform to the crystallographic orientation details listed in Table 1 (see Figure 1).  \n8.2  The following items, if included, shall conform to the requirements specified in the purchase order or contract:  \n8.2.1  Crystal perfection,  \n8.2.2  Surface defect and contaminant levels (See Related Information 1 for surface defect definitions and Table R1-1 for suggested allowable levels of surface defects.),  \n8.2.3  Amount of impurities,  \n8.2.4  Front surface finish quality level (see Related Information 2 and Figures R2-1 through R2-4 for information on recommended front surface finish quality levels), and  \n8.2.5  Back surface finish (see Related Information 2 for recommended back surface finish level)."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 9  Sampling",
    "content": "9.1  Unless otherwise specified, ASTM Practice E 122 shall be used. When so specified, appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4-1993. Each quality characteristic shall be assigned an acceptable quality level (AQL) and lot total percent defective (LTPD) value in accordance with ANSI/ASQC Z1.4-1993 definitions for critical, major, and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL and LTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 10.1  Dimensions — Measure as follows: (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 10.1  Dimensions — Measure as follows:\n\nContent: 10.1.1 Diameter — Determine by a method agreed upon between the supplier and the purchaser at locations specified in Configuration 1 of SEMI MF2074. NOTE 3: Sapphire substrates are highly susceptible to surface damage. While the mechanical dimensions of a slice can be measured by use of tools such as micrometer calipers and other conventional techniques, the substrate may be damaged physically in ways that are not immediately evident. Special care must therefore be used in the selection and execution of measurement methods. 10.1.2 Thickness, Center Point — Determine at the center of the substrate (Point 2 in Figure 4) in accordance with SEMI MF533. 10.1.3 Total Thickness Variation (5 point) Determine in accordance with SEMI MF533, except that thickness measurements shall be made at the five locations in Figure 4 instead of the locations specified in SEMI MF533. Points 1, 3, 4, and 5 in Figure 4, which define the locations of the edge measurements, are located $6 \\mathrm { m m }$ in from the wafer"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 10.1  Dimensions — Measure as follows: (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 10.1  Dimensions — Measure as follows:\n\nContent: periphery. 10.1.4 Flat Length — Determine in accordance with SEMI MF671. 10.1.5 Bow Determine in accordance with SEMI MF534. 10.2 Flat Orientation — Determine in accordance with SEMI MF847. 10.3 Surface Orientation — Determine in accordance with the x-ray method of SEMI MF26. 10.4 Crystal Perfection — Unless otherwise specified, determine in accordance with SEMI MF1810. 10.5 Surface Defects and Contamination — Determine defects in accordance with SEMI MF523. 10.6 Other Impurities — Determine by methods agreed upon between the supplier and the purchaser. 10.7 Front Surface Finish — Determine by methods agreed upon between the supplier and the purchaser. 10.8 Back Surface Finish — Determine by methods agreed upon between the supplier and the purchaser. 10.9 Flatness — Determine by a method agreed upon between the supplier and the purchaser. 10.10 Edge Profile — Determine by a method agreed upon between the supplier and the purchaser. Method B of SEMI MF928 is a non-destructive way of evaluating the"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 10.1  Dimensions — Measure as follows: (Part 3)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 10.1  Dimensions — Measure as follows:\n\nContent: shape of the edge profile; if this method is used, the template to be used shall be agreed upon between the supplier and the purchaser."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 11  Flat System",
    "content": "11.1  Figures 2 and 3 describe the primary and secondary flat system.  \n11.1.1  Primary Flat: $4 5 ^ { \\circ } \\ \\pm \\ 2 ^ { \\circ }$ in the counter-clockwise direction from the projection of the c-axis along an rplane.  \n11.1.2  Secondary Flat (Optional): $9 0 ^ { \\circ } \\pm 2 ^ { \\circ }$ in the counter-clockwise direction from the primary flat, along an r-plane.  \n11.2  The a-axis lies between the two flats bisecting the $9 0 ^ { \\circ }$ angle. Projection of the c-axis lies $4 5 ^ { \\circ }$ in the clockwise direction from the primary flat and $9 0 ^ { \\circ }$ in the clockwise direction from the a-axis."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 12  Certification",
    "content": "12.1  Upon request of the purchaser in the contract or order, a manufacturer’s or supplier’s certification that the material was manufactured and tested in accordance with this specification, together with a report of the test results, shall be furnished at the time of shipment.  \n12.2  In the interest of controlling inspection costs, the supplier and the purchaser may agree that the material shall be certified as “capable of meeting” certain requirements. In this context, “capable of meeting” shall signify that the supplier is not required to perform the appropriate tests in Section 11. However, if the purchaser performs the test and the material fails to  \nmeet the requirements, the material may be subject to rejection."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking\n\nContent: 13.1 Special packing requirements shall be subject to agreement between the supplier and the purchaser. Otherwise all slices shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination, and in accordance with the best industry practices to provide ample protection against damage during shipment. 13.2 The substrates supplied under these specifications shall be identified by appropriately labeling the outside of each box or other container, and each subdivision thereof, in which it may reasonably be expected that the substrates will be stored prior to further processing. Identification shall include, as a minimum, the nominal diameter, orientation, and lot number. The lot number, either (1) assigned by the original manufacturer of the substrates, or (2) assigned subsequent to substrate’s manufacture, but providing reference to the original lot number, shall provide ready access to information concerning the fabrication history of the particular substrates in that lot."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking\n\nContent: Such information shall be retained on file at the manufacturer’s facility for at least one month after that particular lot has been accepted by the purchaser. Flat Normal to r-plane Sapphire Figure 4 Measurement Points for Determination of Layer Thickness Variation Table 1 Dimensional Specification for Sapphire Substrates NOTE 1: For referee purposes, the U.S. Customary units apply. Conversion to metric (SI) equivalents was done following the maximumminimum convention in which the minimum values are rounded up and the maximum values are rounded down to ensure that the equivalent range is always inside the referee range. If the metric equivalents are used for incoming inspection measurements, the rightmost digit of minimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that is within the specification when measured by the referee system of units. CAUTION — The significance of the rightmost digit may vary, depending on the quantity"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking (Part 3)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking\n\nContent: being measured and the precision of the test procedure. Refer to the relevant test method for precision data that can be used to construct appropriate guard bands. NOTE 2: For referee purposes, the metric (SI) units apply. Conversion to U.S. Customary equivalents was done following the maximumminimum convention in which the minimum values are rounded up and the maximum values are rounded down to ensure that the equivalent range is always inside the referee range. If the metric equivalents are used for incoming inspection measurements, the rightmost digit of minimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that is within the specification when measured by the referee system of units. CAUTION — The significance of the rightmost digit may vary, depending on the quantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data that can be used to construct appropriate guard bands."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking (Part 4)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # 13  Packing and Marking\n\nContent: NOTE 3: Equivalent {1 02} r planes are (1 02), (01 2), and (1012), see Figure 1. Table 2 Flatness Classes for Sapphire Substrates"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # APPENDIX 1 SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # APPENDIX 1 SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES\n\nContent: NOTICE: The material in this appendix is an official part of SEMI M3 and was approved by full letter ballot procedures on September 3, 2003. The material in this appendix was originally included in SEMI M3.6-88, Standard for 3 inch Reclaimed Sapphire Substrates. A1-1.1 Dimensional specifications for 3 inch reclaimed sapphire substrates are given in Table A1-1. A1-1.2 Surface orientation shall be as received for reclamation. A1-1.3 Flat location(s) shall be as received for reclamation. A1-1.4 Flatness shall be classified in accordance with Table 2. The amount of surface damage and flatness of the as-received substrate determines final flatness. A1-1.5 Front surface finish shall be in accordance with the purchase order or contract. See Related Information 2 for recommendations on acceptable front surface finish level. A1-1.6 Back surface finish shall be as received for reclamation. A1-1.7 Other characteristics, including sampling, test methods, surface defect limits,"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # APPENDIX 1 SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # APPENDIX 1 SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES\n\nContent: certification, and packing and marking, shall be as specified in SEMI M3. Table A1-1 Dimensional Specification NOTE 1: For referee purposes, the U.S. Customary units apply. Conversion to metric (SI) equivalents was done following the maximumminimum convention in which the minimum values are rounded up and the maximum values are rounded down to ensure that the equivalent range is always inside the referee range. If the metric equivalents are used for incoming inspection measurements, the rightmost digit of minimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that is within the specification when measured by the referee system of units. CAUTION — The significance of the rightmost digit may vary, depending on the quantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data that can be used to construct appropriate guard bands. NOTE 2:"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # APPENDIX 1 SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES (Part 3)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # APPENDIX 1 SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES\n\nContent: Amount of surface damage and flatness of as-received substrate determines final substrate thickness."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS\n\nContent: NOTICE: This related information is not an official part of SEMI M3 and was derived from the original edition of the specifications which erroneously included this optional material as a part of the text of the specification. This related information was approved for publication by full letter ballot procedure on September 3, 2003. R1-1 Definitions for surface defects are found in SEMI MF523, where defects commonly found on silicon slices are defined. Some of these terms do not apply to sapphire substrates, but are present in Table R-1, which lists recommended limits for front surface defect levels, to provide a convenient reference point to the silicon wafer standards, such as SEMI M1. R1-1.1 Minimal Conditions and/or Dimensions — Minimal conditions or dimensions for defects are stated below and shall be used for determining substrate acceptability unless other minimal limiters are agreed upon by the interested parties. Anomalies less than these limits"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS\n\nContent: shall not be considered defects. R1-1.2 Area Contamination — Foreign matter on the surface in localized areas which is revealed as discolored, mottled, or cloudy appearance resulting from smudges, stains, water spots, etc. R1-1.3 Contamination — Any foreign matter detectable under the inspection lighting conditions. R1-1.4 Edge Chips and Indents — Any edge or surface anomaly conforming to the accepted definition greater than 0.010 inch in radial depth and peripheral length. R1-1.5 Cracks — Any anomaly conforming to the accepted definition greater than 0.010 inch $\\mathrm { 0 . 2 5 ~ m m }$ ) in total length. R1-1.6 Craters — Any individually distinguishable surface anomaly conforming to the accepted definition visible when viewed under diffuse illumination. R1-1.7 Crow’s Feet — N.A. R1-1.8 Grooves — N.A. R1-1.9 Haze — Haze is indicated when the image of a narrow beam tungsten lamp filament is detectable on the epi silicon surface. (Under some conditions,"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS (Part 3)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS\n\nContent: contamination may appear as haze.) R1-1.10 Mounds — N.A. R1-1.11 Orange Peel — Any visually detectable roughened surface conforming to the accepted definition observable under diffuse illumination. R1-1.12 Pits — Any individually distinguishable nonremovable surface anomaly conforming to the accepted definition visible when viewed under intense illumination. R1-1.13 Saw Exit Mark — N.A. R1-1.14 Scratch — Any anomaly conforming to the definition with a length-to-width ratio greater than 5:1. R1-1.15 Striation — Any feature conforming to the accepted definition detectable under background lighting conditions. Table R1-1 Recommended Sapphire Substrate Defect Limits NOTE 1: The outer $4 \\mathrm { m m }$ annulus is excluded from these criteria. NOTE 2: Ninety percent of substrate shall be free of contaminants after pre-inspection treatment. Balance of substrate may have light-reflecting particles up to the limit established for Item 2 — Pits. NOTE 3: All chips"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS (Part 4)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 1 RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT LIMITS\n\nContent: shall be beveled. Chips less than $0 . 4 \\mathrm { m m }$ should not be counted. NOTE 4: Haze refers to epitaxial silicon appearance only, not to condition of polished sapphire substrate. NOTE 5: These defects are not observed in SOS wafers. Terms remain for convenient reference to silicon specification. NOTE 6: Cracks are observed in sapphire substrates as fractures or as surface separations along cleavage planes. The cumulative AQL for both front surface and back surface of substrate is $4 \\%$ for both. Crow’s feet see Note 5."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # RELATED INFORMATION 2 RECOMMENDED SURFACE FINISH CHARACTERISTICS FOR SAPPHIRE SUBSTRATES",
    "content": "NOTICE: This related information is not an official part of SEMI M3 and was derived from the original edition of the specifications which erroneously included this optional material as a part of the text of the specification.  This related information was approved for publication by full letter ballot procedure on September 3, 2003."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # R2-1  Front Surface Finish",
    "content": "R2-1.1  The substrate should be polished on one side suitable for the epitaxial growth of silicon.  \nR2-1.2  The quality of this surface may be determined by optical examination at $7 0 \\times$ using Nomarski interference contrast microscopy after etching the substrate in potassium hydroxide at $3 1 0 ^ { \\circ } \\mathrm { C }$ for one to three minutes.  \nR2-1.3  The photomicrographs in Figures R2-1 through R2-4 may be used as a surface quality guide.  \nR2-1.3.1  Figure R2-1 shows an acceptable surface.  \nR2-1.3.2  Figures R2-2 and R2-3 show questionable surfaces that are subject to individual evaluation.  \nR2-1.3.3  Figure R2-4 shows an unacceptable surface."
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # R2-2  Back Surface Finish (Part 1)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # R2-2  Back Surface Finish\n\nContent: R2-2.1 The recommended back surface finish is approximately $3 2 ~ { \\mu \\mathrm { i n } }$ , rms, as determined by stylus or optical profilometer. Figure R2-1 Acceptable Surface Figure R2-2 Questionable Surface Figure R2-3 Questionable Surface Figure R2-4 Unacceptable Surface Figures R2-1 through R2-4 Illustrations of Acceptable, Unacceptable, and Questionable Sapphire Substrate Front Surface Finishes. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by"
  },
  {
    "title": "SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # R2-2  Back Surface Finish (Part 2)",
    "content": "Title: SEMI M3-0304 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE SUBSTRATES - # R2-2  Back Surface Finish\n\nContent: patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS",
    "content": "This specification was technically approved by the Global Silicon Wafer Committee and is the direct responsibility of the North American Silicon Wafer Committee. Current edition approved by the North American Regional Standards Committee on July 27, 2003. Initially available on www.semi.org October 2003; to be published November 2003. Originally published in 1978; previously published July 2003."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 1  Purpose",
    "content": "1.1  These specifications cover requirements for monocrystalline silicon epitaxial layers on sapphire substrates, used for semiconductor device manufacture. The combination of a silicon epitaxial layer on a sapphire substrate is known as a silicon on sapphire (SOS) epitaxial wafer.  By outlining an inspection process and defining various reject criteria, both suppliers and purchasers can uniformly define epitaxial layer quality.  \n1.2  The defects discussed originate from two sources: those which are caused by imperfection in the sapphire substrate and those related to the epitaxial layer, including handling and packaging."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 2  Scope",
    "content": "2.1  The primary standardized properties set forth in this specification relate to physical, dimensional, and electrical characteristics of SOS epitaxial wafers.  \nNOTICE: This standard does not purport to address safety issues, if any, associated with its use.  It is the responsibility of the users of this standard to establish appropriate safety and health practices and determine the applicability of regulatory or other limitations prior to use."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 3.1  SEMI Standard",
    "content": "SEMI M3 Specifications for Polished Monocrystalline Sapphire Substrates  \nSEMI MF81 — Test Method for Measuring Radial Resistivity Variation on Silicon Wafers  \nSEMI MF95 — Test Method for Thickness of Epitaxial Layers of Silicon on Substrates of the Same Type by Infrared Reflectance  \nNOTE 1:  Modifications to this procedure are required for use on SOS wafers.  \nSEMI MF110 — Test Method for Thickness of Epitaxial or Diffused Layers in Silicon by the Angle Lapping and Staining Technique  \nSEMI MF154 — Guide for Identification of Structures and Contaminants Seen on Specular Silicon Surfaces  \nSEMI MF374 — Test Method for Sheet Resistance of Silicon Epitaxial, Diffused, Polysilicon, and Ionimplanted Layers Using an In-Line Four-Point Probe with the Single-Configuration Procedure  \nSEMI MF523 Practice for Unaided Visual Inspection of Polished Silicon Wafers  \nSEMI MF673 — Test Methods for Measuring Resistivity of Semiconductor Slices or Sheet Resistance of Semiconductor Films with a Noncontact EddyCurrent Gage"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 3.2  ASTM Standards1",
    "content": "E 122 — Practice for Choice of Sample Size to Estimate the Average Quality of a Lot or Process  \n3.3  Other Standard2  \nANSI/ASQC Z1.4-1993 — Sampling Procedures and Tables for Inspection by Attributes  \nNOTICE: Unless otherwise indicated, all documents cited shall the the latest published versions."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 4.1  Definitions (Part 1)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 4.1  Definitions\n\nContent: 4.1.1 deposition — the technique involved in the vapor deposition of single-crystal silicon on oriented sapphire substrates. 4.1.2 dopant — a chemical element, usually from the third or fifth columns of the periodic table (typically phosphorous, arsenic, or boron), incorporated in trace amounts in the epitaxial layer to establish its conductivity type and resistivity. 4.1.3 doping — the process of incorporation of a dopant into the epitaxial layer while the film is growing. 4.1.4 epitaxial layer — the layer of semiconductor material that is grown on the substrate. 4.1.5 lot — for the purpose of this document, (a) all of the wafers of nominally identical specification and characteristics contained in a single shipment, or (b) subdivisions of large shipments consisting of epitaxial wafers as above which have been identified by the supplier as constituting a lot. 4.1.6 pre-epitaxial treatment — the process of etching an amount of material from the sapphire substrate in situ prior to deposition. NOTE 2: Hydrogen $\\left( \\mathrm { H } _ { 2 }"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 4.1  Definitions (Part 2)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 4.1  Definitions\n\nContent: \\right)$ gas is commonly used for this purpose. 4.1.7 resistivity $\\left( \\Omega \\cdot \\mathrm { c m } \\right) \\textrm { -- }$ for the purpose of this method, the volume resistivity, the ratio of the potential gradient parallel to the current in the material to the current density. 4.1.8 silicon source — volatile or gaseous silicon compound. NOTE 3: Silane $\\mathrm { ( S i H _ { 4 } ) }$ ) gas is commonly used for this purpose. 4.1.9 substrate — the polished sapphire slice upon which the epitaxial layer is deposited. 4.1.10 surface defects refers to mechanical imperfections, $\\mathrm { S i O } _ { 2 }$ residual dust, and other imperfections visible on the wafer surface. Some examples of surface defects are: dimples, pits, particulates, spots, scratches, smears, hillocks, and polycrystalline regions. Definitions given in SEMI MF154 shall be used. 4.1.11 wafer, SOS epitaxial — the combined sapphire substrate with the deposited epitaxial layer."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 5  Ordering Information",
    "content": "5.1  Purchase orders for sapphire substrates furnished to this specification shall refer to SEMI M3.  \n5.2  Purchase orders for the epitaxial layer on sapphire substrates furnished to this specification shall include specifications for the following items:  \n5.2.1  Silicon source (if required),\n5.2.2  Conductivity type and doping source,\n5.2.3  Pre-epitaxial treatment (if required),\n5.2.4  Thickness and thickness variation,\n5.2.5  Resistivity and resistivity variation,\n5.2.6  Film crystallinity,\n5.2.7  Microparticulate density,\n5.2.8  Surface defects and contamination,\n5.2.9  Methods of test and measurements (see Section\n7),\n5.2.10  Lot acceptance procedures (see Section 8),\n5.2.11  Certification (if required) (see Section 9), and\n5.2.12  Packing and marking (see Section 10)."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 6  Requirements",
    "content": "6.1  The substrate shall conform to the requirements of SEMI M3.  \n6.2  The epitaxial layer shall meet the specification requirements for the following characteristics as specified in the purchase order or contract (see Section 5.2).  \n6.2.1  Pre-epitaxial treatment (if required),  \n6.2.2  Thickness and  thickness variation,  \n6.2.3  Resistivity and resistivity,  \n6.2.4  Film crystallinity,  \n6.2.5  Microparticulate density, and  \n6.2.6  Surface defects.  \n6.2.7  Correlation of these characteristics and verification test procedures or certification of these characteristics shall be agreed upon between the supplier and purchaser."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7  Methods of Test and Measurement",
    "content": "7.1  Substrate — Determine by methods agreed upon between the user and supplier. For measurement methods, see SEMI M3."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2  Epitaxial Layer (See Note 4) (Part 1)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2  Epitaxial Layer (See Note 4)\n\nContent: 7.2.1 Layer Thickness — Determine by a method agreed upon between supplier and purchaser. The film thickness at Point 2, at the wafer center as shown in Figure 1, is the nominal film thickness for the wafer. Recommended: SEMI MF95, suitably modified for use with SOS structures. 7.2.2 Layer Thickness Variation — Unless otherwise specified, the radial thickness variation shall be determined from values measured at the center and edge locations, as shown in Figure 1. Points 1, 3, 4, and 5 are located $6 ~ \\mathrm { m m }$ in from the wafer periphery and define the location of the edge measurements. All thickness values must be within the specified range. For example, for a film specified at $0 . 5 0 \\ \\mu \\mathrm { m } \\pm \\ 1 0 \\%$ , all readings at points 1–5 must be within the range from 0.45 to $0 . 5 5 \\mu \\mathrm { m }$ . 7.2.3 Resistivity — Determine by a method agreed upon between supplier and purchaser. Contacting method: SEMI MF374; Non-contacting method: SEMI MF673. 7.2.4 Radial Resistivity Variation — Determine in"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2  Epitaxial Layer (See Note 4) (Part 2)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2  Epitaxial Layer (See Note 4)\n\nContent: accordance with sampling plan A of SEMI MF81. 7.2.5 Film Crystallinity — Determine by the following or an alternative method as agreed between supplier and purchaser. 7.2.5.1 SOS films can display varying degrees of haze due to polycrystalline silicon deposits in the film. These polycrystalline deposits can result from improper deposition temperatures, substrate surface contaminants, or contaminants in the reactor or reactor gases. 7.2.5.2 Haze can be seen visually and can be quantitatively measured by ultraviolet light reflectance spectroscopy or by x-ray diffraction (pole figure) measurements.3 The ultraviolet light reflectance (UVR) value is commonly measured to determine the film crystalline quality. In this technique, measure the relative reflectance at two wavelengths, 280 and 440 nm, using a clean, polished (100) silicon substrate as the reference as in the following example: 7.2.5.3 Record the difference between the two reflectance values, $R _ { 2 8 0 } – R _ { 4 4 0 }$ , as the UVR value. For films in the thickness"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2  Epitaxial Layer (See Note 4) (Part 3)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2  Epitaxial Layer (See Note 4)\n\nContent: range 0.5 to $0 . 8 ~ { \\mu \\mathrm { m } }$ , the $R _ { 2 8 0 } – R _ { 4 4 0 }$ value shall be less than 15 units. This value is an average of 5 points measured in the wafer as shown in Figure 1. The edge measurements are located at 12.5 mm in from the wafer periphery. 7.2.5.4 For thinner films from 0.2 to $0 . 6 ~ { \\mu \\mathrm { m } } .$ , the reflectance value at the single wavelength of $2 8 0 ~ \\mathrm { n m }$ can be used."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2.5.5  X-ray pole figure analysis measures the volume concentration of microtwins, as $\\%$ (111), in the silicon film. (Part 1)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2.5.5  X-ray pole figure analysis measures the volume concentration of microtwins, as $\\%$ (111), in the silicon film.\n\nContent: 7.2.5.6 The ultraviolet reflectance values and pole figure values are dependent on film thickness, so specified limits are listed for each film thickness in Table 1. 7.2.6 Microparticulate Density — SOS films can display varying degrees of surface cleanliness as viewed with a microscope. Small particles trapped in the film can cause yield losses in some devices. Determine the density of small particles by counting the particles observed during an $X – Y$ scan across the wafer using Normarski interference contrast microscopy at $1 0 0 \\times$ . For particles greater than $2 ~ { \\mu \\mathrm { m } }$ in diameter, the particle density shall be less than 2 defects per square centimeter, excluding the outer $6 \\ \\mathrm { m m }$ of the wafer periphery. Table 1 Ultraviolet Reflection and $\\pmb { \\mathrm { x } }$ -Ray Pole Figure Values $$ \\Delta R _ { 2 8 0 } = \\frac { \\mid R _ { r e f } - R _ { S O S } \\mid } { R _ { r e f } } $$ 7.2.7 Surface"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2.5.5  X-ray pole figure analysis measures the volume concentration of microtwins, as $\\%$ (111), in the silicon film. (Part 2)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2.5.5  X-ray pole figure analysis measures the volume concentration of microtwins, as $\\%$ (111), in the silicon film.\n\nContent: Defects and Contamination — Determine by methods agreed upon between user and supplier. SEMI MF154 is a useful guide for defining a variety of surface features and establishing commonly understood terms for describing surface defects and contamination. SEMI MF523 is also recommended (see Note 5). Recommended maximum levels of surface defects and contamination are listed in Table 2. NOTE 4: SOS wafers are susceptible to surface damage. The thin film on the hard sapphire substrate may be damaged physically in ways that are not immediately evident. Special care must therefore be used in the selection and execution of measurement procedures. NOTE 5: In SEMI MF523, defects commonly found in silicon wafers are defined. Some of these terms do not apply to SOS wafers, but are included in Table 2 to provide a convenient reference point to the silicon wafer and epitaxial wafer standards. In this case, the recommended maximum acceptable limit is shown"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2.5.5  X-ray pole figure analysis measures the volume concentration of microtwins, as $\\%$ (111), in the silicon film. (Part 3)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 7.2.5.5  X-ray pole figure analysis measures the volume concentration of microtwins, as $\\%$ (111), in the silicon film.\n\nContent: as N.A. (not applicable)."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 8  Sampling (Part 1)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 8  Sampling\n\nContent: 8.1 Unless otherwise specified, ASTM Practice E 122 shall be used. When so specified, appropriate sample sizes shall be selected from each lot according to ANSI/ASQC Z1.4-1993. Each quality characteristic shall be assigned an acceptable quality level (AQL) and lot total percent defective (LTPD) value in accordance with ANSI/ASQC Z1.4-1993 definitions for critical, major, and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL and LTPD values. Inspection levels shall be agreed upon between user and supplier. Table 2 Recommended Maximum Surface Defects Levels by Non-Destructive Means NOTE 1: The outer 4 mm annulus is excluded from these criteria. NOTE 2: These defects are not observed in SOS wafers. Terms remain for convenient reference to epitaxial silicon wafer specification. NOTE 3: Ninety percent of the wafers shall be free of these defects. Balance of wafer may have defects at these limits. NOTE 4: All chips shall be beveled. Maximum penetration"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 8  Sampling (Part 2)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 8  Sampling\n\nContent: $3 \\ \\mathrm { m m }$ . Pointed apex chips none. Chips less than $0 . 4 ~ \\mathrm { m m }$ (0.015 in.) shall not be counted. See SEMI M3, Table R1-1. NOTE 5: Cracks are observed in sapphire as fractures or as surface separations along cleavage planes. NOTE 6: Haze refers to the presence of polycrystalline silicon deposits in the film, as described in Section 7.2.5. Haze shall not be visible under lighting conditions of ASTM F 523. NOTE 7: Particulate matter easily removed by industry-accepted cleaning techniques shall not constitute foreign matter."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 9  Certification",
    "content": "9.1  Upon request of the purchaser in the contract or order, a manufacturer’s or supplier’s certification that the material was manufactured and tested in accordance with this specification, together with a report of the test results, shall be furnished at the time of shipment.  \n9.2  In the interest of controlling inspection costs, the supplier and purchaser may agree that the material shall be certified as “capable of meeting” certain requirements. In this context, “capable of meeting” shall signify that the supplier is not required to perform the appropriate tests in Section 7; however, if the purchaser performs the test and the material fails to meet the requirements, the material may be subject to rejection."
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 10  Packing and Marking (Part 1)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 10  Packing and Marking\n\nContent: 10.1 Special packing requirements shall be subject to agreement between the user and supplier. Otherwise all wafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination, and in accordance with the best industry practices to provide protection against damage during shipment. 10.2 The wafers supplied under these specifications shall be identified by appropriately labeling the outside of each box or container, and each subdivision thereof, in which it may reasonably be expected that the wafers will be stored prior to further processing. Identification shall include supplier’s name and reference number, purchaser’s part number, purchaser order number, quantity, dopant, conductivity type of epitaxial layers, resistivity and thickness of the epitaxial layer; the reference number assigned by the supplier shall provide ready access to information concerning the fabrication history of the particular substrates in that lot. Such information shall be retained on file at the manufacturer’s"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 10  Packing and Marking (Part 2)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 10  Packing and Marking\n\nContent: facility for at least one month after that particular lot has been accepted by the purchaser. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such"
  },
  {
    "title": "SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 10  Packing and Marking (Part 3)",
    "content": "Title: SEMI M4-1103 SPECIFICATIONS FOR SOS EPITAXIAL WAFERS - # 10  Packing and Marking\n\nContent: rights, are entirely their own responsibility. Copyright by SEMI® (Semiconductor Equipment and Materials International), 3081 Zanker Road, San Jose, CA 95134. Reproduction of the contents in whole or in part is forbidden without express written consent of SEMI."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS",
    "content": "This specification was technically approved by the Global Silicon Wafer Committee and is the direct responsibility of the European Materials Committee. Current edition approved by the European Regional Standards Committee on July 28, 2000.  Initially available at www.semi.org September 2000; to be published October 2000. Originally published in 1981; previously published in 1985.  \nNOTE: This document replaces the previous version of SEMI M6 and M6.1, M6.2, M6.3, M6.4, and M6.5 in their entirety."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 1  Purpose",
    "content": "1.1  This specification covers the r equirements for silicon wafers for use in photovoltaic (PV) solar cell manufacture."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 2  Scope",
    "content": "2.1  The dimensional characteristic s, crystalline defects and commonly used wafer electronic properties are described.  Two classes of crystalline silicon materials are recognized: monocrystalline and multicrystalline.  \n2.2  This standard does not purport to address safety issues, if any, associated with its use.  It is the responsibility of the users of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.  \n2.3  SI (System International) units are used throughout."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3  Referenced Standards",
    "content": "NOTE 1: The specification recognizes only two discrete material forms monocrystalline and multicrystalline.  In the monocrystalline form one crystallographic orientation describes the whole wafer and in the multicrystalline case there is more than one crystallographic orientation present."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.1  SEMI Standard",
    "content": "SEMI M1 Specifications for Polished Monocrystalline Silicon Wafers"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.2  ASTM Standards1 (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.2  ASTM Standards1\n\nContent: E 122 — Standard Practice for Choice of Sample Size to Estimate the Average for a Characteristic of a Lot or Process F 26 — Standard Test Methods for Determining the Orientation of a Semiconductive Single Crystal F 28 — Standard Test Methods for Minority-Carrier Lifetime in Bulk Germanium and Silicon by Measurement of Photoconductivity Decay F 42 — Standard Test Methods for Conductivity Type of Extrinsic Semiconducting Materials F 43 — Standard Test Methods for Resistivity of Semiconductor Materials F 84 — Standard Test Method for Measuring Resistivity of Silicon Wafers with an In-Line FourPoint Probe F 391 — Standard Test Methods for Minority Carrier Diffusion Length in Extrinsic Semiconductors by Measurement of Steady-State Surface Photovoltage F 398 — Standard Test Method for Majority Carrier Concentration in Semiconductors by Measurement of Wavenumber or Wavelength of the Plasma Resonance Minimum F 533 — Standard Test method for Thickness and Thickness Variation of Silicon Wafers F 613 — Standard Test Method"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.2  ASTM Standards1 (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.2  ASTM Standards1\n\nContent: for Measuring Diameter of Semiconductor Wafers F 657 — Standard Test Method for Measuring Warp and Total Thickness Variation on Silicon Wafers by Noncontact Scanning F 673 — Standard Test Methods for Measuring Resistivity of Semiconductor Slices or Sheet Resistance of Semiconductor Films with a Noncontact EddyCurrent Gage F 1188 — Standard Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption F 1391 — Standard Test Method for Substitutional Atomic Carbon Content of Silicon by Infrared Absorption F 1535 Standard Test Method for Carrier Recombination Lifetime in Silicon Wafers by Noncontact Measurement of Photoconductivity Decay by Microwave Reflectance F 1619 — Standard Test Method for Measurement of Interstitial Oxygen Content of Silicon Wafers by Infrared Absorption Spectroscopy with p-Polarized Radiation Incident at the Brewster Angle"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.3  DIN Standards2 (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.3  DIN Standards2\n\nContent: 50430 — Messung des spezifischen elektrischen Widerstandes von stabformigen Einkristallen aus Silicium oder Germanium mit dem Zwei-SondenGleichstrom-Verfahren (Measurement of the Electrical Resistivity of Silicon or Germanium single Crystals in Bars by means of the Two-Point-Probe Direct Current Method) 50431 — Messung des spezifischen elektrischen Widerstandes von Einkristallen aus Silicium oder Germanium mit dem Vier-Sonden-GleichstromVerfahren bei linearer Anordnung der Sonden (Measurement of the Electrical Resistivity of Silicon or Germanium Single Crystals by Means of the FourPoint-Probe Direct Current method with collinear Four Probe Array) 50432 — Bestimmung des Leitungstyps von Silicium oder Germanium mittels Richttest oder Thermosonde (Determination of the Conductivity Type of Silicon or Germanium by Means of Rectification Test or HotProbe) 50433-1 Bestimmung der Orientierung von Einkristallen mit einem Roentgengoniometer (Determining the orientation of Single Crystals by Means of X-Ray Diffraction)"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.3  DIN Standards2 (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.3  DIN Standards2\n\nContent: 50433-2 Bestimmung der Orientierung von Einkristallen nach der Lichtfigurenmethode (Determining the orientation of Single crystals by Means of Optical Reflection Figure) 50433-3 Bestimmung der Orientierung von Einkristallen mittels Laue-Rueckstrahl-Verfahren (Determination of the Orientation of Single Crystals by Means of Laue Back Scattering) 50438-1 — Bestimmung des Verunreinigungsgehaltes in Silicium mittels lnfrarot-Absorption - Teil 1: Sauerstoff (Determination of impurity Content in silicon by Infrared Absorption - Part 1: oxygen) 50438-2 — Bestimmung des Verunreinigungsgehaltes in Silicium mittels Infrarot-Absorption; Kohlenstoff (Determination of Impurity Content in Silicon by infrared Absorption; Carbon) 50441-1 — Messung der geometrischen Dimensionen von Halbleiterscheiben Teil 1: Dicke und Dickenvariation (Determination of the Geometric Dimensions of Semiconductor Wafers; Part 1: Measurement of Thickness) 3.4 ASQC standard3 ANSI/ASQC Z1.4 — Sampling Procedures and Tables for Inspection by Attributes"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 3.5  JEIDA standard4",
    "content": "JEIDA-53 — Test Method for Carrier Recombination Lifetime in Silicon Wafers by Measurement of Photoconductivity Decay by Microwave Reflectance  \nNOTE 2:  As listed or revised, all documents shall be the latest publications of adopted standards."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 4  Terminology",
    "content": "4.1  dopant — A chemical element , usually from the third or fifth columns of the periodic table, incorporated in trace amounts in a semiconductor crystal to establish its conductivity type and resistivity. Common doping elements are boron and phosphorous.  \n4.2  lot — For the purposes of this document, (a) all of the wafers of nominally identical size and characteristics contained in a single shipment, or (b) subdivisions of large shipments consisting of wafers as listed above which have been identified by the supplier as constituting a lot.  \n4.3  monocrystalline — (synonym: single crystal) A body of crystalline material that contains no large-angle boundaries or twin boundaries.  \n4.4  multicrystalline — A body of crystalline material that contains large-angle boundaries or twin boundaries. Most crystals of this body have dimensions in the millimeter up to centimeter range."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 5  Ordering Information (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 5  Ordering Information\n\nContent: 5.1 Purchase orders for silicon wa fers furnished to this specification shall include the following items: 5.1.1 Nominal dimensions, 5.1.2 Either monocrystalline or mult icrystalline, 5.1.3 Crystal growth method, 5.1.4 Surface orientation, crystal pla nes for monocrystalline wafers 5.1.5 Conductivity type and dopant, NOTE 3: The dopant is difficult to ascertain in the finished wafers. Verification test procedures or certification (see Section 9) shall be agreed upon between the supplier and the purchaser. 5.1.6 Resistivity or resistivity range, 5.1.7 Lot acceptance procedures (see Section 6.4), 5.1.8 Certification (if required) (see Section 8), 5.1.9 Packing and marking (see Sec tion 9), 5.1.10 Selection of test method to be used in evaluating those items for which alternate tests exist (see Section 7), and 5.1.11 Carbon and oxygen content. 5.2 Optional criteria. The followin g items may be specified optionally in addition to those listed above: NOTE 4: Items in Paragraph 5.2 are less commonly specified than"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 5  Ordering Information (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 5  Ordering Information\n\nContent: the others, but are included for completeness as parameters for which methods of evaluation have been developed. 5.2.1 Impurities other than common doping elements, 5.2.2 Diffusion length, and 5.2.3 Minority carrier lifetime. NOTE 5: Up to now diffusion length and minority carrier lifetime cannot be measured with sufficient inter-laboratory accuracy. Subsequent recommendations, following lifetime round robin experiments, will be available in the future and will be presented in an addendum to this standard. Even in the case of comparable and reproducible lifetime and diffusion length measurements, the measured characteristics must be regarded as an indication for solar cell efficiency. There is no general relation between initial minority carrier lifetime and solar cell efficiency as other parameters such as carbon or oxygen content will also influence the wafer in the solar cell process. However, in practical cases a dependence between minority carrier lifetime and solar cell efficiency can be found for a"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 5  Ordering Information (Part 3)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 5  Ordering Information\n\nContent: fixed solar cell process and a certain silicon wafer material. If one of them is changed the relation between them is suspect to change too."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 6.1  Dimensions and Permissible V ariations (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 6.1  Dimensions and Permissible V ariations\n\nContent: 6.1.1 Wafer Thickness and Variation 6.1.1.1 Wafer thickness is typically 33 0 micrometer in 1999. In the future wafers should be specified in 50 micrometer intervals in the range between 150 and 400 micrometers. 6.1.1.2 The variation of wafer thickne ss in a lot as measured according to 7.2 at the center point of each wafer will be less than $1 5 \\%$ of the specified wafer thickness. 6.1.2 Rectangular Mainly Square Wafer Dimensions — Depending upon the wafer type, one of the sections 6.1.2.1, 6.1.2.2 or 6.1.2.3 applies. 6.1.2.1 Square Crystalline Silicon Wa fer Dimensions 6.1.2.1.1 Physical dimensions — See Figure 1, Table 2 Rectangular cells are permitted as long as the measures of A and B are according to the nominal size measures in Table 2. Example: $\\mathbf { A } = 1 0 0 \\mathrm { m m }$ , $\\mathbf { B } = 1 5 0 \\mathrm { m m }$ . Dimension D (identical for all sizes) $\\operatorname* { m i n } \\ = \\ 0 . 5 \\ \\operatorname* { m m }$ , $\\operatorname* { m a x } = 2 . 0 \\ \\operatorname* {"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 6.1  Dimensions and Permissible V ariations (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 6.1  Dimensions and Permissible V ariations\n\nContent: m m }$ . By bilateral agreement, one corner can be of different angle and size to indicate the orientation of the wafer. Squareness: The wafer will fit inside a square of the maximum dimension A and contain a square of the minimum dimension A. 6.1.2.1.2 TTV: 50 micrometer. 6.1.2.2 Circular Monocrystalline Pho tovoltaic Solar Cell Silicon Wafers 6.1.2.2.1 Diameters (mm): 100, 125, 150, 175, 200: Variation in diameter: $\\pm 1 \\mathrm { m m }$ all sizes 6.1.2.2.2 TTV: 30 micrometer. 6.1.2.2.3 Warp: 75 micrometer. 6.1.2.3 Pseudo-Square Monocrystallin e Photovoltaic Solar Cell Silicon Wafers 6.1.2.3.1 Physical dimensions: See Figure 2, Table 3 6.1.2.3.2 TTV: 30 micrometer. 6.1.2.3.3 Warp: 75 micrometer. 6.2 Materials and Manufacture 6.2.1 The material shall consist of w afers conforming to the structural class specified in the purchase order or contract."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 6.3  Physical Parameters",
    "content": "6.3.1 The material shall conform to the crystallographic orientation details as specified in the purchase order or contract.  \n6.3.2  The material shall conform to the details specified in the purchase order or contract, as follows:  \n6.3.2.1  Conductivity type and dopant (see Note 3),  \n6.3.2.2  Resistivity,  \n6.3.2.3  Amounts of impurities other th an common dopants (such as phosphorous, boron), especially oxygen and carbon content (optional),  \n6.3.2.4  Diffusion length (optional), an d  \n6.3.2.5  Minority-carrier lifetime (optio nal).  \n6.4  Wafer defect limits — See Tab le 1.  \nTable 1  Wafer Defect Limits  \n\\* Characteristics are defined in SEMI M1, Section 10. NOTE 1:  The outer $1 \\mathrm { m m } ( 0 . 0 4 0 \" )$ is excluded from these criteria. NOTE 2:  Excluding conchoidal chips."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 6.5  Sampling",
    "content": "6.5.1  Unless otherwise specified, Pr actice E 122 shall be used.  \n6.5.1.1  When so specified, appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4. Each quality characteristic shall be assigned an acceptable quality level (AQL) and lot tolerance percent defective (LTPD) value in accordance with ANSI/ASQC Z1.4 definitions for critical, major, and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL and LTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7  Test Methods (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7  Test Methods\n\nContent: NOTE 6: Silicon wafers are extremely fragile. While the mechanical dimensions of a wafer can be measured by use of tools such as micrometer calipers and other conventional techniques, the wafer may be damaged physically in ways that are not immediately evident. Special care must therefore be used in the selection and execution of measurement methods. 7.1 Length, Width, or Diameter — Determine the diameter of circular wafers in accordance with ASTM Test Method F 613. Determine the side length of square wafers by a method agreed upon between the supplier and the purchaser. 7.2 Thickness, Center Point — De termine in accordance with ASTM Test Methods F 533 or DIN 50441-1. 7.3 Thickness Variation — Determ ine in accordance with ASTM Test Methods F 533 or F 657. 7.4 Structural Class — Determine the structural class by a method agreed upon between the supplier and the purchaser. 7.5 Surface Orientation — Determine in accordance with ASTM Test Methods F 26 or DIN 50433-1, DIN 50433-2 and DIN 50433-3. 7.6 Conductivity Type —"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7  Test Methods (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7  Test Methods\n\nContent: Determi ne in accordance with ASTM Test Methods F 42 or DIN 50432. 7.7 Resistivity — Determine by m ethods agreed upon between the supplier and the purchaser. NOTE 7: Resistivity of wafers is most appropriately determined for referee purposes by ASTM Method $\\mathrm { ~ F ~ } 8 4$ or DIN 50431. Reliable measurements with these methods can only be made in regions of a wafer which contain no grain boundaries; these methods are therefore not appropriate for multicrystalline material. Under some circumstances these tests may be considered destructive, and an alternative means may be required. One non-destructive test is ASTM Test method F 673, having a range from 0.001 to $1 0 0 \\ \\Omega \\cdot$ -cm. This method is relatively insensitive to the presence of grain boundaries and is recommended for all material types. Another nondestructive test is ASTM Test Method F 398. This method is limited to carrier concentrations in the ranges from $1 . 5 \\times 1 0 ^ { 1 8 } \\ \\mathrm { c m } ^ { - 3 }$ to $1 . 5 \\times 1 0 ^ { 2 1 }"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7  Test Methods (Part 3)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7  Test Methods\n\nContent: ~ \\mathrm { c m } ^ { - 3 }$ for n-type silicon and from $3 \\times 1 0 ^ { 1 8 } \\ \\mathrm { c m } ^ { - 3 }$ to $5 \\times 1 0 ^ { 2 0 } \\ \\mathrm { c m } ^ { - 3 }$ for p-type, and has only moderate inter-laboratory precision. Other available methods include ASTM Test methods $\\mathrm { ~ F ~ } 4 3$ or DIN 50430 (referee methods requiring a bar-shaped sample). 7.8 Other Impurities — Determine by methods agreed upon between the supplier and the purchaser. NOTE 8: ASTM Test Methods F 1188, F 1619 and DIN 50438-1 are specific tests for oxygen. ASTM F 1391 and DIN 50438-2 are specific tests for carbon; special thick test specimens are necessary. 7.9 Minority Carrier Diffusion Len gth — Determine by methods agreed upon between the supplier and the purchaser. NOTE 9: Methods for minority carrier diffusion length are listed in ASTM F 391."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 7.10  Minority Carrier Lifetime — D etermine by methods agreed upon between the supplier and the purchaser.",
    "content": "NOTE 10:  Methods for minority carrier lifetime measurements are given in ASTM F 28 (bulk material), ASTM F 1535 (wafers) and JEIDA-53 (wafers). As the wafer methods measure an effective lifetime, the sample preparation (surface passivation) and measurement conditions will influence the results and must be considered."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 8  Certification",
    "content": "8.1  Upon request of the purchaser in the contract or order, a manufacturer’s or supplier’s certification that the material was manufactured and tested in accordance with this specification, together with a report of the test results, shall be furnished at the time of shipment.  \n8.2  In the interest of controlling in spection costs, the supplier and the purchaser may agree that the material shall be certified as ‘capable of meeting’ certain requirements. In this context, ‘capable of meeting’ shall signify that the supplier is not required to perform the appropriate tests in Section 7. However, if the purchaser performs the test and the material fails to meet the requirement, the material may be subject to rejection."
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 9  Packing and Package Lab eling (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 9  Packing and Package Lab eling\n\nContent: 9.1 Special packing requirements shall be subject to agreement between the supplier and the purchaser. Otherwise all wafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination, and in accordance with the best industry practices to provide ample protection against damage during shipment. 9.2 The wafers supplied under the se specifications shall be identified by appropriately labeling the outside of each box or other container and each subdivision thereof in which it may reasonably be expected that the wafers will be stored prior to further processing. Identification shall include as a minimum the nominal diameter, conductivity type, dopant, orientation, resistivity range, and lot number. The lot number, either (1) assigned by the original manufacturer of the wafers, or (2) assigned subsequent to wafer manufacture but providing reference to the original lot number, shall provide easy access to information concerning the fabrication history of the"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 9  Packing and Package Lab eling (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # 9  Packing and Package Lab eling\n\nContent: particular wafers in that lot. Such information shall be retained on file at the manufacturer’s facility for at least one year after that particular lot has been accepted by the purchaser. Table 2 Rectangular Mainly Square Photovoltaic Solar Cell Silicon Wafer Dimensions (letters as in Figure 1) Table 3 Pseudo-Square Monocrystalline Photovoltaic Solar Cell Silicon Wafer Dimensions (letters as in Figure 2)"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # APPENDIX 1 (Part 1)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # APPENDIX 1\n\nContent: NOTE: The material in this appendix is an official part of SEMI M6 and was approved by full letter ballot procedures on July 28, 2000 by the European Regional Standards Committee. A1-1 Crystal Orientation of Monocr ystalline silicon wafers A1-1.1 A typical crystal orientation fo r monocrystalline silicon wafers is ${ < } 1 0 0 { > }$ .in the plane of the wafer. A1-2 Wafer resistivity A1-2.1 Typical wafer resistivity is betw een $0 . 5 ~ \\Omega$ -cm and 2 $\\Omega$ -cm. A1-3 Oxygen and Carbon Contents A1-3.1 Typical values. A-1.3.1.1 Interstitial oxygen $< 1 \\times 1 0 ^ { 1 8 } \\mathrm { a t / c m } ^ { 3 }$ for CZ material and less than $8 \\times 1 0 ^ { 1 7 } \\mathrm { a t / c m } ^ { 3 }$ for multicrystalline wafers. A-1.3.1.2 Substitutional carbon $< 5 \\times 1 0 ^ { 1 7 } \\mathrm { ~ a t / c m } ^ { 3 }$ for CZ and $1 \\times 1 0 ^ { 1 8 } \\mathrm { a t / c m } ^ { 3 }$ for multicrystalline material. A1-4 Lifetime and Minority Carrier Diffusion Length A1-4.1 Typical minority carrier lifetim e values for wafers used in"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # APPENDIX 1 (Part 2)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # APPENDIX 1\n\nContent: the solar cell manufacturing process lie in a range between $1 ~ \\mu \\mathrm { s }$ and $2 0 ~ \\mu \\mathrm { s }$ . NOTICE: SEMI makes no warranties or representations as to the suitability of the guidelines set forth herein for any particular application. The determination of the suitability of these guidelines is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These guidelines are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights,"
  },
  {
    "title": "SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # APPENDIX 1 (Part 3)",
    "content": "Title: SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS - # APPENDIX 1\n\nContent: and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS",
    "content": "This specification was technically approved by the Global Silicon Wafer Committee and is the direct responsibility of the North American Silicon Wafer Committee. Current edition approved by the North American Regional Standards Committee on April 11, 2003.  Initially available at www.semi.org June 2003; to be published July 2003. Originally published in 1984; previously published March 2001.  \nNOTICE: This document was completely rewritten in 2003."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 1  Purpose",
    "content": "1.1  This specification covers requirements for virgin silicon test wafers to be used for mechanical testing, and routine process monitoring in semiconductor manufacturing."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 2  Scope (Part 1)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 2  Scope\n\nContent: 2.1 This specification covers dimensional and crystallographic properties of monocrystalline virgin silicon test wafers together with selected electrical and surface defect characteristic. 2.2 This specification covers virgin test wafers in all standard wafer diameters from 2 inch to $3 0 0 ~ \\mathrm { { m m } }$ . It classifies test wafers according to the items specified. It provides three classes of smaller diameter test wafers (through $1 2 5 ~ \\mathrm { m m } ,$ ), and two classes of larger diameter test wafers (from $1 5 0 \\mathrm { m m }$ ). 2.3 This specification does not cover test wafers intended for applications placing higher demands on silicon wafers, such as particle counting, measuring resolution in a photolithography process, or monitoring metallic contamination; for wafers to be used in these applications, the user should reference SEMI M24. 2.4 For referee purposes, U.S. customary units shall be used for wafers of 2- and 3-inch nominal diameter and SI (System International), commonly called metric units, for $1 0"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 2  Scope (Part 2)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 2  Scope\n\nContent: 0 \\mathrm { m m }$ and larger diameter wafers. NOTICE: This standard does not purport to address safety issues, if any, associated with its use. It is the responsibility of the users of this standard to establish appropriate safety and health practices and determine the applicability of regulatory or other limitations prior to use. SEMI M18 — Format for Silicon Wafer Specification Form for Order Entry SEMI M24 Specification for Polished Monocrystalline Silicon Premium Wafers 3.2 ASTM Standards1 F1241 — Standard Terminology of Silicon Technology"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 3.3  Other Standards",
    "content": "A comprehensive list of applicable standard test methods from a variety of sources is given in Table 1 of SEMI M18.  \nNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 4  Terminology",
    "content": "4.1  Definitions of terms related to silicon wafer technology are given in ASTM Terminology F1241.  \n4.2  Definitions for some additional relevant terms are given in SEMI M1.  \n4.3  The following definitions apply in the context of this specification:"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 4.4  Definitions",
    "content": "4.4.1  mechanical test wafer — silicon wafer suitable for testing equipment with emphasis on dimensional and structural characteristics only.  \n4.4.2  process test wafer — silicon wafer suitable for process monitoring as well as some processing applications in semiconductor manufacturing. Also called monitor wafer.  \n4.4.3  virgin test wafer — test wafer that has not been used previously in semiconductor manufacturing."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 3.1  SEMI Standards",
    "content": "SEMI M1 Specifications for Polished Monocrystalline Silicon Wafers"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.1  Small Diameter Wafers (Part 1)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.1  Small Diameter Wafers\n\nContent: 5.1.1 Items that may be specified when ordering silicon wafers are listed in SEMI M18. Not all of these items are required for ordering small diameter (2 in., 3 in., $1 0 0 \\ \\mathrm { m m }$ , and $1 2 5 \\mathrm { ~ m m } )$ test wafers. The following items are included in the three specification groups shown in Table 1; numbers in square brackets following the item are the item numbers in SEMI M18: 5.1.1.1 Group 1, General and Geometrical — Growth method [1.1], diameter [6.1], surface orientation [6.9], thickness [6.7], orientation fiducials (flats and notches) [6.2–6.5], and edge profile [6.6]. 5.1.1.2 Group 2, Surface Characteristics — Surface defects as listed in Tables 3 and 4 [7.1–7.2, 8.1–8.16]. 5.1.1.3 Group 3, Basic Intrinsic Properties Conductivity type [1.3], dopant [1.4], and resistivity [2.1]. Table 1 Classifications for Small Diameter Wafers $5 . 1 . 2 \\ \\mathrm { N o t }$ all of the above items must be specified explicitly; the specifications for many of the items are determined by the combination"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.1  Small Diameter Wafers (Part 2)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.1  Small Diameter Wafers\n\nContent: of wafer classification and nominal diameter. In all cases, the following must be specified on the purchase order for all classes of small diameter test wafers: 5.1.2.1 Wafer Classification (A, B or C), 5.1.2.2 Nominal diameter and surface orientation, 5.1.2.3 Growth method (see Section 7.1), 5.1.2.4 Lot acceptance procedures (see Section 9.1), 5.1.2.5 Certification (if required) (see Section 12), 5.1.2.6 Packing and Marking (see Section 13), 5.1.2.7 Any options listed in the table, and 5.1.2.8 Appropriate test methods when more than one is listed for the parameter in Table 1 of SEMI M18. 5.1.3 For Class A and B test wafers, that require controlled surface characteristics, certain surface defect limits (see Section 11), must be specified in addition to the items listed in Section 5.1.2, see Table 3, Sections 8.1–8.16. 5.1.4 For Class A wafers, the following must be specified in addition to the items listed in Sections 5.1.2 and 5.1.3 (see Section 8.1): 5.1.4.1 Conductivity type 5.1.4.2 Resistivity"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.2  Large Diameter Wafers (Part 1)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.2  Large Diameter Wafers\n\nContent: 5.2.1 Items that may be specified when ordering silicon wafers are listed in SEMI M18. Not all of these items are required for ordering large diameter (150, 200, and $3 0 0 \\mathrm { m m } )$ ) test wafers. The following items are included in the two specification groups shown in Table 2; numbers in square brackets following the item are the item numbers in SEMI M18. Table 2 Wafer Classifications for Large Diameter Wafers 5.2.1.1 Group 1, General and Geometrical ― Growth method [1.1], diameter [6.1], surface orientation [6.9], thickness [6.7], orientation fiducials (flats and notches) [6.2–6.5], and edge profile [6.6]. 5.2.1.2 Group 2, Surface and Intrinsic Properties Surface defects as listed in Table 3 [7.1–7.2, 8.1–8.16], conductivity type [1.3], dopant [1.4], and resistivity [2.1]. $5 . 2 . 2 \\ \\mathrm { N o t }$ all the specifications must be specified explicitly; the specifications for many of the items are determined by wafer classification and nominal diameter. In all cases the following must be specified"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.2  Large Diameter Wafers (Part 2)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 5.2  Large Diameter Wafers\n\nContent: on the purchase order for all classes of large diameter test wafers: 5.2.2.1 Wafer Classification (Mechanical or Process), 5.2.2.2 Nominal diameter and surface orientation, 5.2.2.3 Growth method (see Section 7.1), 5.2.2.4 Lot acceptance procedures (see Section 9.1), 5.2.2.5 Certification (if required) (see Section 12), 5.2.2.6 Packing and Marking (see Section 13), 5.2.2.7 Any options listed in the table, and 5.2.2.8 Appropriate test methods when more than one is listed for the parameter in Table 1 of SEMI M18."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 6  Dimensions and Permissible Variations",
    "content": "6.1  The material shall conform to the parameters as specified in Table 3, 4, or 5.  \n6.2  If test wafers are specified to be edge contoured, the profile shall conform to the requirements in Section 5.2 of SEMI M1 and to the dimension $C _ { y }$ in the associated polished silicon wafer standard applicable to the same nominal diameter and thickness. If edge profiling is not specified explicitly, there is no specification for the geometrical dimensions of any profiles that may exist on the wafers.  \n6.3  The material shall conform to the crystallographic orientation details as listed in the tables."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 7  Materials and Manufacture",
    "content": "7.1  The material shall consist of wafers from crystals grown by the process specified in the purchase order or contract."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 8  Electrical Requirements",
    "content": "8.1  Class A test wafers and process test wafers (only) shall conform to the details specified in the purchase order or contract, as follows:  \n8.1.1  Conductivity type  \n8.1.2  Resistivity"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 9  Sampling",
    "content": "9.1  Unless otherwise specified, ASTM Practice E 122 shall be used. When so specified, appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4. Each quality characteristic shall be assigned an acceptable quality level (AQL) and lot total percent defective (LTPD) value in accordance with ANSI/ASQC Z1.4 definitions for critical, major, and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL and LTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 10  Test Methods",
    "content": "NOTE 1: Silicon wafers are extremely fragile. While the mechanical dimensions of a wafer can be measured by use of tools such as micrometer calipers and other conventional techniques, the wafer may be damaged physically in ways that are not immediately evident. Special care must therefore be used in the selection and execution of measurement methods.  \nNOTE 2: The crystal growth method (for example, Czochralski or Float Zone) and dopant (for example, boron, phosphorous or antimony) used are difficult to ascertain in finished wafers. Verification test procedures for certification of these characteristics shall be agreed upon between the supplier and the purchaser.  \n10.1  Use test methods for the specified quantities as listed in Table 1 of SEMI M18."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 11  Surface Defect Criteria (Part 1)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 11  Surface Defect Criteria\n\nContent: 11.1 Minimal Conditions or Dimensions — The minimal conditions or dimensions for defects stated below shall be used for determining wafer acceptability. Anomalies smaller than these limits shall not be considered defects. 11.2 area contamination — any foreign matter on the surface in localized areas which is revealed under the inspection lighting conditions as discolored, mottled, or cloudy appearance resulting from smudges, stains, water spots, etc. 11.3 crack — any anomaly conforming to the definition and greater than $0 . 2 5 \\mathrm { \\ m m }$ (0.010 inch) in total length. 11.4 crow's foot — any anomaly conforming to the definition and greater than $0 . 2 5 \\mathrm { \\ m m }$ (0.010 inch) in total length. 11.5 dimple — any smooth surface depression greater than $3 \\mathrm { m m }$ in diameter. 11.6 edge chip and indent — any edge anomaly including saw exit marks conforming to the definition and greater than $0 . 2 5 ~ \\mathrm { m m }$ (0.010 inch) in radial depth and peripheral length. 11.7 hand scribe mark"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 11  Surface Defect Criteria (Part 2)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 11  Surface Defect Criteria\n\nContent: — any mark such as that caused by a diamond scribe that is visible under diffuse illumination. 11.8 haze — haze is indicated when the image of a narrow beam tungsten lamp filament is detectable on the polished wafer surface. (Under some conditions contamination may appear as haze.) 11.9 orange peel — any roughened surface conforming to the definition that is observable under diffuse illumination. 11.10 particulate contamination — distinct particles resting on the surface, which is revealed under, collimated light as bright points. 11.11 pit — any individually distinguishable nonremovable surface anomaly conforming to the definition and visible when viewed under high intensity illumination. 11.12 saw marks any surface irregularities conforming to the definition that is observable under diffuse illumination. 11.13 scratch — any anomaly conforming to the definition and having a length-to-width ratio greater than 5:1. 11.14 slip — any pattern of short ridges aligned along ${ < } 1 1 0 >$ directions and visible under"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 11  Surface Defect Criteria (Part 3)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 11  Surface Defect Criteria\n\nContent: diffuse illumination. 11.15 striations — any helical features conforming to the definition and visible under diffuse illumination. meet the requirement, the material may be subject to rejection."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking (Part 1)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking\n\nContent: 12.1 Upon request of the purchaser in the contract or order, a manufacturer’s or supplier’s certification that the material was manufactured and tested in accordance with this specification, together with a report of the test results, shall be furnished at the time of shipment. 12.2 In the interest of controlling inspection costs, the supplier and the purchaser may agree that the material shall be certified as “capable of meeting” certain requirements. In this context, “capable of meeting” shall signify that the supplier is not required to perform the appropriate tests in Section 9. However, if the purchaser performs the test and the material fails to 13.1 Special packing requirements shall be subject to agreement between the supplier and the purchaser. Otherwise, all wafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination, and in accordance with the best industry practices, to provide ample protection against damage during shipment. 13.2 The wafers supplied"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking (Part 2)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking\n\nContent: under this specification shall be identified by appropriately labeling the outside of each box or other container and each subdivision thereof in which it may reasonably be expected that the wafers will be stored prior to further processing. Table 3 Specifications for Small Diameter Silicon Test Wafers NOTE 1: A revision to SEMI M18 to provide this item number is being developed. When this revision is completed, this specification will b revised to include the assigned item number from SEMI M18. Table 4 Specifications for Large Diameter Silicon Test Wafers NOTE 1: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for surface metals. Test wafer characteristics are defined to be the “unsorted process capability for these parameters and accordingly, will not be sorted. Products needed special surface metal requirements should be described by SEMI M24 criteria. NOTE 2: Test wafers are cleaned a to a defined prime wafer supplier process, with a stated capability for"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking (Part 3)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking\n\nContent: removable LLS. Test wafer characteristics are defined to be th s capability for these parameters and accordingly, will not be sorted. Products needing special LLS requirem ld be de ibed by SEMI M24 criteria. NOTE 3: A revision to SEMI M18 rovide this item number is being developed. When this revision is completed, this specification will be revised to include the assigned item number from SEMI M18. Table 5 Guide for Specifying $2 0 0 ~ \\mathsf { m m }$ & $3 0 0 ~ \\mathsf { m m }$ Polished Silicon Process Test Wafers for Advanced Applications NOTE 1: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for removable LLS. Test wafer characteristics are defined to be the “unsorted” process capability for these parameters and accordingly, will not be sorted. Products needing special LLS requirements should be described by SEMI M24 criteria. NOTE 2: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for surface metals."
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking (Part 4)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking\n\nContent: Test wafer characteristics are defined to be the “unsorted” process capability for these parameters and accordingly, will not be sorted. Products needed special surface metal requirements should be described by SEMI M24 criteria. NOTE 3: The A revision to SEMI M18 to provide this designation item number is in process being developed. When the this revision to SEMI M18 is completed, this document specification will be revised to include the assigned item number from SEMI M18 designation. NOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this"
  },
  {
    "title": "SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking (Part 5)",
    "content": "Title: SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS - # 13  Packing and Marking\n\nContent: standard may require use of copy-righted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES",
    "content": "NOTE: This specification was modified in September 1999 to correct an editorial error present in Figure 4A.\nA Publication Improvement Proposal (PIP) form was submitted in August 1999."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 1  Preface (Part 1)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 1  Preface\n\nContent: 1.1 These specifications cover two groups of substrate requirements for monocrystalline high-purity gallium arsenide wafers used in semiconductor and electronic device manufacture. Dimensional and crystallographic orientation characteristics and limits on surface defects are the only standardized properties set forth below. 1.2 A complete purchase specifica tion may require that additional physical, electrical, and bulk properties be defined. These properties are listed, together with test methods suitable for determining their magnitude where such procedures are documented. 1.3 These specifications are direct ed specifically to gallium arsenide wafers with one or both sides polished. Unpolished wafers or wafers with epitaxial films are not covered; however, purchasers of such wafers may find these specifications helpful in defining their requirements. 1.4 The material is Single Crystal Gallium Arsenide (GaAs) having a cubic zinc blende structure and having the following properties. The following properties are for use as"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 1  Preface (Part 2)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 1  Preface\n\nContent: guidelines: 1.5 For reference purposes, SI (Sy stem International, commonly called metric) units shall be used."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 2.1  ASTM Standards1",
    "content": "E 122  Practice for Choice of Sample Size to Estimate Average Quality of a Lot or Process  \nF 26  Test Methods for Determining the Orientation of a Semiconductive Single Crystal  \n$F$ 76  Test Methods for Measuring Hall Mobility and Hall Coefficient in Extrinsic Semiconductor Single Crystals  \n$F$ 154  Practices and Nomenclature for Identification of Structures and Contaminants Seen on Specular Silicon Surfaces  \nF 523  Practice for Unaided Visual Inspection of Polished Silicon Slices  \nF 533  Test Method for Thickness and Thickness Variation of Silicon Slices  \n$F$ 534  Test Method for Bow of Silicon Slices  \n$F$ 613  Test Method for Measuring Diameter of Silicon Slices and Wafers  \nF 657  Test Method for Measuring Warp and Total Thickness Variation on Silicon Slices and Wafers by a Non-Contact Scanning Method  \n$F$ 671  Test Method for Measuring Fiducial Flat Length and Deviation  \n$F$ 928  Test Method for Edge Contour of Silicon Wafers"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 2.2  Other Standard2",
    "content": "ANSI/ASQC Z1.4-1993  Sampling Procedures and Tables for Inspection by Attributes"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 3  Definitions (Part 1)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 3  Definitions\n\nContent: 3.1 Bow of a semiconductor sli ce or wafer, a measure of concave or convex deformation of the median surface of a slice or wafer, independent of any thickness variation which may be present. Bow is a bulk property of the test specimen, not a property of an exposed surface. Generally, bow is determined with a test specimen in a free, unclamped condition. Units of bow are generally micrometers or inches. 3.2 Dopant a chemical element, usually from the second, fourth, or sixth columns of the periodic table for the case of III-V compounds, incorporated in trace amounts in a semiconductor crystal to establish its conductivity type and resistivity. 3.3 Lot for the purpose of this d ocument, (a) all of the wafers of nominally identical size and characteristics contained in a single shipment, or (b) subdivisions of large shipments consisting of wafers as above which have been identified by the supplier as constituting a lot. 3.4 Flat Diameter the linear dim ension across the surface of a semiconductor wafer from the center of"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 3  Definitions (Part 2)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 3  Definitions\n\nContent: the flat through the wafer center to the circumference of the wafer on the opposite edge along the diameter perpendicular to the flat. (See Figure 6.) NOTE 4 The flat diameter may be associated with the primary orientation flat, with a secondary flat, if present, or with any other flat, if present. In such cases, the terms may be modified as primary orientation flat diameter, secondary flat diameter, etc. 3.5 Orthogonal Misorientation in $\\{ \\ 1 0 0 \\}$ wafers cut intentionally “off-orientation,” the angle between the projection of the vector normal to the slice surface onto the $\\{ { \\ 1 0 0 } \\}$ plane and the projection on that plane of the nearest direction. (See Figure 5.) 3.6 Total Thickness Variation ( TTV) the difference between the maximum and minimum thickness values of a slice or wafer encountered during a scan pattern or a series of point requirements. TTV is generally expressed in micrometers or mils (thousandths of an inch). 3.7 Warp of a semiconductor sl ice or wafer, the difference between the maximum"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 3  Definitions (Part 3)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 3  Definitions\n\nContent: and minimum distances of the median surface of the slice or wafer from a reference plane, encountered during a scan pattern. Warp is a bulk property of the test specimen, not a property of an exposed surface. Warp is generally expressed in micrometers or mils (thousandths of an inch). 3.8 Edge Contouring on slices whose edges have been shaped by mechanical and/or chemical means, a description of the profile of the boundary of the slice joining the front and back sides."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 4  Ordering Information (Part 1)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 4  Ordering Information\n\nContent: 4.1 Purchase orders for gallium ar senide wafers furnished to this specification shall include the following items: 4.1.1 Nominal diameter (see applicable SEMI Standard for polished GaAs wafers), 4.1.2 Thickness (see applicable SEMl Standard for polished GaAs wafers), 4.1.3 Total Thickness Variation (see applicable SEMI Standard for polished GaAs wafers), 4.1.4 Surface orientation (see applic able SEMI Standard for polished GaAs wafers). There are two options of flat location for $2 \"$ and $3 \"$ diameter polished mono-crystalline GaAs wafers for integrated circuit and optoelectronic applications. They are V-Groove (as illustrated in Figures 1 and 3) and Dove-Tail (as illustrated in Figures 2 and 4). These designations describe the shape of groove that can be etched perpendicular to the primary flat. The following are the options of wafer surface orientation: A. $( 1 0 0 ) \\pm 0 . 5 ^ { \\circ }$ as shown in Figures 1 and 2 B. For V-Groove option: (100) off $2 ^ { \\circ }$ toward the (110) plane which is"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 4  Ordering Information (Part 2)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 4  Ordering Information\n\nContent: located between the primary and secondary flats as shown in Figure 3. Figure 5 illustrates orthogonal misorientation. For Dove-Tail option: (100) off $2 ^ { \\circ }$ toward any of the nearest (110) planes as shown in Figure 4. Figure 5 illustrates orthogonal misorientation. 4.1.5 Lot Acceptance Procedures (see Section 8), 4.1.6 Certification (see Section 11), 4.1.7 Packing and Marking (see Sec tion 12). 4.2 Optional Criteria The follo wing items may be specified optionally in addition to those listed above: 4.2.1 Crystal Growth Method, 4.2.2 Etch Pit Density (EPD) of Cry stal, 4.2.3 Crystal Growth Perfection, 4.2.4 Impurity Type, 4.2.5 Surface Condition of Wafer, 4.2.6 Edge Contour, 4.2.7 Mobility, 4.2.8 Resistivity, 4.2.9 Carrier Concentration, 4.2.10 Thermal Conversion Characte ristics."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 5  Dimensions and Permissi ble Variations",
    "content": "5.1  The material shall conform to the dimensions and dimensional tolerances as specified in the applicable polished gallium arsenide slice standard.  \n5.2  If edge contoured wafers are s pecified on the purchase order, the profile shall conform to the following requirements at all points on the wafer periphery.  \n5.2.1  When the wafer is aligned with the SEMI Wafer Edge Profile Template (see Figure 6) so that the $\\mathbf { \\boldsymbol { x } }$ -axis of the template is coincident with the wafer surface and the y-axis of the template is tangent with the outermost radial portion of the contour, the wafer edge profile must be contained within the clear region of the template. (See Figure 7 for example of acceptable and unacceptable contours.)  \n5.2.2  No sharp points or protrusions are permitted anywhere on the wafer edge contour.  \n5.2.3  Cosmetic attributes of the edge contour are not covered by this specification.  They shall be agreed upon between supplier and purchaser."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 6  Materials and Manufactur e",
    "content": "6.1  The material shall consist of w afers from ingots grown to the material definition specified in the purchase order or contract."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 7  Physical Requirements",
    "content": "7.1  The material shall conform to the crystallographic orientation details as specified in the applicable polished gallium arsenide slice standard.  \n7.2  The material shall conform to the details specified in the purchase order or contract as follows:  \n7.2.1  Conduction Type,\n7.2.2  Dopant,\n7.2.3  Carrier Concentration,\n7.2.4  Resistivity,\n7.2.5  Thermal Conversion Characte ristics,\n7.2.6  Etch Pit Density,\n7.2.7  Mobility,\n7.2.8  Surface Characteristics,\n7.2.9  Growth Methods."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 9  Test Methods",
    "content": "9.1  Diameter  Determine by AS TM Test Method F\n613.  \n9.2  Thickness, Center Point  De termine by ASTM Test Method F 533.  \nNOTE 2  GaAs wafers are extremely fragile. While the mechanical dimensions of a slice can be measured by use of tools such as a micrometer calipers and other conventional techniques, the slice may be damaged physically in ways that are not immediately evident. Special care must therefore be used in the selection and execution of measurement methods."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 9.3  Flat Length  Determine by A STM Test Method F 671.",
    "content": "9.4  Flat Orientation  Determine by etching method identified in the appropriate polished GaAs wafer standard.  \n9.5  Bow and Warp  Determine b ow in accordance with ASTM Test Method F 534 and warp in accordance with ASTM Test Method F 657.  \n9.6  Total Thickness Variation  D etermine by ASTM Test Method F 533 or F 657.  \n9.7  Surface Orientation  Determined by ASTM Test Methods F 26.  \n9.8  Orthogonal Misorientation  Determined by a method agreed upon between the supplier and purchaser.  \n9.9  Surface Defects and Contamin ation Determined by a method agreed upon between the supplier and purchaser.  \n9.10  Mobility  Determined by ASTM Test Methods F 76. 9.11  Crystal Perfection  Determi ned by a method agreed upon between the supplier and purchaser."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 8  Sampling",
    "content": "8.1  Unless otherwise specified, Pr actice E 122 shall be used. When so specified, appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4. Each quality characteristic shall be assigned an acceptable quality level (AQL) or lot total percent defective (LTPD) value in accordance with ANSI/ASQC Z1.4 definitions for critical, major and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL or LTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 10  Standard Defect Limits",
    "content": "10.1  Determined by agreement between supplier and purchaser as to limits."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 11  Certification",
    "content": "11.1  Upon request of the purchaser in the contract or order, a manufacturer’s or supplier’s certification that the material was manufactured and tested in accordance with this specification together, with a report of the test results, shall be furnished at the time of shipment.  \n11.2  In the interest of controlling in spection costs, the supplier and the purchaser may agree that the material  \nshall be certified as “capable of meeting” certain requirements. In this context, “capable of meeting” shall signify that the supplier is not required to perform the appropriate tests in Section 9. However, if the purchaser performs the test and the material fails to meet the requirement, the material may be subject to rejection."
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking (Part 1)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking\n\nContent: 12.1 Special packing and marking r equirements shall be subject to agreement between the supplier and the purchaser. Otherwise, all wafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination in accordance with the best industry practices to provide ample protection against damage during shipment. 12.2 The wafers supplied under the se specifications shall be identified by appropriately labeling the outside of each box or other container and each subdivision thereof in which it may reasonably be expected that the wafers will be stored prior to further processing. Identification shall include as a minimum the nominal diameter, conductive dopant, orientation, resistivity range, and lot number. Table 1. Equivalent Orientations V-Groove Option 12.3 The lot number, either (1) assi gned by the original manufacturer of the wafers, or (2) assigned subsequent to slice manufacture but providing reference to the original lot number, shall provide easy access to"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking (Part 2)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking\n\nContent: information concerning the fabrication history of the particular wafers in that lot. Such information shall be retained on file at the manufacturer’s facility for at least one month or as negotiated between vendor and user after that particular lot has been accepted by the purchaser. Table 2. Equivalent Orientations Dove-Tail Option The symmetry of GaAs crystal structure allows other Miller indices to be used for identifying surface and flat orientations. This table lists various possibilities which meet the requirements for the above two options. NOTE: For V-Groove Option, the relative directions in a single column must be maintained. For Dove-Tail Option, any of the 110 tilt directions are considered equivalent. Top View of LEC Crystal Showing Asand Ga Facet Figures 1A and 1B Both Diagrams Show a GaAs Wafer with Surface Orientation A and Flat Option V-Groove Figures 2A and 2B Both Diagrams Show a GaAs Wafer with Surface Orientation A and Flat Option Dove-Tail Figures 3A and 3B Both Diagrams Show a GaAs"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking (Part 3)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking\n\nContent: Wafer with Surface Orientation B and Flat Option V-Groove Figures 4A and 4B Both Diagrams Show a GaAs Wafer with Surface Orientation B and Flat Option Dove-Tail Figure 7 SEMI Wafer Edge Profile Template NOTE 1: For referee purposes, U.S. customary units are to be used for 2 and 3 in. diameter wafers and SI units otherwise. NOTE 2: The y-coordinate of point C is 1/3 the nominal wafer thickness. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant"
  },
  {
    "title": "SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking (Part 4)",
    "content": "Title: SEMI M9-0999 SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES - # 12  Packing and Marking\n\nContent: literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.1-96 STANDARD FOR ROUND 50.8 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS (Part 1)",
    "content": "Title: SEMI M9.1-96 STANDARD FOR ROUND 50.8 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS\n\nContent: NOTE: This entire document was rewritten in 1995. The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements A The diameter standard means that the dimension is centered to this value. Table 2 Orientation and Flat Location Requirements A See Table 1 in SEMI M9. B Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 and 3 in SEMI M9. Figure 1 also shows the orientation of the V-groove figures relative to KOH etch pits. C The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the"
  },
  {
    "title": "SEMI M9.1-96 STANDARD FOR ROUND 50.8 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS (Part 2)",
    "content": "Title: SEMI M9.1-96 STANDARD FOR ROUND 50.8 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS\n\nContent: suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.2-96 STANDARD FOR ROUND 76.2 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS (Part 1)",
    "content": "Title: SEMI M9.2-96 STANDARD FOR ROUND 76.2 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS\n\nContent: NOTE: This entire document was revised in 1995. The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements The diameter standard means that the dimension is centered to this value. Table 2 Orientation and Flat Location Requirements A See Table 1 in SEMI M9. B Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 and 3 in SEMI M9. Figure 1 also shows the orientation of the V-groove figures relative to KOH etch pits. C The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the"
  },
  {
    "title": "SEMI M9.2-96 STANDARD FOR ROUND 76.2 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS (Part 2)",
    "content": "Title: SEMI M9.2-96 STANDARD FOR ROUND 76.2 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS\n\nContent: suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.3-89 STANDARD FOR ROUND 2 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS (Part 1)",
    "content": "Title: SEMI M9.3-89 STANDARD FOR ROUND 2 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS\n\nContent: The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements A For referee purposes, metric (SI) units apply. Table 2 Orientation and Flat-Location Requirements A The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal. B See Table 1. C Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 through 4. Figures 1 and 2 also show the orientation of the V-groove and Dove-tail figures relative to KOH etch pits. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular"
  },
  {
    "title": "SEMI M9.3-89 STANDARD FOR ROUND 2 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS (Part 2)",
    "content": "Title: SEMI M9.3-89 STANDARD FOR ROUND 2 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS\n\nContent: application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.4-89 STANDARD FOR ROUND 3 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS (Part 1)",
    "content": "Title: SEMI M9.4-89 STANDARD FOR ROUND 3 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS\n\nContent: The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements A For referee purposes, metric (SI) units apply. Table 2 Orientation and Flat-Location Requirements A The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal. B See Table 1. C Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 through 4. Figures 1 and 2 also show the orientation of the V-groove and Dove-tail figures relative to KOH etch pits. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular"
  },
  {
    "title": "SEMI M9.4-89 STANDARD FOR ROUND 3 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS (Part 2)",
    "content": "Title: SEMI M9.4-89 STANDARD FOR ROUND 3 inch DIAMETER POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR OPTOELECTRIC APPLICATIONS\n\nContent: application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.5-96 STANDARD FOR ROUND 100 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS (Part 1)",
    "content": "Title: SEMI M9.5-96 STANDARD FOR ROUND 100 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS\n\nContent: NOTE: This entire document was revised in 1995. The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements A The diameter standard means that the dimension is centered to this value. Table 2 Orientation and Flat- Location Requirements A See Table 1 in SEMI M9. B Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 and 3 in SEMI M9. Figure 1 also shows the orientation of the V-groove figures relative to KOH etch pits. C The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the"
  },
  {
    "title": "SEMI M9.5-96 STANDARD FOR ROUND 100 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS (Part 2)",
    "content": "Title: SEMI M9.5-96 STANDARD FOR ROUND 100 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE APPLICATIONS\n\nContent: suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (Part 1)",
    "content": "Title: SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS\n\nContent: The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements A Actual Primary Orientation Flat Length depends on allowed variation in the wafer diameter and the orientation flat diameter. Variation in Primary Orientation Flat Length is calculated assuming that the end points of Primary Orientation Flat will have curvature of a circle of radius R $= 0$ or $\\mathrm { R } = 3 ~ \\mathrm { m m }$ ; this circle will be tangent to the orientation flat and also tangent to the wafer circumference. Calculated nominal linear length of Primary Orientation Flat (the straight part of the flat) are $4 4 . 0 0 \\mathrm { m m }$ in a case of ${ \\sf R } = 0$ mm and 42.90 respectively on a case of $\\mathrm { R } = 3 ~ \\mathrm { m m }$ . B Actual Secondary Flat Length also depends on allowed variation in the wafer diameter and the Secondary Flat Diameter. Variation in Secondary Flat Length is calculated. Calculated nominal linear lengths of the Secondary Flat (the"
  },
  {
    "title": "SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (Part 2)",
    "content": "Title: SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS\n\nContent: straight part of the flat) are $2 7 . 2 2 \\ \\mathrm { m m }$ in the case of $\\mathrm { R } = 0 \\mathrm { m m }$ , and $2 6 . 2 5 \\mathrm { m m }$ , respectively, in the case of $\\mathrm { R } = 3 ~ \\mathrm { m m }$ . Table 2 Orientation and Flat-Location Requirements A The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal. B See Table 1. C Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 through 4. Figure 1 also shows the orientation of the V-groove figure relative to the KOH etch pits. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The"
  },
  {
    "title": "SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (Part 3)",
    "content": "Title: SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS\n\nContent: determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED)",
    "content": "This specification was technically approved by the Global Compound Semiconductor Committee and is the direct responsibility of the North American Compound Semiconductor Committee. Current edition approved by the North American Regional Standards Committee on December 15, 1999.  Initially available at www.semi.org January 2000; to be published February 2000. Originally published in 1995; previously published in 1996.  \nNOTE: This document was rewritten in its entirety in February 2000."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 1  Purpose",
    "content": "1.1  This specification defines prop erties of $1 5 0 ~ \\mathrm { m m }$ monocrystalline GaAs substrates, in agreement with presently established industry practice.  It uniquely defines those mechanical parameters that do not need, for technical reasons, a choice of different values."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 2  Scope",
    "content": "2.1  The parameters defined includ e the values and tolerances of wafer diameter, thickness and surface orientation. The position and depth of the notch and laser marking are also specified."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Physical Requirements",
    "content": "2.2  The complete specification of this product includes the requirements of SEMI M9, excluding those that are not relevant to this specification (e.g., flat positions).  \n2.3  This standard does not purport to address safety issues, if any, associated with its use.  It is the responsibility of the users of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.  \nTable 1  Physical Requirements"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 3.1  SEMI Standards (Part 1)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 3.1  SEMI Standards\n\nContent: SEMI M12 — Specification for Serial Alphanumeric Marking of the Front Surface of Wafers NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The determination of the suitability of the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights,"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 3.1  SEMI Standards (Part 2)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 3.1  SEMI Standards\n\nContent: and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 1  Scope",
    "content": "1.1  The purpose of this document is to list, illustrate, and define various characters, features, and contaminants that are seen on highly polished GaAs wafers and present recommended practices for observation of these defects. These occurrences are frequently referred to as surface defects. The defects and common synonyms are arranged alphabetically in Section 4, and each structure is referred to by its most common name and, in some cases, probably origins.  \n1.2  Two cases of surface preparati ons are considered in this document:  (1) surfaces after chemical polishing, and (2) mechanically and chemically polished surfaces.  \n1.3  This standard may involve haz ardous materials, operations, and equipment. This standard does not purport to address all the safety problems associated with its use. It is the responsibility of whoever uses this standard to consult and establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 2.1  SEMI Standard",
    "content": "SEMI M9 — Specifications for Round Polished Monocrystalline Gallium Arsenide Slices  \n2.2  ASTM Standard1  \nF 47 — Crystallographic Perfection of Silicon by Preferential Etch Techniques  \n2.3  Other Standard  \nANSI/ASQC Z1.4-1993 — Sampling Procedures and Tables for Inspection by Attributes"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 3  Significance and Use",
    "content": "3.1  This document contains a com pilation of the most commonly observed singularly discernable structures on polished GaAs surfaces. Ambiguities and uncertainties regarding surface defects may be resolved by reference to this document."
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 1)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: cell structure — (block structure): Malformations attributable to crystal inhomogeneities and that have their origins in the crystal growth process. chips — (edge chips, peripheral chips, peripheral indents, surface chips): Areas of material mechanically removed from the surface or edge of a wafer. Chips indicate crystallographic damage in the adjacent material. The origins of some chips are in the handling of wafers arising from the physical transfer or placement of the specimen for process, measurement, or inspection purposes. The size of a chip is defined by its maximum radial depth and peripheral chord length as measurable on an orthographic shadow projection of the specimen outline. apex chip —Any material missing from the edge of a wafer having at least 2 distinct interior boundaries which form one or more distinct intersections. chuck marks — Any physical mark on either surface of a wafer caused by a chuck or wand. contaminant — (solvent residue, wax residue,"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 2)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: film, mottled surface, smudge): Surface feature that cannot be removed by the pre-inspection (non-etching) cleaning. NOTE Contaminant may be foreign matter on the surface such as localized areas which are smudged, stained, discolored, mottled, etc., or larger areas exhibiting a hazy or cloudy appearance resulting from a film of foreign material. Solvent residue: type of film found on wafer surfaces after solvent evaporation from the surface. Note: The residue comes from either the solvent itself or material that the solvent has removed from the surface and redeposited. Wax residue: film of wax that migrated onto the wafer surface from several possible sources. NOTE The wax originally may have been used to hold the crystal in place during slicing or polishing. Excessive heat used in mounting or demounting, during lapping or polishing processes, may cause the wax to polymerize. crack — Cleavage or fracture that extends to the surface of a slice. It may or may not pass"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 3)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: through the entire thickness of the slice. Often cracks are caused by the improper handling of wafers. NOTE Some crack-defect structures can be traced to process related events. cavity — (void) A vacancy or hole in the wafer. NOTE Usually left by dissolved precipitates and Ga inclusions, As disassociation or created by excess vapor pressure. Dimple — Deformation appearing in mechanically polished GaAs wafers. NOTE This surface texture can be induced by floating the wafers during the initial stages of polishing. Dislocation — See slip, lineage, pit. edge chip — See chip. Embedded — abrasive grains Abrasive particles mechanically forced into the surface of the wafer. etch pi t — See pit. film — See contaminant. flake — Material missing from one, but not the other, side of a wafer, whose sole interior boundary is one distinct line or arc not exceeding $2 ~ \\mathrm { m m }$ in length, nor projecting into the wafer beyond the specified edge exclusion. gallium inclusion — A"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 4)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: segregated Ga-rich droplet incorporated into the surface structure. NOTE Normally caused by insufficient As vapor pressure at the termination of the crystal growth process or by Ga complexing with some dopants near saturation. grain boundary — See lineage. haze — (cloud, nebula): Attributable to light scattering by concentrations of microscopic surface irregularities such as pits, oxides, small ridges or scratches, particles, etc. The light reflection from an individual irregularity probably could not be readily detected by the unaided eye, so haze is a mass effect. It is seen as a high density of tiny reflections. NOTE This type of contamination may occur during slicing, lapping, or polishing. lamella — A special case of the twin. A multiple twin, extremely thin and relatively long, which may intersect more than one plane. lineage — (dislocation pits, grain boundary): Lowangle grain boundary resulting from an array of dislocations. This angle may vary from a fraction"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 5)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: of a second to a minute of arc difference in orientation from one part of the crystal to another. The array of dislocations will appear as rows of pits on a preferentially etched surface. NOTE Lineage can be induced into the material in crystal growth or in subsequent thermal or epitaxial processes. Lineage will be visible to the unaided eye only after preferential etching. macroscratch —See scratch. microscratch — See scratch. microtwin — See twin. orange peel — (roughness, texture): Large featured roughened type of surface visible to the unaided eye, occasionally seen on all types of polished wafers. NOTE Orange peel is usually symptomatic of a process control problem. In the case of chemical polishing for instance, an excessively fast polishing rate, or nonuniform flow of oxidizer during polishing, can result in orange peel. Conversely, it can also be caused by insufficient stock removal. particulate — (dust): Discrete particle of material which can usually be"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 6)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: removed by (non-etching) cleaning. pit — (dislocation, etch pit): Depression in the wafer surface which has a definite and distinguishable shape, that is, a place where the sloped sides of the pit meet the wafer surface. NOTE Pits can be caused by the various growths or polishing processes. Preferential etch pits result where dislocations intersect the wafer surface after treatment with a preferential etch. These pits so formed usually have a characteristic shape related to the surface and bulk crystallographic orientation. polycrystalline — (poly): Body of semiconductor materials that contain large-angle grain boundaries, twin boundaries, or both. precipitates — A localized concentration of dopant at its solubility limit formed during crystal growth. probe damage — Any damage to the wafer surface caused by mechanical probing or measurement. roughness — see orange peel. saw blade defects —A depression in the wafer surface made by the blade, which may not be visible"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 7)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: before polishing. saw exit chip —A particular kind of edge chip, found at the point where the saw blade completed its cut of the wafer. It is typically flat or arc shaped instead of irregular in shape, and can sometimes be confused with the orientation flats. scratch — (macroscratch, microscratch): Long, narrow, shallow groove or cut below the established plane of the surface, seen either before or after etching. The ratio of the length of the figure to the width of the figure must be greater than 5:1 in order to be defined as a scratch. Macroscratches are visible to the unaided eye under high intensity illumination. Microscratches are not visible to the unaided eye under high intensity illumination. slip — (dislocation pit, preferential etch pits, stress effect) (see also pit): Process of plastic deformation in which one part of a crystal undergoes a shear displacement relative to another in a fashion which preserves the crystallinity of the material. Slip is"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 8)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: evidenced by a pattern of one or more straight lines of 10 or more dislocation etch pits per millimeter which do not necessarily touch each other. striations — Striations appear in Czochralski grown crystals regardless of their resistivity. tweezer mark — Any mark on the wafer caused by handling with tweezers. twin — A body of crystal within the wafer in which the lattice is of two parts, related to each other in orientation as mirror images, across a coherent planar interface known as the twinning plane or twin boundary. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is the responsibility of the user of these standards to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any particular application. The determination of the suitability of"
  },
  {
    "title": "SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms (Part 9)",
    "content": "Title: SEMI M9.7-0200 SPECIFICATION FOR ROUND 150 mm POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) - # 4  Definitions and Descriptio ns of Terms\n\nContent: the standard is solely the responsibility of the user. Users are cautioned to refer to manufacturer’s instructions, product labels, product data sheets, and other relevant literature respecting any materials mentioned herein. These standards are subject to change without notice. The user’s attention is called to the possibility that compliance with this standard may require use of copyrighted material or of an invention covered by patent rights. By publication of this standard, SEMI takes no position respecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in this standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and the risk of infringement of such rights, are entirely their own responsibility."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS",
    "content": "This specification was technically approved by the Global Silicon Wafer Committee and is the direct responsibility of the North American Silicon Wafer Committee.  Current edition approved by the North American Regional Standards Committee on April 22, 2004.  Initially available at www.semi.org June 2004; to be published July 2004.  Originally published in 1988; previously published November 2003."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 1  Purpose",
    "content": "1.1  This specification defines and provides examples of silicon epitaxial wafer requirements for integrated circuit device manufacture.  It is restricted to wafers of diameter $1 0 0 ~ \\mathrm { ~ m m }$ or greater with epitaxial layer thickness less than or equal to $2 5 \\ \\mu \\mathrm { m }$ .  By defining inspection procedures and acceptance criteria, both suppliers and consumers may uniformly define product characteristics and quality requirements."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 2  Scope (Part 1)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 2  Scope\n\nContent: 2.1 This specification covers characteristics of both the substrate (as specified in SEMI M1) and the epitaxial layer, in-cluding handling and packaging. The primary standard-ized properties set forth in this specification relate to physical, electrical, and surface defect parameters. 2.2 The primary standard-ized properties set forth in this specification relate to physical, electrical, and surface defect parameters. 2.3 A complete purchase specification requires that additional physical properties be specified along with suitable test methods for their measurements. SEMI M18 may be used for this purpose. 2.4 These specifications are specifically directed to silicon homoepitaxial deposits on homogeneous silicon substrates only, for which more stringent uniformity and surface defect criteria are required than specified in SEMI M2. NOTICE: This standard does not purport to address safety issues, if any, associated with its use. It is the responsibility of the users of this standard to establish appropriate"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 2  Scope (Part 2)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 2  Scope\n\nContent: safety and health practices and determine the applicability of regulatory limitations prior to use."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.1  SEMI Standards (Part 1)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.1  SEMI Standards\n\nContent: SEMI M1 — Specifications for Polished Monocrystalline Silicon Wafers SEMI M2 — Specification for Silicon Epitaxial Wafers for Discrete Device Applications SEMI M18 — Format for Silicon Wafer Specification Form for Order Entry SEMI M43 Guide for Reporting Wafer Nanotopography SEMI M44 — Guide for Conversion Factors for Interstitial Oxygen in Silicon SEMI M53 — Practice for Calibrating Scanning Surface Inspection Systems using Certified Depositions of Monodisperse Polystyrene Latex Spheres on Unpatterned Semiconductor Wafer Surfaces SEMI MF95 — Test Method for Thickness of Epitaxial Layers of Silicon on Substrates of the Same Type by Infrared Reflectance SEMI MF110 Test Method for Thickness of Epitaxial or Diffused Layers in Silicon by the Angle Lapping and Staining Technique SEMI MF154 — Guide for Identification of Structures and Contaminants Seen on Specular Silicon Surfaces SEMI MF374 — Test Method for Sheet Resistance of Silicon Epitaxial Layers Using an Inline Four-Point Probe with the Single"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.1  SEMI Standards (Part 2)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.1  SEMI Standards\n\nContent: Configuration SEMI MF398 — Test Method for Majority Carrier Con-centration in Semiconductors by Measurement of Wavelength of the Plasma Resonance Minimum SEMI MF523 Practice for Unaided Visual Inspection of Polished Silicon Slices SEMI MF525 — Measuring Resistivity of Silicon Wafers Using a Spreading Resistance Probe SEMI MF672 Test Method for Measuring Resistivity Profiles Perpendicular to the Surface of a Silicon Wafer Using a Spreading Resistance Probe SEMI MF723 — Practice for Conversion between Resistivity and Dopant Density for Boron-Doped and Phosphorus-Doped Silicon SEMI MF951 — Test Method for Determination of Radial Interstitial Oxygen Concentration Variation in Silicon SEMI MF1188 — Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption With Short Baseline SEMI MF1239 Test Methods for Oxygen Precipitation Characterization of Silicon Wafers by Measurement of Interstitial Oxygen Reduction SEMI MF1241 — Terminology of Silicon Technology SEMI MF1366 — Test"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.1  SEMI Standards (Part 3)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.1  SEMI Standards\n\nContent: Method for Measuring Oxygen Concentration in Heavily Doped Silicon Substrates by Secondary Ion Mass Spectrometry SEMI MF1392 — Test Method for Determining Net Carrier Density Profiles in Silicon Wafers by Capacitance-Voltage Measurements with a Mercury Probe SEMI MF1393 — Test Method for Determining Net Carrier Density in Silicon Wafers by Miller Feedback Profiler Measurements with a Mercury Probe SEMI MF1726 Guide for Analysis of Crystallographic Perfection of Silicon Wafers SEMI MF1727 — Practice for Detection of Oxidation Induced Defects in Polished Silicon Wafers"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 3.2  Other Standards",
    "content": "ANSI/ASQC Z1.4 — Sampling Procedures and Tables for Inspection by Attributes  \nISO 14644-1 — Cleanrooms and associated controlled environments — Part 1: Classification of airborne particulates2  \nNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 1)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: 4.1 Many terms relating to silicon technology are defined in SEMI MF1241. 4.2 Descriptions of other epitaxial wafer defects covered in Table 1 are given in SEMI MF154. 4.3 Definitions of selected epi wafer defects, extended to consider automatic surface inspection are given below. 4.3.1 mound (epi) — a rounded protrusion on a semiconductor wafer surface, which may have one or more partially developed facets (see Figure 1). NOTE 1: Scattering event size reported by SSIS will differ from the physical size of the object. The figure captions in the examples highlight this fact. No useful method exists at the present time to quantify this relationship (see Section 7.3.3.3) 4.3.1.1 Discussion — Related characteristics include the following: Device characteristics that may be affected — critical feature dimensions, lithographic equipment focus, gate oxide integrity. Detection characteristics used for characterization mound height, diameter at $50 \\%$ height. Discrimination characteristics used for"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 2)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: characterization — positive height: $1 0 { - } 1 0 0 \\mathrm { n m }$ , or approximately $20 \\%$ of the epi layer thickness; diameter: $0 . 1 \\mathrm { - } 6 ~ \\mu \\mathrm { m }$ ; circular symmetry. Specification characteristics used for wafer qualification — number per wafer, mound height, height to diameter. 4.3.2 epi stacking fault — a two dimensional effect that results from a deviation from the normal stacking sequence of atoms in a crystal. [SEMI MF154, SEMI MF1727] NOTE 2: Discrimination and specification characteristics are given in this section to facilitate equipment development (see Section 7.3.3.3) and are not intended for use in commercial wafer specifications. 4.3.2.1 Discussion — Epi stacking faults are typically linked together into squares in the case of $\\{ 1 0 0 \\}$ oriented wafers, and triangles in the case of $\\{ 1 1 1 \\}$ oriented wafers. Most stacking faults are nucleated at the epi layer substrate boundary, though some have been observed being nucleated further into the epi"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 3)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: growth process. Faults are aligned along specific crystallographic directions. For $\\{ 1 0 0 \\}$ wafer the sides of the faults are aligned along ${ < } 1 1 0 >$ directions. The length of a side is typically proportional to the epi layer thickness and related to the crystallographic orientation. In order to minimize the strain around a stacking fault contaminants may diffuse to these defects. Some stacking faults may have an effect on the local growth rate giving the stacking fault a three dimension aspect. This three dimensional aspect changes their light scattering cross section when observed by an SSIS (see Figures 3 through 7). Still more complicated are overlapping stacking faults which scatter even more than a single stacking fault of the same size (see figure 4). Other types of defects may be composites of stacking faults and polysilicon growth which can also appear larger than a single stacking fault of the same lateral dimensions (see Figures 5 and 6). Related characteristics include the"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 4)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: following: Device characteristics that may be affected leakage and gate oxide integrity, from crystallographic changes. Detection characteristics used for characterization — side length and depth, orientation parallel to a ${ < } 1 1 0 >$ direction. Discrimination characteristics used for characterization — shape, length $\\sim$ epi layer thickness: $1 { - } 1 0 ~ \\mu \\mathrm { m }$ . Stacking faults may cluster (see Figure 7) and scatter more than a single stacking fault. Specification characteristics used for wafer qualification — Number per wafer. Since certain types of epi stacking faults have no observed impact on device performance while others are killer defects no number can be assigned without a clear identification of the type of epi stacking fault that is involved. 4.4 Other terms are defined as follows: 4.4.1 autodoping, of an epitaxial layer incorporation of dopant originating from the substrate into the epitaxial layer. Also called self-doping. NOTE 3: Sources of autodoping can be the"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 5)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: back and front surfaces and edges of the substrate, other substrates in the reactor, the susceptor, or other parts of the deposition assembly. 4.4.2 chemical vapor deposition, in semiconductor technology — a process in which a controlled chemical reaction produces a thin surface film. NOTE 4: Epitaxial growth is an example of a special case of chemical vapor deposition (CVD). 4.4.3 edge crown — the difference between the surface elevation 1/8 inch $( 3 . 2 ~ \\mathrm { m m } )$ from the edge of the wafer and the elevation at the wafer edge. 4.4.4 effective layer thickness, of an epitaxial layer — the depth from the front surface in which the net carrier density is within the specified limits. 4.4.5 epi profile slope, of an epitaxial layer — the difference between the net carrier density at 0.75 of the layer thickness and the net carrier density at 0.25 of the layer thickness divided by one-half the layer thickness: $$ \\mathrm { e p i } \\mathrm { p r o f i l e s l o p e } = \\frac { N _ { 0 . 7 5 t } -"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 6)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: N _ { 0 . 2 5 t } } { 0 . 5 t } $$ where : $N =$ net carrier density,cm , and $t =$ layer thickness, µm. 4.4.6 epitaxial layer — a layer of single crystal semiconductor material grown on a host substrate which determines its orientation. 4.4.7 epitaxy — the growth of a single crystal layer on a substrate of the same material, homoepitaxy; or on a substrate of different material with a compatible crystal structure, heteroepitaxy. 4.4.8 flat zone, of an epitaxial layer — the depth from the front surface to the point where the net carrier density is $20 \\%$ greater than or less than the average net carrier density (see Section 7.3.2) of the region between 0.25 and 0.75 of the layer thickness. 4.4.9 laser light scattering event — a signal pulse that exceeds a preset threshold, generated by the interaction of a laser beam with a discrete scatterer at a wafer surface as sensed by a detector. 4.4.10 thickness, of an epitaxial layer — the distance from the surface of the wafer to the layer-substrate"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology (Part 7)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 4  Terminology\n\nContent: interface. 4.4.11 transition width, of an epitaxial layer deposited on a more heavily doped substrate of the same conductivity type — the difference between the layer thickness as determined by infrared reflectance (see Section 7.3.1) and the flat zone based on the same thickness measurement."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 5  Ordering Information (Part 1)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 5  Ordering Information\n\nContent: 5.1 Purchase orders for the epitaxial layer on substrates furnished to this specification shall include the following items: 5.1.1 Substrate Characteristics 5.1.2 Epitaxial Layer Characteristics 5.1.2.1 Silicon Source for Epitaxial Growth (if required) (see Note 3.) 5.1.2.2 Epitaxial Layer Conductivity Type and Doping Source (see Note 3.) 5.1.2.3 Etch Removal (if required) 5.1.2.4 Epitaxial Layer Center Point Thickness and Thickness Tolerances 5.1.2.5 Epitaxial Layer Thickness Variation Range 5.1.2.6 Epitaxial Layer Centerpoint Net Carrier Density and Net Carrier Density Tolerances (see Note 4.) 5.1.2.7 Epitaxial Layer Net Carrier Density Variation Range 5.1.2.8 Epitaxial Layer Defect Limits 5.1.3 Methods of Test and Measurements (see Section 7.) 5.1.4 Lot Acceptance Procedures (see Section 8.) 5.1.5 Certification (if required) (see Section 9.) 5.1.6 Packing and Marking (see Section 10.) NOTE 5: The dopant, doping method, and growth method are difficult to ascertain in the finished wafers."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 5  Ordering Information (Part 2)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 5  Ordering Information\n\nContent: Verification test procedures or certification of these characteristics shall be agreed upon between the supplier and the purchaser. (See Section 9.) NOTE 6: Care should be taken in converting between carrier density and resistivity using SEMI MF723. Multiple conversions may introduce differences in values. For example, converting from carrier density $\\mathrm { ( C _ { i } ) }$ to resistivity and back to carrier density $\\mathrm { ( C _ { f } ) }$ , may result in $\\mathrm { { C _ { i } } }$ not equaling Cf."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 6  Requirements (Part 1)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 6  Requirements\n\nContent: 6.1 As a minimum, the substrate shall conform to SEMI M1 and the appropriate individual polished monocrystalline silicon wafer standard. 6.2 Epitaxial wafer defects shall not exceed the limit as given in Table 1. 6.2.1 Limits for slip, which may require destructive testing, shall be specified in a purchase order together with an appropriate test method. In the absence of another specification, the wafer will contain no slip lines within the quality area. (See Table 1, Note 1.) NOTE 7: When an unetched wafer is observed for slip it is impossible to differentiate between slip and linear misfit lines. 6.3 Layer Thickness Variation — Unless otherwise specified, the thickness variation shall be determined from value measured at the center and locations centered $1 2 \\ \\mathrm { \\ m m } \\ \\pm \\ 1 \\ \\mathrm { \\ m m }$ from the periphery, on diameters both parallel and perpendicular to the primary flat, $$ \\mathrm { V a r i a t i o n ( \\% ) } = \\frac { \\mathrm { t } _ { \\mathrm { m a x } } - \\mathrm { t } _"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 6  Requirements (Part 2)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 6  Requirements\n\nContent: { \\mathrm { m i n } } } { \\mathrm { t } _ { \\mathrm { m a x } } + \\mathrm { t } _ { \\mathrm { m i n } } } \\times 1 0 0 \\ $$ where $\\mathrm { \\Delta t _ { \\mathrm { m a x } } }$ and ${ \\bf t } _ { \\mathrm { m i n } }$ denote the maximum and minimum thickness values measured. The $1 2 ~ \\mathrm { m m }$ locations have been defined based on instrument processing and fixturing considerations. 6.4 Layer Net Carrier Density Variation — The net carrier density variation shall be determined from values measured at the center and locations with center of the probe at $1 2 ~ \\mathrm { m m } \\pm 1 ~ \\mathrm { m m }$ from the periphery, on diameters both parallel and perpendicular to the primary flat, $$ \\mathrm { V a r i a t i o n ( \\% ) } = \\frac { \\mathrm { N } _ { \\mathrm { m a x } } - \\mathrm { N } _ { \\mathrm { m i n } } } { \\mathrm { N } _ { \\mathrm { m a x } } + \\mathrm { N } _ { \\mathrm { m i n } } } { \\times } 1 0 0 \\ $$ where $\\mathrm { \\Delta N _ { \\mathrm { m a x } } }$ and $ { \\mathrm { N } } _ {"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 6  Requirements (Part 3)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 6  Requirements\n\nContent: \\mathrm { m i n } }$ denote the maximum and minimum values measured. The $1 2 ~ \\mathrm { m m }$ locations have been defined based on instrument processing and fixturing considerations."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3  Epitaxial Layer",
    "content": "7.1  Measurements shall be carried out in conformance with the specified SEMI Test Methods. Where no methods are specified or where choices are given, the supplier and purchaser shall agree in advance on the means for making the measurement.  \n7.2  Substrates Determine in accordance with methods specified in SEMI M1.  \n7.3.1  Thickness — Determine in accordance with SEMI MF95 or SEMI MF110.  \nNOTE 8:  In the case of thin layers and graded doping transitions, SEMI MF95 and SEMI MF110 may not be suitable. See the scopes of these test methods to determine their limitations. In all cases, there is a possibility that various types of infrared reflectance instrumentation may result in different values of epitaxial layer thickness. Therefore, the instrumentation used shall be agreed upon between supplier and purchaser."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser. (Part 1)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser.\n\nContent: NOTE 9: SEMI MF1392 and SEMI MF1393 are methods for measuring net carrier density using a mercury probe contact. If resistivity is measured, as by SEMI MF374 or SEMI MF525, conversion to dopant density shall be made using SEMI MF723. Net carrier density of very heavily doped layers (or substrates) may be found using SEMI MF398. Net carrier density profiles may be determined directly in accordance with SEMI MF1392 or SEMI MF1393 or indirectly in accordance with SEMI MF672, with conversion from resistivity to net carrier density in accordance with SEMI MF723. If the method used for determining the net carrier density profile is not the same as that used to determine the center-point net carrier density, correlation between the two methods used shall be established. 7.3.3 Epitaxial Wafer Defects — Determine in accordance with the methods given in Table 1. 7.3.3.1 Surface inspection shall be performed before any other"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser. (Part 2)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser.\n\nContent: testing. Wafers may be cleaned prior to inspection to minimize difficulty in the visual inspection of defects other than foreign matter. 7.3.3.2 Slip — Determine by methods agreed upon between supplier and purchaser. 7.3.3.3 Automatic surface inspection technology is being developed to detect and discriminate surface defects. The extended definitions in Section 4.3 are intended to facilitate this development. NOTE 10: For observation of gross slip, examination of the epitaxial layer under the illumination conditions specified in Section 12.2 of SEMI MF523 may suffice. For more demanding applications, it may be desirable to etch the surface in accordance with SEMI MF1726 prior to the visual inspection. 7.4 If substrates of different type and net carrier density than the product substrates are to be used for deposition control, their type, resistivity, and quantity per run or lot shall be agreed upon between supplier and"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser. (Part 3)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser.\n\nContent: purchaser. Table 1 IC Epitaxial Wafers - Basic Surface Criteria NOTE 1: Defect limits shall apply to quality area, which is defined as the entire wafer surface except a defined outer annulus of $4 ~ \\mathrm { m m }$ and an area included in a window where there is a laser identification mark. NOTE 2: The cumulative AQL for both front surface and back surface of wafer is 2.5. NOTE 3: The cumulative AQL for both front surface and back surface of wafer is 1.0. NOTE 4: Any adherent contaminants, such as stains, glovemarks, dirt, smudges, warps, and solvent residues. This characteristic does not include point defects. Any nonadherent contamination or particulate matter easily removed by industry-accepted cleaning techniques shall not constitute foreign matter or haze. NOTE 5: Test method(s) to be agreed upon between supplier and purchaser. NOTE 6: For observation of gross slip, examine the epitaxial layer under illumination"
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser. (Part 4)",
    "content": "Title: SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 7.3.2  Net Carrier Density — Determine by method(s) agreed upon between supplier and purchaser.\n\nContent: conditions specified in Section 12.2 of SEMI MF523. For more demanding applications, it may be desirable to etch the surface in accordance with SEMI MF1726. NOTE 7: In today’s technology, it may be possible to do this inspection using automated laser scanning systems; however, a standard test procedure has yet to be developed. Application of automated inspection must be agreed upon between supplier and user."
  },
  {
    "title": "SEMI M11-0704 SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR INTEGRATED CIRCUIT (IC) APPLICATIONS - # 8  Sampling",
    "content": "8.1  Unless otherwise specified, appropriate sample sizes shall be selected from each lot according to ANSI/ASQC Z1.4-1993. Quality characteristics shall be assigned an acceptable quality level (AQL) in accordance with ANSI/ASQC Z1.4-1993. Inspection levels shall be agreed upon between supplier and purchaser. Accept and reject criteria are to be based on defective wafers, not on defective characteristics.  \n8.2  Unless otherwise specified, the following AQL’s shall be assigned:\n8.2.1  Epitaxial Layer Center-point Thickness and Variation, $1 \\%$ ;\n8.2.2  Epitaxial Layer Center Net Carrier Density and Variation, $1 \\%$ ;\n8.2.3  Epitaxial Wafer Defects, Cumulative, $2 . 5 \\%$ ."
  }
]