Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Verilog/Convolution_Single/tb_isim_beh.exe -prj F:/Verilog/Convolution_Single/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Lenovo/Downloads/PSProj/conv/conv.srcs/sources_1/new/conv_mod.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/Downloads/PSProj/conv/conv.srcs/sources_1/new/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module counter
Compiling module mux
Compiling module conv_mod
Compiling module explore
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable F:/Verilog/Convolution_Single/tb_isim_beh.exe
Fuse Memory Usage: 80248 KB
Fuse CPU Usage: 1171 ms
