// Seed: 4252589808
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 void id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    output wor id_9,
    input wire id_10
);
  wire id_12;
  assign id_6 = 1 % id_2;
  wire id_13;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    id_9,
    output tri1 id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.type_4 = 0;
endmodule
