(module "NL17SZ14DBVT1G" (layer F.Cu) (tedit 620D358F)
  (descr "NL17SZ14DBVT1G, SC-74A-5 Gates ROHS")
  (tags "SC-74A-5 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.526238) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NL17SZ14DBVT1G (at 0 3.526238) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 1.374905 1.450089) (end 1.404877 1.450089) (layer F.SilkS) (width 0.059995))
  (fp_circle (center 1.675133 0.949962) (end 1.77521 0.949962) (layer F.Fab) (width 0.2))
  (fp_circle (center 1.247396 1.629921) (end 1.397511 1.629921) (layer F.SilkS) (width 0.3))
  (fp_line (start 0.826187 -1.526238) (end -0.826162 -1.526238) (layer F.SilkS) (width 0.1524))
  (fp_line (start 0.826187 1.526238) (end -0.826162 1.526238) (layer F.SilkS) (width 0.1524))
  (fp_line (start -0.826162 -0.493929) (end -0.826162 0.493929) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at 1.094996 0.949962 270) (size 0.454991 1.040005) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 1.094996 0 270) (size 0.454991 1.040005) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 1.094996 -0.949962 270) (size 0.454991 1.040005) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.094996 -0.949962 270) (size 0.454991 1.040005) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -1.094996 0.949962 270) (size 0.454991 1.040005) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.526238) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NL17SZ14DBVT1G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)