// Seed: 2477182601
module module_0;
  wire id_2;
  assign module_2.type_1 = 0;
endmodule
macromodule module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    output wire id_7,
    output wand id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12
    , id_16,
    input supply0 id_13,
    input supply1 id_14
);
  wire id_17;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri  id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor  id_3
);
  integer id_5;
  assign id_5 = id_2;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
