# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_i2sound_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {DE2_i2sound_7_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:27 on Oct 21,2025
# vcom -reportprogress 300 -93 -work work DE2_i2sound_7_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity CODEC
# -- Compiling architecture structure of CODEC
# End time: 10:47:28 on Oct 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.codec
# vsim work.codec 
# Start time: 10:47:36 on Oct 21,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.codec(structure)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading cycloneive.cycloneive_pllpack(body)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_pll(vital_pll)
# Loading cycloneive.cycloneive_mn_cntr(behave)
# Loading cycloneive.cycloneive_scale_cntr(behave)
# Loading cycloneive.cycloneive_jtag(architecture_jtag)
# ** Warning: Design size of 166823 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /codec/altera_internal_jtag/tdo has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /codec/altera_internal_jtag/tmsutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /codec/altera_internal_jtag/tckutap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /codec/altera_internal_jtag/tdiutap has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/codec/GPIO
run
# ** Note: Cycloneive PLL was reset
#    Time: 0 ps  Iteration: 8  Instance: /codec/\inst|inst1|altpll_component|auto_generated|pll1\
# End time: 10:48:14 on Oct 21,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 5
