Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: I:/envirnment/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port out_display_data [D:/code/CPU_single_cycle/src/top_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncing
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.clkdiv_190hz
Compiling module xil_defaultlib.displayReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
