
*** Running vivado
    with args -log Main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: open_checkpoint E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1250.949 ; gain = 4.023
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1253.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1322.496 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1322.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1322.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 59 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1322.496 ; gain = 83.277
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1343.766 ; gain = 21.270

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 22297fead

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1401.426 ; gain = 57.660

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[12]_i_13 into driver instance ALU/Breg[11]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[12]_i_14 into driver instance ALU/Breg[10]_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[12]_i_15 into driver instance ALU/Breg[9]_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[15]_i_15 into driver instance ALU/Breg[15]_i_8, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[15]_i_16 into driver instance ALU/Breg[14]_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[15]_i_17 into driver instance ALU/Breg[13]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[8]_i_10 into driver instance ALU/Breg[7]_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[8]_i_9 into driver instance ALU/Breg[8]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter RAM/RAM_Data_IOBUF[7]_inst_i_2 into driver instance RAM/RAM_Data_IOBUF[7]_inst_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 54 inverter(s) to 90 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 212b7a70b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1692.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aad6a8c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 1692.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e0d32206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1692.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e0d32206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1692.762 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e0d32206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1692.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e0d32206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1692.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              65  |                                              1  |
|  Constant propagation         |               4  |               6  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1692.762 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21c9733bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1692.762 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 100
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1d09c2b26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1871.254 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d09c2b26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1871.254 ; gain = 178.492

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20e137ecf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1871.254 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 20e137ecf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.254 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20e137ecf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.254 ; gain = 548.758
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
Command: report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1697afb95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1871.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'BootLoaderI/Receiver/counter[3]_i_2__1' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	BootLoaderI/Receiver/counter_reg[1] {FDRE}
	BootLoaderI/Receiver/counter_reg[2] {FDRE}
	BootLoaderI/Receiver/FIFO_reg[3] {FDRE}
	BootLoaderI/Receiver/FIFO_reg[4] {FDRE}
	BootLoaderI/Receiver/FIFO_reg[7] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13d942d4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 208ec130a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 208ec130a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 208ec130a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 220a6b718

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e488529e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e488529e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 42 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 15, two critical 27, total 42, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 77 nets or LUTs. Breaked 42 LUTs, combined 35 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           42  |             35  |                    77  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           42  |             35  |                    77  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1db918169

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1028a66cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1028a66cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17db56e61

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8bfb0e14

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12ba18a38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10e8a78ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ca7ab522

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 919e8549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a65902a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c8f436b8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e60e48e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e60e48e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12bac81e7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-42.306 | TNS=-3081.786 |
Phase 1 Physical Synthesis Initialization | Checksum: 1960d6e44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 180a58f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12bac81e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-41.682. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d3bcf31d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 1871.254 ; gain = 0.000

Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d3bcf31d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d3bcf31d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d3bcf31d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d3bcf31d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1871.254 ; gain = 0.000

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bd87bb5a

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000
Ending Placer Task | Checksum: bcd50a8d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:12 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1871.254 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.52s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.682 | TNS=-3072.229 |
Phase 1 Physical Synthesis Initialization | Checksum: 14187f8c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.948 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.682 | TNS=-3072.229 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14187f8c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.682 | TNS=-3072.229 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Decoder/Data_buffer[15]_i_2_n_0.  Re-placed instance Decoder/Data_buffer[15]_i_2
INFO: [Physopt 32-735] Processed net Decoder/Data_buffer[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.674 | TNS=-3072.221 |
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[15]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Data_buffer[15]_i_6_n_0. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[15]_i_6_comp.
INFO: [Physopt 32-735] Processed net ALU/IN_1_reg[15]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.511 | TNS=-3072.058 |
INFO: [Physopt 32-702] Processed net Q_DIVS1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[13]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[8]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[4]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[15]_i_14_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[15]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ALU/IN_2[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ALU/IN_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.504 | TNS=-3095.189 |
INFO: [Physopt 32-81] Processed net ALU/IN_2[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ALU/IN_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.895 |
INFO: [Physopt 32-702] Processed net ALU/IN_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1.  Re-placed instance PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
INFO: [Physopt 32-735] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.875 |
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net PM/BRAM_addr[16]. Critical path length was reduced through logic transformation on cell PM/PM_i_2_comp.
INFO: [Physopt 32-735] Processed net PM/PM_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.706 |
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net GP_Bus/SREG/Q[7].  Re-placed instance GP_Bus/SREG/Flags_out_reg[7]
INFO: [Physopt 32-735] Processed net GP_Bus/SREG/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.526 |
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/sel[0].  Re-placed instance PM/write_buffer_reg
INFO: [Physopt 32-735] Processed net PM/sel[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.478 |
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/boot_write_addr_buffer[16].  Re-placed instance PM/boot_write_addr_buffer_reg[16]
INFO: [Physopt 32-735] Processed net PM/boot_write_addr_buffer[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.454 |
INFO: [Physopt 32-81] Processed net PM/sel[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PM/sel[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.397 |
INFO: [Physopt 32-663] Processed net RAM/p_0_in[9].  Re-placed instance RAM/Data_out_reg[9]
INFO: [Physopt 32-735] Processed net RAM/p_0_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.161 |
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/Data_out1_out[8].  Re-placed instance RAM/Data_out[8]_i_1
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3111.040 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/Data_out1_out[9].  Re-placed instance RAM/Data_out[9]_i_1
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3110.766 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3110.697 |
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net RAM/read_buffer. Replicated 1 times.
INFO: [Physopt 32-735] Processed net RAM/read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.500 | TNS=-3110.099 |
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Decoder/Data_buffer[15]_i_6_n_0.  Re-placed instance Decoder/Data_buffer[15]_i_6_comp
INFO: [Physopt 32-735] Processed net Decoder/Data_buffer[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.446 | TNS=-3109.980 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Decoder/Data_buffer[14]_i_5_n_0.  Re-placed instance Decoder/Data_buffer[14]_i_5
INFO: [Physopt 32-735] Processed net Decoder/Data_buffer[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3109.933 |
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_2_reg[15]_92. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[15]_i_14_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1.  Re-placed instance PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
INFO: [Physopt 32-735] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3109.537 |
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/p_0_in[8].  Re-placed instance RAM/Data_out_reg[8]
INFO: [Physopt 32-735] Processed net RAM/p_0_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3109.044 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.765 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.628 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.588 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.528 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.467 |
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/read_buffer_repN.  Re-placed instance RAM/read_buffer_reg_replica
INFO: [Physopt 32-735] Processed net RAM/read_buffer_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.359 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.299 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.231 |
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/read_buffer_repN.  Re-placed instance RAM/read_buffer_reg_replica
INFO: [Physopt 32-735] Processed net RAM/read_buffer_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.140 |
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.140 |
Phase 3 Critical Path Optimization | Checksum: 14187f8c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.399 | TNS=-3108.140 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Data_buffer[14]_i_2_n_0. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[14]_i_2_comp.
INFO: [Physopt 32-735] Processed net Decoder/Data_buffer[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.381 | TNS=-3107.963 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Data_buffer[15]_i_2_n_0. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[15]_i_2_comp.
INFO: [Physopt 32-735] Processed net Decoder/Data_buffer[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.374 | TNS=-3107.667 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MULS0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[8]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[4]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[15]_i_14_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[15]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MULS0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[15]_i_14_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.374 | TNS=-3107.667 |
Phase 4 Critical Path Optimization | Checksum: 14187f8c0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1871.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-41.374 | TNS=-3107.667 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.308  |        -35.437  |            6  |              0  |                    30  |           0  |           2  |  00:00:11  |
|  Total          |          0.308  |        -35.437  |            6  |              0  |                    30  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1871.254 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f98c25fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
542 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9c2a8419 ConstDB: 0 ShapeSum: bfcf9270 RouteDB: 0
Post Restoration Checksum: NetGraph: fa64228b NumContArr: f3021cc3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1ed663f4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ed663f4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ed663f4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ed663f4e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cf956421

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1871.254 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-40.349| TNS=-3104.523| WHS=-0.593 | THS=-179.473|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000956709 %
  Global Horizontal Routing Utilization  = 0.00247267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4010
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4009
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 179854aec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1871.254 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 179854aec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1871.254 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 18ccd2e76

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1915.410 ; gain = 44.156
INFO: [Route 35-580] Design has 652 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+====================+==============================+
| Launch Clock         | Capture Clock      | Pin                          |
+======================+====================+==============================+
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[12]/D |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[7]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[9]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[11]/D |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[5]/D  |
+----------------------+--------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 550
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-42.219| TNS=-3908.840| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 207c7d2f7

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-42.727| TNS=-3916.136| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18cd7bc9b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1933.672 ; gain = 62.418
Phase 4 Rip-up And Reroute | Checksum: 18cd7bc9b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ea7678fb

Time (s): cpu = 00:01:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1933.672 ; gain = 62.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-42.125| TNS=-3843.707| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17af5e59f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17af5e59f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1933.672 ; gain = 62.418
Phase 5 Delay and Skew Optimization | Checksum: 17af5e59f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 175fbd766

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1933.672 ; gain = 62.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-42.125| TNS=-3762.397| WHS=-0.092 | THS=-0.092 |

Phase 6.1 Hold Fix Iter | Checksum: 1beabdb30

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1933.672 ; gain = 62.418
WARNING: [Route 35-468] The router encountered 76 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	BootLoaderI/pm_addr_reg[0]/CE
	BootLoaderI/pm_addr_reg[4]/CE
	BootLoaderI/Transmitter/FIFO_reg[1]/CE
	BootLoaderI/Transmitter/FIFO_reg[4]/D
	BootLoaderI/Transmitter/FIFO_reg[3]/D
	BootLoaderI/Transmitter/FIFO_reg[0]/D
	BootLoaderI/Transmitter/counter_reg[2]/D
	BootLoaderI/PM_Data_out_reg[11]/CE
	BootLoaderI/PM_Data_out_reg[14]/CE
	BootLoaderI/Receiver/data_reg[0]/R
	.. and 66 more pins.

Phase 6 Post Hold Fix | Checksum: 137eb6433

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.41728 %
  Global Horizontal Routing Utilization  = 2.46434 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 21afd767d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21afd767d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23020bf5f

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1933.672 ; gain = 62.418

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1cf67c871

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1933.672 ; gain = 62.418
INFO: [Route 35-57] Estimated Timing Summary | WNS=-42.125| TNS=-3762.397| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1cf67c871

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1933.672 ; gain = 62.418
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1933.672 ; gain = 62.418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
561 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 1933.672 ; gain = 62.418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1933.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
Command: report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
Command: report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
573 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_route_status.rpt -pb Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_bus_skew_routed.rpt -pb Main_bus_skew_routed.pb -rpx Main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 07:15:43 2022...
