

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_gemm_i6_l_j6'
================================================================
* Date:           Sun Sep  3 07:20:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777|  7.770 us|  7.770 us|  777|  777|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i6_l_j6  |      775|      775|         9|          1|          1|   768|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    472|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|    1563|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1563|    695|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln136_1_fu_460_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln136_fu_568_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln137_fu_549_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln140_1_fu_609_p2     |         +|   0|  0|  14|           9|           8|
    |add_ln140_2_fu_620_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln140_3_fu_631_p2     |         +|   0|  0|  13|          10|           9|
    |add_ln140_4_fu_642_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln140_5_fu_653_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln140_fu_598_p2       |         +|   0|  0|  15|           8|           7|
    |add_ln859_10_fu_1182_p2   |         +|   0|  0|  24|          24|          24|
    |add_ln859_11_fu_1191_p2   |         +|   0|  0|  24|          24|          24|
    |add_ln859_1_fu_1159_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_2_fu_1164_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_3_fu_1168_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_4_fu_1187_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_5_fu_1173_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln859_6_fu_1177_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_7_fu_1141_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_8_fu_1145_p2    |         +|   0|  0|  31|          24|          24|
    |add_ln859_9_fu_1149_p2    |         +|   0|  0|  24|          24|          24|
    |add_ln859_fu_1155_p2      |         +|   0|  0|  24|          24|          24|
    |empty_405_fu_676_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln136_fu_454_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln137_fu_469_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln136_1_fu_574_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln136_fu_475_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 472|         395|         379|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten25_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j6_load                |   9|          2|    7|         14|
    |i6_fu_110                               |   9|          2|    4|          8|
    |indvar_flatten25_fu_114                 |   9|          2|   10|         20|
    |j6_fu_106                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |V_h_V_load_10_reg_1360                |  24|   0|   24|          0|
    |V_h_V_load_10_reg_1360_pp0_iter2_reg  |  24|   0|   24|          0|
    |V_h_V_load_11_reg_1455                |  24|   0|   24|          0|
    |V_h_V_load_1_reg_1430                 |  24|   0|   24|          0|
    |V_h_V_load_1_reg_1430_pp0_iter3_reg   |  24|   0|   24|          0|
    |V_h_V_load_2_reg_1340                 |  24|   0|   24|          0|
    |V_h_V_load_3_reg_1435                 |  24|   0|   24|          0|
    |V_h_V_load_3_reg_1435_pp0_iter3_reg   |  24|   0|   24|          0|
    |V_h_V_load_4_reg_1345                 |  24|   0|   24|          0|
    |V_h_V_load_5_reg_1440                 |  24|   0|   24|          0|
    |V_h_V_load_5_reg_1440_pp0_iter3_reg   |  24|   0|   24|          0|
    |V_h_V_load_6_reg_1350                 |  24|   0|   24|          0|
    |V_h_V_load_7_reg_1445                 |  24|   0|   24|          0|
    |V_h_V_load_7_reg_1445_pp0_iter3_reg   |  24|   0|   24|          0|
    |V_h_V_load_8_reg_1355                 |  24|   0|   24|          0|
    |V_h_V_load_8_reg_1355_pp0_iter2_reg   |  24|   0|   24|          0|
    |V_h_V_load_9_reg_1450                 |  24|   0|   24|          0|
    |V_h_V_load_reg_1335                   |  24|   0|   24|          0|
    |add_ln859_10_reg_1706                 |  24|   0|   24|          0|
    |add_ln859_11_reg_1711                 |  24|   0|   24|          0|
    |add_ln859_1_reg_1696                  |  24|   0|   24|          0|
    |add_ln859_3_reg_1701                  |  24|   0|   24|          0|
    |add_ln859_9_reg_1691                  |  24|   0|   24|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |empty_405_reg_1425                    |  10|   0|   10|          0|
    |empty_405_reg_1425_pp0_iter3_reg      |  10|   0|   10|          0|
    |i6_fu_110                             |   4|   0|    4|          0|
    |icmp_ln137_reg_1221                   |   1|   0|    1|          0|
    |indvar_flatten25_fu_114               |  10|   0|   10|          0|
    |j6_fu_106                             |   7|   0|    7|          0|
    |select_ln136_1_reg_1263               |   4|   0|    4|          0|
    |select_ln136_reg_1226                 |   7|   0|    7|          0|
    |trunc_ln864_10_reg_1641               |  24|   0|   24|          0|
    |trunc_ln864_1_reg_1656                |  24|   0|   24|          0|
    |trunc_ln864_2_reg_1661                |  24|   0|   24|          0|
    |trunc_ln864_3_reg_1666                |  24|   0|   24|          0|
    |trunc_ln864_4_reg_1671                |  24|   0|   24|          0|
    |trunc_ln864_5_reg_1676                |  24|   0|   24|          0|
    |trunc_ln864_6_reg_1681                |  24|   0|   24|          0|
    |trunc_ln864_7_reg_1686                |  24|   0|   24|          0|
    |trunc_ln864_8_reg_1626                |  24|   0|   24|          0|
    |trunc_ln864_9_reg_1631                |  24|   0|   24|          0|
    |trunc_ln864_s_reg_1636                |  24|   0|   24|          0|
    |trunc_ln_reg_1651                     |  24|   0|   24|          0|
    |v96_V_0_load_reg_1460                 |  24|   0|   24|          0|
    |v96_V_10_load_reg_1415                |  24|   0|   24|          0|
    |v96_V_11_load_reg_1420                |  24|   0|   24|          0|
    |v96_V_1_load_reg_1465                 |  24|   0|   24|          0|
    |v96_V_2_load_reg_1470                 |  24|   0|   24|          0|
    |v96_V_3_load_reg_1475                 |  24|   0|   24|          0|
    |v96_V_4_load_reg_1480                 |  24|   0|   24|          0|
    |v96_V_5_load_reg_1485                 |  24|   0|   24|          0|
    |v96_V_6_load_reg_1490                 |  24|   0|   24|          0|
    |v96_V_7_load_reg_1495                 |  24|   0|   24|          0|
    |v96_V_8_load_reg_1405                 |  24|   0|   24|          0|
    |v96_V_9_load_reg_1410                 |  24|   0|   24|          0|
    |v97_V_addr_reg_1580                   |  10|   0|   10|          0|
    |v97_V_load_reg_1646                   |  24|   0|   24|          0|
    |zext_ln136_reg_1268                   |   4|   0|   64|         60|
    |zext_ln140_reg_1300                   |   7|   0|   10|          3|
    |V_h_V_load_2_reg_1340                 |  64|  32|   24|          0|
    |V_h_V_load_4_reg_1345                 |  64|  32|   24|          0|
    |V_h_V_load_6_reg_1350                 |  64|  32|   24|          0|
    |V_h_V_load_reg_1335                   |  64|  32|   24|          0|
    |v97_V_addr_reg_1580                   |  64|  32|   10|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1563| 160| 1412|         63|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_253_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_253_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_253_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_253_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_257_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_257_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_257_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_257_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_261_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_261_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_261_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_261_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_265_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_265_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_265_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_265_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_269_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_269_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_269_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_269_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_273_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_273_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_273_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_273_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_277_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_277_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_277_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_277_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_281_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_281_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_281_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_281_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_285_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_285_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_285_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_285_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_289_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_289_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_289_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_289_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_293_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_293_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_293_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_293_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_297_p_din0   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_297_p_din1   |  out|   40|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_297_p_dout0  |   in|   72|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|grp_fu_297_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i6_l_j6|  return value|
|v96_V_0_address0    |  out|    4|   ap_memory|                                 v96_V_0|         array|
|v96_V_0_ce0         |  out|    1|   ap_memory|                                 v96_V_0|         array|
|v96_V_0_q0          |   in|   24|   ap_memory|                                 v96_V_0|         array|
|v96_V_1_address0    |  out|    4|   ap_memory|                                 v96_V_1|         array|
|v96_V_1_ce0         |  out|    1|   ap_memory|                                 v96_V_1|         array|
|v96_V_1_q0          |   in|   24|   ap_memory|                                 v96_V_1|         array|
|v96_V_2_address0    |  out|    4|   ap_memory|                                 v96_V_2|         array|
|v96_V_2_ce0         |  out|    1|   ap_memory|                                 v96_V_2|         array|
|v96_V_2_q0          |   in|   24|   ap_memory|                                 v96_V_2|         array|
|v96_V_3_address0    |  out|    4|   ap_memory|                                 v96_V_3|         array|
|v96_V_3_ce0         |  out|    1|   ap_memory|                                 v96_V_3|         array|
|v96_V_3_q0          |   in|   24|   ap_memory|                                 v96_V_3|         array|
|v96_V_4_address0    |  out|    4|   ap_memory|                                 v96_V_4|         array|
|v96_V_4_ce0         |  out|    1|   ap_memory|                                 v96_V_4|         array|
|v96_V_4_q0          |   in|   24|   ap_memory|                                 v96_V_4|         array|
|v96_V_5_address0    |  out|    4|   ap_memory|                                 v96_V_5|         array|
|v96_V_5_ce0         |  out|    1|   ap_memory|                                 v96_V_5|         array|
|v96_V_5_q0          |   in|   24|   ap_memory|                                 v96_V_5|         array|
|v96_V_6_address0    |  out|    4|   ap_memory|                                 v96_V_6|         array|
|v96_V_6_ce0         |  out|    1|   ap_memory|                                 v96_V_6|         array|
|v96_V_6_q0          |   in|   24|   ap_memory|                                 v96_V_6|         array|
|v96_V_7_address0    |  out|    4|   ap_memory|                                 v96_V_7|         array|
|v96_V_7_ce0         |  out|    1|   ap_memory|                                 v96_V_7|         array|
|v96_V_7_q0          |   in|   24|   ap_memory|                                 v96_V_7|         array|
|v96_V_8_address0    |  out|    4|   ap_memory|                                 v96_V_8|         array|
|v96_V_8_ce0         |  out|    1|   ap_memory|                                 v96_V_8|         array|
|v96_V_8_q0          |   in|   24|   ap_memory|                                 v96_V_8|         array|
|v96_V_9_address0    |  out|    4|   ap_memory|                                 v96_V_9|         array|
|v96_V_9_ce0         |  out|    1|   ap_memory|                                 v96_V_9|         array|
|v96_V_9_q0          |   in|   24|   ap_memory|                                 v96_V_9|         array|
|v96_V_10_address0   |  out|    4|   ap_memory|                                v96_V_10|         array|
|v96_V_10_ce0        |  out|    1|   ap_memory|                                v96_V_10|         array|
|v96_V_10_q0         |   in|   24|   ap_memory|                                v96_V_10|         array|
|v96_V_11_address0   |  out|    4|   ap_memory|                                v96_V_11|         array|
|v96_V_11_ce0        |  out|    1|   ap_memory|                                v96_V_11|         array|
|v96_V_11_q0         |   in|   24|   ap_memory|                                v96_V_11|         array|
|V_h_V_address0      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce0           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q0            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address1      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce1           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q1            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address2      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce2           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q2            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address3      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce3           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q3            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address4      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce4           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q4            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address5      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce5           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q5            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address6      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce6           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q6            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address7      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce7           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q7            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address8      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce8           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q8            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address9      |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce9           |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q9            |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address10     |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce10          |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q10           |   in|   24|   ap_memory|                                   V_h_V|         array|
|V_h_V_address11     |  out|   10|   ap_memory|                                   V_h_V|         array|
|V_h_V_ce11          |  out|    1|   ap_memory|                                   V_h_V|         array|
|V_h_V_q11           |   in|   24|   ap_memory|                                   V_h_V|         array|
|v97_V_address0      |  out|   10|   ap_memory|                                   v97_V|         array|
|v97_V_ce0           |  out|    1|   ap_memory|                                   v97_V|         array|
|v97_V_we0           |  out|    1|   ap_memory|                                   v97_V|         array|
|v97_V_d0            |  out|   24|   ap_memory|                                   v97_V|         array|
|v97_V_address1      |  out|   10|   ap_memory|                                   v97_V|         array|
|v97_V_ce1           |  out|    1|   ap_memory|                                   v97_V|         array|
|v97_V_q1            |   in|   24|   ap_memory|                                   v97_V|         array|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

