# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files

file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/voltageDiff.cir ${CMAKE_CURRENT_BINARY_DIR}/voltageDiff.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/voltageDiff.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/voltageDiff.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/voltageDiff.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/voltageDiff.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/voltageDiff.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/invalidNodes.cir ${CMAKE_CURRENT_BINARY_DIR}/invalidNodes.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/invalidNodes.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/invalidNodes.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/invalidNodes.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/invalidNodes.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/invalidNodes.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/invalidNodes.cir.options ${CMAKE_CURRENT_BINARY_DIR}/invalidNodes.cir.options ONLY_IF_DIFFERENT)
add_test(NAME ${TestNamePrefix}Certification_Tests/BUG_718_SON/invalidNodes.cir.sh COMMAND perl -I${XyceRegressionTestScripts} invalidNodes.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} invalidNodes.cir ${OutputDataDir}/Certification_Tests/BUG_718_SON/invalidNodes.cir.prn )
set_property(TEST ${TestNamePrefix}Certification_Tests/BUG_718_SON/invalidNodes.cir.sh PROPERTY LABELS "serial;parallel;nightly;preprocess;errorexit")
set_tests_properties(${TestNamePrefix}Certification_Tests/BUG_718_SON/invalidNodes.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Certification_Tests/BUG_718_SON/voltageDiff.cir.sh COMMAND perl -I${XyceRegressionTestScripts} voltageDiff.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} voltageDiff.cir ${OutputDataDir}/Certification_Tests/BUG_718_SON/voltageDiff.cir.prn )
set_property(TEST ${TestNamePrefix}Certification_Tests/BUG_718_SON/voltageDiff.cir.sh PROPERTY LABELS "serial;parallel;nightly;preprocess")
