name: DAC
description: DAC
groupName: DAC
registers:
  - name: DAC_CR
    displayName: DAC_CR
    description: DAC control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN1
        description: "DAC channel1 enable This bit is set and\n              cleared\
          \ by software to enable/disable DAC\n              channel1."
        bitOffset: 0
        bitWidth: 1
      - name: TEN1
        description: "DAC channel1 trigger\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: TSEL1
        description: "DAC channel1 trigger selection These\n              bits select\
          \ the external event used to trigger DAC\n              channel1. Note:\
          \ Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
        bitOffset: 2
        bitWidth: 4
      - name: WAVE1
        description: "DAC channel1 noise/triangle wave\n              generation enable\
          \ These bits are set and cleared by\n              software. Note: Only\
          \ used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
        bitOffset: 6
        bitWidth: 2
      - name: MAMP1
        description: "DAC channel1 mask/amplitude selector\n              These bits\
          \ are written by software to select mask in\n              wave generation\
          \ mode or amplitude in triangle\n              generation mode. = 1011:\
          \ Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to\
          \ 4095"
        bitOffset: 8
        bitWidth: 4
      - name: DMAEN1
        description: "DAC channel1 DMA enable This bit is set\n              and cleared\
          \ by software."
        bitOffset: 12
        bitWidth: 1
      - name: DMAUDRIE1
        description: "DAC channel1 DMA Underrun Interrupt\n              enable This\
          \ bit is set and cleared by\n              software."
        bitOffset: 13
        bitWidth: 1
      - name: CEN1
        description: "DAC Channel 1 calibration enable This\n              bit is\
          \ set and cleared by software to enable/disable\n              DAC channel\
          \ 1 calibration, it can be written only if\n              bit EN1=0 into\
          \ DAC_CR (the calibration mode can be\n              entered/exit only when\
          \ the DAC channel is disabled)\n              Otherwise, the write operation\
          \ is\n              ignored."
        bitOffset: 14
        bitWidth: 1
      - name: EN2
        description: "DAC channel2 enable This bit is set and\n              cleared\
          \ by software to enable/disable DAC\n              channel2."
        bitOffset: 16
        bitWidth: 1
      - name: TEN2
        description: "DAC channel2 trigger\n              enable"
        bitOffset: 17
        bitWidth: 1
      - name: TSEL2
        description: "DAC channel2 trigger selection These\n              bits select\
          \ the external event used to trigger DAC\n              channel2 Note: Only\
          \ used if bit TEN2 = 1 (DAC\n              channel2 trigger enabled)."
        bitOffset: 18
        bitWidth: 4
      - name: WAVE2
        description: "DAC channel2 noise/triangle wave\n              generation enable\
          \ These bits are set/reset by\n              software. 1x: Triangle wave\
          \ generation enabled Note:\n              Only used if bit TEN2 = 1 (DAC\
          \ channel2 trigger\n              enabled)"
        bitOffset: 22
        bitWidth: 2
      - name: MAMP2
        description: "DAC channel2 mask/amplitude selector\n              These bits\
          \ are written by software to select mask in\n              wave generation\
          \ mode or amplitude in triangle\n              generation mode. = 1011:\
          \ Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to\
          \ 4095"
        bitOffset: 24
        bitWidth: 4
      - name: DMAEN2
        description: "DAC channel2 DMA enable This bit is set\n              and cleared\
          \ by software."
        bitOffset: 28
        bitWidth: 1
      - name: DMAUDRIE2
        description: "DAC channel2 DMA underrun interrupt\n              enable This\
          \ bit is set and cleared by\n              software."
        bitOffset: 29
        bitWidth: 1
      - name: CEN2
        description: "DAC Channel 2 calibration enable This\n              bit is\
          \ set and cleared by software to enable/disable\n              DAC channel\
          \ 2 calibration, it can be written only if\n              bit EN2=0 into\
          \ DAC_CR (the calibration mode can be\n              entered/exit only when\
          \ the DAC channel is disabled)\n              Otherwise, the write operation\
          \ is\n              ignored."
        bitOffset: 30
        bitWidth: 1
  - name: DAC_SWTRGR
    displayName: DAC_SWTRGR
    description: DAC software trigger register
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: SWTRIG1
        description: "DAC channel1 software trigger This bit\n              is set\
          \ by software to trigger the DAC in software\n              trigger mode.\
          \ Note: This bit is cleared by hardware\n              (one APB1 clock cycle\
          \ later) once the DAC_DHR1\n              register value has been loaded\
          \ into the DAC_DOR1\n              register."
        bitOffset: 0
        bitWidth: 1
      - name: SWTRIG2
        description: "DAC channel2 software trigger This bit\n              is set\
          \ by software to trigger the DAC in software\n              trigger mode.\
          \ Note: This bit is cleared by hardware\n              (one APB1 clock cycle\
          \ later) once the DAC_DHR2\n              register value has been loaded\
          \ into the DAC_DOR2\n              register."
        bitOffset: 1
        bitWidth: 1
  - name: DAC_DHR12R1
    displayName: DAC_DHR12R1
    description: "DAC channel1 12-bit right-aligned data\n          holding register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit right-aligned data\n              These\
          \ bits are written by software which specifies\n              12-bit data\
          \ for DAC channel1."
        bitOffset: 0
        bitWidth: 12
  - name: DAC_DHR12L1
    displayName: DAC_DHR12L1
    description: "DAC channel1 12-bit left aligned data\n          holding register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit left-aligned data\n              These bits\
          \ are written by software which specifies\n              12-bit data for\
          \ DAC channel1."
        bitOffset: 4
        bitWidth: 12
  - name: DAC_DHR8R1
    displayName: DAC_DHR8R1
    description: "DAC channel1 8-bit right aligned data\n          holding register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 8-bit right-aligned data\n              These bits\
          \ are written by software which specifies\n              8-bit data for\
          \ DAC channel1."
        bitOffset: 0
        bitWidth: 8
  - name: DAC_DHR12R2
    displayName: DAC_DHR12R2
    description: "DAC channel2 12-bit right aligned data\n          holding register"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC2DHR
        description: "DAC channel2 12-bit right-aligned data\n              These\
          \ bits are written by software which specifies\n              12-bit data\
          \ for DAC channel2."
        bitOffset: 0
        bitWidth: 12
  - name: DAC_DHR12L2
    displayName: DAC_DHR12L2
    description: "DAC channel2 12-bit left aligned data\n          holding register"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC2DHR
        description: "DAC channel2 12-bit left-aligned data\n              These bits\
          \ are written by software which specify\n              12-bit data for DAC\
          \ channel2."
        bitOffset: 4
        bitWidth: 12
  - name: DAC_DHR8R2
    displayName: DAC_DHR8R2
    description: "DAC channel2 8-bit right-aligned data\n          holding register"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC2DHR
        description: "DAC channel2 8-bit right-aligned data\n              These bits\
          \ are written by software which specifies\n              8-bit data for\
          \ DAC channel2."
        bitOffset: 0
        bitWidth: 8
  - name: DAC_DHR12RD
    displayName: DAC_DHR12RD
    description: "Dual DAC 12-bit right-aligned data holding\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit right-aligned data\n              These\
          \ bits are written by software which specifies\n              12-bit data\
          \ for DAC channel1."
        bitOffset: 0
        bitWidth: 12
      - name: DACC2DHR
        description: "DAC channel2 12-bit right-aligned data\n              These\
          \ bits are written by software which specifies\n              12-bit data\
          \ for DAC channel2."
        bitOffset: 16
        bitWidth: 12
  - name: DAC_DHR12LD
    displayName: DAC_DHR12LD
    description: "DUAL DAC 12-bit left aligned data holding\n          register"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 12-bit left-aligned data\n              These bits\
          \ are written by software which specifies\n              12-bit data for\
          \ DAC channel1."
        bitOffset: 4
        bitWidth: 12
      - name: DACC2DHR
        description: "DAC channel2 12-bit left-aligned data\n              These bits\
          \ are written by software which specifies\n              12-bit data for\
          \ DAC channel2."
        bitOffset: 20
        bitWidth: 12
  - name: DAC_DHR8RD
    displayName: DAC_DHR8RD
    description: "DUAL DAC 8-bit right aligned data holding\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DACC1DHR
        description: "DAC channel1 8-bit right-aligned data\n              These bits\
          \ are written by software which specifies\n              8-bit data for\
          \ DAC channel1."
        bitOffset: 0
        bitWidth: 8
      - name: DACC2DHR
        description: "DAC channel2 8-bit right-aligned data\n              These bits\
          \ are written by software which specifies\n              8-bit data for\
          \ DAC channel2."
        bitOffset: 8
        bitWidth: 8
  - name: DAC_DOR1
    displayName: DAC_DOR1
    description: "DAC channel1 data output\n          register"
    addressOffset: 44
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DACC1DOR
        description: "DAC channel1 data output These bits are\n              read-only,\
          \ they contain data output for DAC\n              channel1."
        bitOffset: 0
        bitWidth: 12
  - name: DAC_DOR2
    displayName: DAC_DOR2
    description: "DAC channel2 data output\n          register"
    addressOffset: 48
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DACC2DOR
        description: "DAC channel2 data output These bits are\n              read-only,\
          \ they contain data output for DAC\n              channel2."
        bitOffset: 0
        bitWidth: 12
  - name: DAC_SR
    displayName: DAC_SR
    description: DAC status register
    addressOffset: 52
    size: 32
    resetValue: 0
    fields:
      - name: DMAUDR1
        description: "DAC channel1 DMA underrun flag This bit\n              is set\
          \ by hardware and cleared by software (by\n              writing it to 1)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CAL_FLAG1
        description: "DAC Channel 1 calibration offset status\n              This\
          \ bit is set and cleared by hardware"
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: BWST1
        description: "DAC Channel 1 busy writing sample time\n              flag This\
          \ bit is systematically set just after Sample\n              & Hold mode\
          \ enable and is set each time the\n              software writes the register\
          \ DAC_SHSR1, It is cleared\n              by hardware when the write operation\
          \ of DAC_SHSR1 is\n              complete. (It takes about 3LSI periods\
          \ of\n              synchronization)."
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: DMAUDR2
        description: "DAC channel2 DMA underrun flag This bit\n              is set\
          \ by hardware and cleared by software (by\n              writing it to 1)."
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: CAL_FLAG2
        description: "DAC Channel 2 calibration offset status\n              This\
          \ bit is set and cleared by hardware"
        bitOffset: 30
        bitWidth: 1
        access: read-only
      - name: BWST2
        description: "DAC Channel 2 busy writing sample time\n              flag This\
          \ bit is systematically set just after Sample\n              & Hold mode\
          \ enable and is set each time the\n              software writes the register\
          \ DAC_SHSR2, It is cleared\n              by hardware when the write operation\
          \ of DAC_SHSR2 is\n              complete. (It takes about 3 LSI periods\
          \ of\n              synchronization)."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: DAC_CCR
    displayName: DAC_CCR
    description: "DAC calibration control\n          register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OTRIM1
        description: "DAC Channel 1 offset trimming\n              value"
        bitOffset: 0
        bitWidth: 5
      - name: OTRIM2
        description: "DAC Channel 2 offset trimming\n              value"
        bitOffset: 16
        bitWidth: 5
  - name: DAC_MCR
    displayName: DAC_MCR
    description: DAC mode control register
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MODE1
        description: "DAC Channel 1 mode These bits can be\n              written\
          \ only when the DAC is disabled and not in the\n              calibration\
          \ mode (when bit EN1=0 and bit CEN1 =0 in\n              the DAC_CR register).\
          \ If EN1=1 or CEN1 =1 the write\n              operation is ignored. They\
          \ can be set and cleared by\n              software to select the DAC Channel\
          \ 1 mode: DAC\n              Channel 1 in normal Mode DAC Channel 1 in sample\n\
          \              &amp; hold mode"
        bitOffset: 0
        bitWidth: 3
      - name: MODE2
        description: "DAC Channel 2 mode These bits can be\n              written\
          \ only when the DAC is disabled and not in the\n              calibration\
          \ mode (when bit EN2=0 and bit CEN2 =0 in\n              the DAC_CR register).\
          \ If EN2=1 or CEN2 =1 the write\n              operation is ignored. They\
          \ can be set and cleared by\n              software to select the DAC Channel\
          \ 2 mode: DAC\n              Channel 2 in normal Mode DAC Channel 2 in sample\n\
          \              &amp; hold mode"
        bitOffset: 16
        bitWidth: 3
  - name: DAC_SHSR1
    displayName: DAC_SHSR1
    description: "DAC Sample and Hold sample time register\n          1"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSAMPLE1
        description: "DAC Channel 1 sample Time (only valid in\n              sample\
          \ &amp; hold mode) These bits can be written\n              when the DAC\
          \ channel1 is disabled or also during\n              normal operation. in\
          \ the latter case, the write can\n              be done only when BWSTx\
          \ of DAC_SR register is low, If\n              BWSTx=1, the write operation\
          \ is\n              ignored."
        bitOffset: 0
        bitWidth: 10
  - name: DAC_SHSR2
    displayName: DAC_SHSR2
    description: "DAC Sample and Hold sample time register\n          2"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSAMPLE2
        description: "DAC Channel 2 sample Time (only valid in\n              sample\
          \ &amp; hold mode) These bits can be written\n              when the DAC\
          \ channel2 is disabled or also during\n              normal operation. in\
          \ the latter case, the write can\n              be done only when BWSTx\
          \ of DAC_SR register is low, if\n              BWSTx=1, the write operation\
          \ is\n              ignored."
        bitOffset: 0
        bitWidth: 10
  - name: DAC_SHHR
    displayName: DAC_SHHR
    description: "DAC Sample and Hold hold time\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 65537
    fields:
      - name: THOLD1
        description: "DAC Channel 1 hold Time (only valid in\n              sample\
          \ &amp; hold mode) Hold time= (THOLD[9:0]) x\n              T LSI"
        bitOffset: 0
        bitWidth: 10
      - name: THOLD2
        description: "DAC Channel 2 hold time (only valid in\n              sample\
          \ &amp; hold mode). Hold time= (THOLD[9:0])\n              x T LSI"
        bitOffset: 16
        bitWidth: 10
  - name: DAC_SHRR
    displayName: DAC_SHRR
    description: "DAC Sample and Hold refresh time\n          register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 65537
    fields:
      - name: TREFRESH1
        description: "DAC Channel 1 refresh Time (only valid\n              in sample\
          \ &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
        bitOffset: 0
        bitWidth: 8
      - name: TREFRESH2
        description: "DAC Channel 2 refresh Time (only valid\n              in sample\
          \ &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
        bitOffset: 16
        bitWidth: 8
  - name: IP_HWCFGR0
    displayName: IP_HWCFGR0
    description: "DAC IP Hardware Configuration\n          Register"
    addressOffset: 1008
    size: 32
    access: read-write
    resetValue: 4369
    fields:
      - name: DUAL
        description: Dual DAC capability
        bitOffset: 0
        bitWidth: 4
      - name: LFSR
        description: "Pseudonoise wave generation\n              capability"
        bitOffset: 4
        bitWidth: 4
      - name: TRIANGLE
        description: "Triangle wave generation\n              capability"
        bitOffset: 8
        bitWidth: 4
      - name: SAMPLE
        description: "Sample and hold mode\n              capability"
        bitOffset: 12
        bitWidth: 4
      - name: OR_CFG
        description: option register bit width
        bitOffset: 16
        bitWidth: 8
  - name: VERR
    displayName: VERR
    description: EXTI IP Version register
    addressOffset: 1012
    size: 32
    access: read-only
    resetValue: 49
    fields:
      - name: MINREV
        description: Minor Revision number
        bitOffset: 0
        bitWidth: 4
      - name: MAJREV
        description: Major Revision number
        bitOffset: 4
        bitWidth: 4
  - name: IPIDR
    displayName: IPIDR
    description: EXTI Identification register
    addressOffset: 1016
    size: 32
    access: read-only
    resetValue: 1114129
    fields:
      - name: IPID
        description: IP Identification
        bitOffset: 0
        bitWidth: 32
  - name: SIDR
    displayName: SIDR
    description: EXTI Size ID register
    addressOffset: 1020
    size: 32
    access: read-only
    resetValue: 2747653377
    fields:
      - name: SID
        description: Size Identification
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
