@W: MT530 :"x:\graduate\ecen5863\programmablelogic\homework5\hw5_2b\hw5_2b\hdl\slowfast.vhd":79:8:79:9|Found inferred clock SlowFast|Bclk which controls 9 sequential elements including Dout[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"x:\graduate\ecen5863\programmablelogic\homework5\hw5_2b\hw5_2b\hdl\slowfast.vhd":47:8:47:9|Found inferred clock SlowFast|Aclk which controls 6 sequential elements including shiftRegister[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
