implications
Power
circuits
gates
delay
network
logic
optimization
redundancy
set
