
*** Running vivado
    with args -log decoder_schema_vhdl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder_schema_vhdl.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source decoder_schema_vhdl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top decoder_schema_vhdl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 417.465 ; gain = 102.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_schema_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/tmp/decoder_schema.vhd:33]
INFO: [Synth 8-3491] module 'adder4_vhdl' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:7' bound to instance 'inst_adder4_vhdl_0' of component 'adder4_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/tmp/decoder_schema.vhd:145]
INFO: [Synth 8-638] synthesizing module 'adder4_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:26]
INFO: [Synth 8-3491] module 'adder_vhdl' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder.vhd:7' bound to instance 'inst_adder_vhdl_0' of component 'adder_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'adder_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'adder_vhdl' (1#1) [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder.vhd:17]
INFO: [Synth 8-3491] module 'adder_vhdl' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder.vhd:7' bound to instance 'inst_adder_vhdl_1' of component 'adder_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:84]
INFO: [Synth 8-3491] module 'adder_vhdl' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder.vhd:7' bound to instance 'inst_adder_vhdl_2' of component 'adder_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:94]
INFO: [Synth 8-3491] module 'adder_vhdl' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder.vhd:7' bound to instance 'inst_adder_vhdl_3' of component 'adder_vhdl' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'adder4_vhdl' (2#1) [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/sources_1/imports/tmp/adder4.vhd:26]
INFO: [Synth 8-3491] module 'decoder_7seg' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/decoder_algebra.vhd:8' bound to instance 'inst_decoder_7seg_0' of component 'decoder_7seg' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/tmp/decoder_schema.vhd:164]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/decoder_algebra.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (3#1) [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/decoder_algebra.vhd:26]
INFO: [Synth 8-3491] module 'decoder_7seg' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/decoder_algebra.vhd:8' bound to instance 'inst_decoder_7seg_1' of component 'decoder_7seg' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/tmp/decoder_schema.vhd:180]
INFO: [Synth 8-3491] module 'hodiny' declared at 'D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/clk_200hz.vhd:5' bound to instance 'inst_hodiny_0' of component 'hodiny' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/tmp/decoder_schema.vhd:199]
INFO: [Synth 8-638] synthesizing module 'hodiny' [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/clk_200hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'hodiny' (4#1) [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/Downloads/clk_200hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decoder_schema_vhdl' (5#1) [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/sources_1/imports/tmp/decoder_schema.vhd:33]
WARNING: [Synth 8-3917] design decoder_schema_vhdl has port AN2 driven by constant 1
WARNING: [Synth 8-3917] design decoder_schema_vhdl has port AN3 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 472.895 ; gain = 158.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 472.895 ; gain = 158.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 472.895 ; gain = 158.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc]
WARNING: [Vivado 12-584] No ports matched 'LD0'. [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProjects/decoder_bon1/decoder_bon1.srcs/constrs_1/new/decoder_schema.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/decoder_schema_vhdl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/decoder_schema_vhdl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.414 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.414 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 796.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder_schema_vhdl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module adder_vhdl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design decoder_schema_vhdl has port AN2 driven by constant 1
WARNING: [Synth 8-3917] design decoder_schema_vhdl has port AN3 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 796.414 ; gain = 481.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT3   |     2|
|5     |LUT5   |     6|
|6     |LUT6   |     5|
|7     |FDRE   |    19|
|8     |IBUF   |    10|
|9     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------+------+
|      |Instance        |Module |Cells |
+------+----------------+-------+------+
|1     |top             |       |    61|
|2     |  inst_hodiny_0 |hodiny |    34|
+------+----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.016 ; gain = 490.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 805.016 ; gain = 166.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 805.016 ; gain = 490.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 811.781 ; gain = 509.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/decoder_bon1/decoder_bon1.runs/synth_1/decoder_schema_vhdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder_schema_vhdl_utilization_synth.rpt -pb decoder_schema_vhdl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 13 23:00:32 2023...
