#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000002871c00 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000028f0ee0_0 .net "ans", 7 0, L_00000000028f2170;  1 drivers
v00000000028f0f80_0 .net "b", 7 0, v00000000028f0620_0;  1 drivers
v00000000028f0080_0 .net "carry", 0 0, L_00000000028f2030;  1 drivers
v00000000028f0120_0 .var "clk", 0 0;
v00000000028f2490_0 .net "counter", 12 0, v0000000002873020_0;  1 drivers
v00000000028f2a30_0 .net "d", 0 0, v00000000028f0440_0;  1 drivers
v00000000028f2210_0 .var "f", 7 0;
v00000000028f25d0_0 .net "inst", 3 0, v00000000028f0300_0;  1 drivers
v00000000028f2530_0 .var "inst_reg", 7 0;
v00000000028f27b0_0 .var "k", 7 0;
v00000000028f1d10_0 .var "reset", 0 0;
v00000000028f1bd0_0 .net "switch_a_m", 0 0, v00000000028f0760_0;  1 drivers
v00000000028f2b70_0 .net "w", 7 0, v00000000028f08a0_0;  1 drivers
S_0000000002871d80 .scope module, "u0" "pcounter" 2 11, 3 1 0, S_0000000002871c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0000000002871f00_0 .net "clk", 0 0, v00000000028f0120_0;  1 drivers
v0000000002873020_0 .var "counter", 12 0;
v00000000028730c0_0 .net "reset", 0 0, v00000000028f1d10_0;  1 drivers
E_0000000002891f50 .event posedge, v00000000028730c0_0, v0000000002871f00_0;
S_0000000002873160 .scope module, "u1" "alu" 2 12, 4 1 0, S_0000000002871c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inst"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 8 "a"
    .port_info 4 /OUTPUT 1 "carry"
    .port_info 5 /OUTPUT 8 "ansf"
v00000000028f01c0_0 .net "a", 7 0, v00000000028f08a0_0;  alias, 1 drivers
v00000000028f06c0_0 .var "ans", 8 0;
v00000000028f0580_0 .net "ansf", 7 0, L_00000000028f2170;  alias, 1 drivers
v00000000028f0260_0 .net "b", 7 0, v00000000028f0620_0;  alias, 1 drivers
v00000000028f0bc0_0 .net "carry", 0 0, L_00000000028f2030;  alias, 1 drivers
v00000000028f0b20_0 .net "inst", 3 0, v00000000028f0300_0;  alias, 1 drivers
v00000000028f09e0_0 .net "reset", 0 0, v00000000028f1d10_0;  alias, 1 drivers
E_0000000002891f10 .event edge, v00000000028f01c0_0, v00000000028f0260_0, v00000000028f0b20_0;
L_00000000028f2170 .part v00000000028f06c0_0, 0, 8;
L_00000000028f2030 .part v00000000028f06c0_0, 8, 1;
S_000000000287d770 .scope module, "u2" "w_reg" 2 13, 5 1 0, S_0000000002871c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 8 "w"
v00000000028f0a80_0 .net "ans", 7 0, L_00000000028f2170;  alias, 1 drivers
v00000000028f0da0_0 .net "clk", 0 0, v00000000028f0120_0;  alias, 1 drivers
v00000000028f04e0_0 .net "d", 0 0, v00000000028f0440_0;  alias, 1 drivers
v00000000028f0c60_0 .net "reset", 0 0, v00000000028f1d10_0;  alias, 1 drivers
v00000000028f08a0_0 .var "w", 7 0;
S_000000000287d8f0 .scope module, "u3" "decode" 2 14, 6 1 0, S_0000000002871c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inst_reg"
    .port_info 1 /OUTPUT 3 "bit_number"
    .port_info 2 /OUTPUT 4 "inst"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "switch_a_m"
v00000000028f03a0_0 .var "bit_number", 2 0;
v00000000028f0440_0 .var "d", 0 0;
v00000000028f0300_0 .var "inst", 3 0;
v00000000028f0e40_0 .net "inst_reg", 7 0, v00000000028f2530_0;  1 drivers
v00000000028f0760_0 .var "switch_a_m", 0 0;
E_0000000002891dd0 .event edge, v00000000028f0e40_0;
S_000000000286b220 .scope module, "u4" "alu_mux" 2 15, 7 1 0, S_0000000002871c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 8 "k"
    .port_info 2 /INPUT 8 "f"
    .port_info 3 /INPUT 1 "switch_a_m"
v00000000028f0620_0 .var "b", 7 0;
v00000000028f0d00_0 .net "f", 7 0, v00000000028f2210_0;  1 drivers
v00000000028f0800_0 .net "k", 7 0, v00000000028f27b0_0;  1 drivers
v00000000028f0940_0 .net "switch_a_m", 0 0, v00000000028f0760_0;  alias, 1 drivers
E_0000000002891bd0 .event edge, v00000000028f0760_0, v00000000028f0d00_0, v00000000028f0800_0;
    .scope S_0000000002871d80;
T_0 ;
    %wait E_0000000002891f50;
    %load/vec4 v00000000028730c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002873020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002873020_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002873020_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002873160;
T_1 ;
    %wait E_0000000002891f10;
    %load/vec4 v00000000028f0b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %load/vec4 v00000000028f06c0_0;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.0 ;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v00000000028f01c0_0;
    %pad/u 9;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v00000000028f01c0_0;
    %pad/u 9;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %add;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.3 ;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %load/vec4 v00000000028f01c0_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.4 ;
    %load/vec4 v00000000028f01c0_0;
    %pad/u 9;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %and;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v00000000028f01c0_0;
    %pad/u 9;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v00000000028f06c0_0;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v00000000028f01c0_0;
    %pad/u 9;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %or;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v00000000028f0260_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000028f0260_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v00000000028f0260_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v00000000028f06c0_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %jmp T_1.16;
T_1.14 ;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000287d770;
T_2 ;
    %wait E_0000000002891f50;
    %load/vec4 v00000000028f0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028f08a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000028f04e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000000028f0a80_0;
    %assign/vec4 v00000000028f08a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000287d8f0;
T_3 ;
    %wait E_0000000002891dd0;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000028f0440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028f0760_0, 0;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000028f0440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028f0760_0, 0;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 3, 1, 2;
    %store/vec4 v00000000028f03a0_0, 0, 3;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.21;
T_3.18 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.21;
T_3.19 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028f0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028f0760_0, 0;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.24, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.25, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.26, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.27, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_3.28, 4;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_3.29, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000028f0300_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v00000000028f0e40_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.32, 4;
T_3.32 ;
T_3.23 ;
T_3.17 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000286b220;
T_4 ;
    %wait E_0000000002891bd0;
    %load/vec4 v00000000028f0940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000028f0800_0;
    %assign/vec4 v00000000028f0620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028f0940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000028f0d00_0;
    %assign/vec4 v00000000028f0620_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002871c00;
T_5 ;
    %vpi_call/w 2 18 "$display", "\012\011\011timer  \011reset \011counter \011inst \011   b \011   w \011   ans \011 c \011 inst_reg" {0 0 0};
    %vpi_call/w 2 19 "$monitor", "%d \011%b \011%d \011\011%b \011%d \011%d \011%d \011%b \011%b", $time, v00000000028f1d10_0, v00000000028f2490_0, v00000000028f25d0_0, v00000000028f0f80_0, v00000000028f2b70_0, v00000000028f0ee0_0, v00000000028f0080_0, v00000000028f2530_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f0120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f1d10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000028f2210_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000028f27b0_0, 0, 8;
    %pushi/vec4 29, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f1d10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f1d10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000000028f2210_0, 0, 8;
    %delay 30, 0;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 57, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000028f2210_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v00000000028f2530_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0000000002871c00;
T_6 ;
    %delay 5, 0;
    %load/vec4 v00000000028f0120_0;
    %inv;
    %store/vec4 v00000000028f0120_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002871c00;
T_7 ;
    %delay 250, 0;
    %vpi_call/w 2 48 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./w_reg.sv";
    "./decode.sv";
    "./alu_mux.sv";
