[1] Intel Corporation, “Intel® solid-state drive DC P3608 series product
specification,” Order Number: 333055-001US, 2015.

[2] B. Van Essen, R. Pearce, S. Ames, and M. Gokhale, “On the role of nvram
in data-intensive architectures: an evaluation,” in Parallel & Distributed
Processing Symposium (IPDPS), 2012 IEEE 26th International. EEE,
2012, pp. 703-714.

[3] A. M. Caulfield, L. M. Grupp, and S. Swanson, “Gordon: using flash
memory to build fast, power-efficient clusters for data-intensive applications,” ACM Sigplan Notices, vol. 44, no. 3, pp. 217-228, 2009.

[4] R. Pearce, M. Gokhale, and N. M. Amato, “Multithreaded asynchronous
graph traversal for in-memory and semi-external memory,” in High
Performance Computing, Networking, Storage and Analysis (SC), 2010
International Conference for. WEEE, 2010, pp. 1-11.

[5] A. Malinowski, P. Czarnul, M. Maciejewski, and P. Skowron, “A fail-safe
nvram based mechanism for efficient creation and recovery of data copies
in parallel mpi applications,” in Information Systems Architecture and
Technology: Proceedings of 37th International Conference on Information Systems Architecture and Technology-ISAT 2016—Part II. Springer,
2017, pp. 137-147.

[6] 8S. Kannan, A. Gavrilovska, K. Schwan, D. Milojicic, and V. Talwar, “Using active nvram for i/o staging,” in Proceedings of the 2nd international
workshop on Petascal data analytics: challenges and opportunities.
ACM, 2011, pp. 15-22.

[7] M. S. Birrittella) M. Debbage, R. Huggahalli, J. Kunz, T. Lovett,
T. Rimmer, K. D. Underwood, and R. C. Zak, “Intel® Omni-path
Architecture: Enabling scalable, high performance fabrics,” in IEEE 23rd
Annual Symposium on High-Performance Interconnects, ser. Hotl 23,
Aug 2015, pp. 1-9.

[9] H. Volos, A. J. Tack, and M. M. Swift, “Mnemosyne: Lightweight
persistent memory,” in ACM SIGARCH Computer Architecture News,
vol. 39, no. 1. ACM, 2011, pp. 91-104.

[10] A. Badam and V. S. Pai, “Ssdalloc: hybrid ssd/ram memory management
made easy,” in Proceedings of the 8th USENIX conference on Networked
systems design and implementation, 2011, pp. 211-224.

[11] N. Jiang, J. Kim, and W. J. Dally, “Indirect adaptive routing on large
scale interconnection networks,” in Proceedings of the 36th Annual
International Symposium on Computer Architecture, ser. ISCA ’09.
New York, NY, USA: ACM, 2009, pp. 220-231. [Online]. Available:
http://doi.acm.org/10.1145/1555754. 1555783

[12] T. Hoefler, T. Schneider, and A. Lumsdaine, “Multistage switches are
not crossbars: Effects of static routing in high-performance networks,”
in Cluster Computing, 2008 IEEE International Conference on. YEEE,
2008, pp. 116-125.

[13] MPI Forum, “MPI: A Message-Passing Interface Standard. Version 3.0,”
available at: http:/Awww.mpi-forum.org.

[14] B. W. Barrett, R. Brightwell, R. E. Grant, §. Hemmert, K. Pedretti,
K. Wheeler, K. Underwood, R. Riesen, A. B. Maccabe, and T. Hudson, “The Portals 4.1 network programming interface,” Sandia National
Laboratories, Tech. Rep. SAND2017-3825, Apr. 2017.

[15] 8. Derradji, T. Palfer-Sollier, J.-P. Panziera, A. Poudes, and F. W.
Atos, “The BXI interconnect architecture,” in Proc. IEEE 23rd
Annual Symposium on High-Performance Interconnects, ser. HOTI 15.
Washington, DC, USA: IEEE Computer Society, 2015, pp. 18-25.
[Online]. Available: http://dx.doi.org/10.1109/HOTI.2015.15

[16] B. W. Barrett, R. Brightwell, K. S. Hemmert, K. B. Wheeler, and
K. D. Underwood, “Using triggered operations to offload rendezvous
messages,” in European MPI Users’ Group Meeting. Springer, 2011,
pp. 120-129.

[17] M. J. Rashti and A. Afsahi, “Improving communication progress and
overlap in mpi rendezvous protocol over rdma-enabled interconnects,”
in High Performance Computing Systems and Applications, 2008. HPCS
2008. 22nd International Symposium on. YEEE, 2008, pp. 95-101.

[18] G. F. Pfister, “An introduction to the infiniband architecture,” High
Performance Mass Storage and Parallel I/O, vol. 42, pp. 617-632, 2001.
[19] M. Gusat, D. Craddock, W. Denzel, T. Engbersen, N. Ni, G. Pfister,
W. Rooney, and J. Duato, “Congestion control in infiniband networks,”
in High performance interconnects, 2005. proceedings. 13th symposium
on. IEEE, 2005, pp. 158-159.

[20] M. Luo, D. K. Panda, K. Z. Ibrahim, and C. Iancu, “Congestion avoidance
on manycore high performance computing systems,” in Proceedings of
the 26th ACM international conference on Supercomputing. ACM, 2012,
pp. 121-132.

[21] T. Schneider, T. Hoefler, R. E. Grant, B. W. Barrett, and R. Brightwell,
“Protocols for fully offloaded collective operations on accelerated network adapters,” in Parallel Processing (ICPP), 2013 42nd International
Conference on. YEEE, 2013, pp. 593-602.

[22] R. L. Graham, B. W. Barrett, G. M. Shipman, T. S. Woodall, and
G. Bosilca, “Open mpi: A high performance, flexible implementation of
mpi point-to-point communications,” Parallel Processing Letters, vol. 17,
no. 01, pp. 79-88, 2007.

[23] W. Gropp, E. Lusk, N. Doss, and A. Skjellum, “A high-performance,
portable implementation of the mpi message passing interface standard,”
Parallel computing, vol. 22, no. 6, pp. 789-828, 1996.

[24] K. Raffenetti, A. J. Pena, and P. Balaji, “Toward implementing robust
support for portals 4 networks in mpich,” in Cluster, Cloud and Grid
Computing (CCGrid), 2015 15th IEEE/ACM International Symposium
on. IEEE, 2015, pp. 1173-1176.

[25] A. Hassani, A. Skjellum, R. Brightwell, and B. W. Barrett, “Design,
implementation, and performance evaluation of mpi 3.0 on portals 4.0,”
in Proceedings of the 20th European MPI Users’ Group Meeting. ACM,
2013, pp. 55-60.

[26] R. Brightwell and K. Underwood, “Evaluation of an eager protocol
optimization for MPI,” in Proceedings of EuroPVM/MPI, September
2003.

[27] N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, and J. Kim, “A detailed and flexible cycle-accurate networkon-chip simulator,” in Performance Analysis of Systems and Software
(ISPASS), 2013 IEEE International Symposium on, April 2013, pp. 8696.

[28] T. Hoefler, T. Schneider, and A. Lumsdaine, “Optimized routing for
large-scale infiniband networks,” in 2009 17th IEEE Symposium on High
Performance Interconnects. TEEE, 2009, pp. 103-111.

[29] ——, “Multistage switches are not crossbars: Effects of static routing in
high-performance networks,” in 2008 IEEE International Conference on
Cluster Computing. EEE, 2008, pp. 116-125.

[30] M. Gusat, D. Craddock, W. Denzel, T. Engbersen, N. Ni, G. Pfister,
W. Rooney, and J. Duato, “Congestion control in infiniband networks,”
in High performance interconnects, 2005. proceedings. 13th symposium
on. IEEE, 2005, pp. 158-159.