Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: SH2CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SH2CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SH2CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : SH2CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd" in Library work.
Architecture dataflow of Entity fblockbit is up to date.
Architecture dataflow of Entity adderbit is up to date.
Architecture structural of Entity fblock is up to date.
Architecture structural of Entity adder is up to date.
Architecture dataflow of Entity shifter is up to date.
Architecture structural of Entity alu is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/logging.vhd" in Library work.
Architecture logging of Entity logging is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_constants.vhd" in Library work.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/mau.vhd" in Library work.
Architecture dataflow of Entity memunit is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_pmau.vhd" in Library work.
Architecture structural of Entity sh2pmau is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_dmau.vhd" in Library work.
Architecture structural of Entity sh2dmau is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" in Library work.
Architecture structural of Entity memoryinterfacetx is up to date.
Architecture structural of Entity memoryinterfacerx is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_alu.vhd" in Library work.
Architecture structural of Entity sh2alu is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/utils.vhd" in Library work.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/reg.vhd" in Library work.
Architecture behavioral of Entity regarray is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_reg.vhd" in Library work.
Architecture structural of Entity sh2regs is up to date.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_control.vhd" in Library work.
Package <sh2instructionencodings> compiled.
Package <sh2controlconstants> compiled.
Entity <sh2control> compiled.
Entity <sh2control> (Architecture <dataflow>) compiled.
Compiling vhdl file "/home/chris/school/Spring_24_25/ee188/sh2/sh2_cpu.vhd" in Library work.
Entity <sh2cpu> compiled.
Entity <sh2cpu> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SH2CPU> in library <work> (architecture <structural>).
file name <LogFile> path <log.txt>

Analyzing hierarchy for entity <SH2Regs> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sh2alu> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SH2Dmau> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SH2Pmau> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <MemoryInterfaceTx> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <MemoryInterfaceRx> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SH2Control> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <RegArray> in library <work> (architecture <behavioral>) with generics.
	regcnt = 16
	wordsize = 32

Analyzing hierarchy for entity <ALU> in library <work> (architecture <structural>) with generics.
	wordsize = 32

Analyzing hierarchy for entity <MemUnit> in library <work> (architecture <dataflow>) with generics.
	maxIncDecBit = 2
	offsetCnt = 4
	srcCnt = 3

Analyzing hierarchy for entity <MemUnit> in library <work> (architecture <dataflow>) with generics.
	maxIncDecBit = 1
	offsetCnt = 4
	srcCnt = 3

Analyzing hierarchy for entity <FBlock> in library <work> (architecture <structural>) with generics.
	wordsize = 32

Analyzing hierarchy for entity <Adder> in library <work> (architecture <structural>) with generics.
	wordsize = 32

Analyzing hierarchy for entity <Shifter> in library <work> (architecture <dataflow>) with generics.
	wordsize = 32

Analyzing hierarchy for entity <AdderBit> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <FBlockBit> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SH2CPU> in library <work> (Architecture <structural>).
INFO:Xst:1739 - HDL ADVISOR - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_cpu.vhd" line 208: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_cpu.vhd" line 193: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_cpu.vhd" line 403: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <SH2CPU> analyzed. Unit <SH2CPU> generated.

Analyzing Entity <SH2Regs> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_reg.vhd" line 87: Unconnected output port 'RegD' of component 'RegArray'.
Entity <SH2Regs> analyzed. Unit <SH2Regs> generated.

Analyzing generic Entity <RegArray> in library <work> (Architecture <behavioral>).
	regcnt = 16
	wordsize = 32
Entity <RegArray> analyzed. Unit <RegArray> generated.

Analyzing Entity <sh2alu> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_alu.vhd" line 255: Unconnected output port 'HalfCout' of component 'ALU'.
INFO:Xst:1739 - HDL ADVISOR - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_alu.vhd" line 476: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <sh2alu> analyzed. Unit <sh2alu> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <structural>).
	wordsize = 32
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <FBlock> in library <work> (Architecture <structural>).
	wordsize = 32
Entity <FBlock> analyzed. Unit <FBlock> generated.

Analyzing Entity <FBlockBit> in library <work> (Architecture <dataflow>).
Entity <FBlockBit> analyzed. Unit <FBlockBit> generated.

Analyzing generic Entity <Adder> in library <work> (Architecture <structural>).
	wordsize = 32
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <AdderBit> in library <work> (Architecture <dataflow>).
Entity <AdderBit> analyzed. Unit <AdderBit> generated.

Analyzing generic Entity <Shifter> in library <work> (Architecture <dataflow>).
	wordsize = 32
Entity <Shifter> analyzed. Unit <Shifter> generated.

Analyzing Entity <SH2Dmau> in library <work> (Architecture <structural>).
INFO:Xst:1739 - HDL ADVISOR - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_dmau.vhd" line 160: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <SH2Dmau> analyzed. Unit <SH2Dmau> generated.

Analyzing generic Entity <MemUnit.1> in library <work> (Architecture <dataflow>).
	maxIncDecBit = 2
	offsetCnt = 4
	srcCnt = 3
Entity <MemUnit.1> analyzed. Unit <MemUnit.1> generated.

Analyzing Entity <SH2Pmau> in library <work> (Architecture <structural>).
INFO:Xst:1739 - HDL ADVISOR - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_pmau.vhd" line 160: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <SH2Pmau> analyzed. Unit <SH2Pmau> generated.

Analyzing generic Entity <MemUnit.2> in library <work> (Architecture <dataflow>).
	maxIncDecBit = 1
	offsetCnt = 4
	srcCnt = 3
Entity <MemUnit.2> analyzed. Unit <MemUnit.2> generated.

Analyzing Entity <MemoryInterfaceTx> in library <work> (Architecture <structural>).
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 150: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 186: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 195: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 255: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 303: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 317: VHDL Assertion Statement with non constant condition is ignored.
Entity <MemoryInterfaceTx> analyzed. Unit <MemoryInterfaceTx> generated.

Analyzing Entity <MemoryInterfaceRx> in library <work> (Architecture <structural>).
WARNING:Xst:1748 - "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd" line 409: VHDL Assertion Statement with non constant condition is ignored.
Entity <MemoryInterfaceRx> analyzed. Unit <MemoryInterfaceRx> generated.

Analyzing Entity <SH2Control> in library <work> (Architecture <dataflow>).
WARNING:Xst:795 - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_control.vhd" line 829: Size of operands are different : result is <false>.
INFO:Xst:1749 - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_control.vhd" line 1801: report: Unrecognized instruction: 
WARNING:Xst:819 - "/home/chris/school/Spring_24_25/ee188/sh2/sh2_control.vhd" line 587: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DelayedBranchTaken>, <IR>, <nm_format_n>, <nm_format_m>, <TFlagIn>, <m_format_m>
INFO:Xst:2679 - Register <Instruction_MemAddrSel> in unit <SH2Control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PCWriteCtrl> in unit <SH2Control> has a constant value of 10 during circuit operation. The register is replaced by logic.
Entity <SH2Control> analyzed. Unit <SH2Control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MemoryInterfaceTx>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd".
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<0>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<1>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<2>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<3>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<4>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<5>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<6>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<7>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<8>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<9>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<10>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<11>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<12>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<13>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<14>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<20>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<15>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<21>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<16>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<22>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<17>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<23>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<18>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<24>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<19>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<30>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<25>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<31>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<26>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<27>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<28>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtridata_DB<29>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<0>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<1>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<2>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<3>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<4>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<5>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<6>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<7>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<8>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<9>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<10>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<11>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<12>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<13>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<14>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<20>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<15>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<21>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<16>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<22>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<17>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<23>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<18>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<24>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<19>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<30>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<25>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<31>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<26>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<27>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<28>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_DB<29>> created at line 112. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit tristate buffer for signal <DB>.
    Summary:
	inferred  32 Tristate(s).
Unit <MemoryInterfaceTx> synthesized.


Synthesizing Unit <MemoryInterfaceRx>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/memory_interface.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemDataIn_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <MemoryInterfaceRx> synthesized.


Synthesizing Unit <SH2Control>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/sh2_control.vhd".
WARNING:Xst:647 - Input <MemDataIn<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Instruction_DelaySlotEn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | fetch                                          |
    | Power Up State     | fetch                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <RegAxInSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <Instruction_TFlagSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_GBRWriteEn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RegInSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <CinCmd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <ExtMode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RegBSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <IndexSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RegDataInSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <PMAUOff8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <Instruction_WordMode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <OffScalarSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ImmediateMode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <FCmd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RegA2Sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 12-bit latch for signal <PMAUOff12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_ReadWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_PRWriteEn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_MemEnable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_DelayedBranchTaken>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LoadA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RegASel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <Immediate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_MemSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <SysRegSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <IncDecSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <BaseSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <ALUCmd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <Instruction_PCAddrMode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <Instruction_SysRegCtrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_RegAxStore>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <RegA1Sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <DMAUOff4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <DMAUOff8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <SCmd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Instruction_RegEnableIn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <TCmpSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <MemOutSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <SysRegSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOpBSel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit register for signal <IR>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SH2Control> synthesized.


Synthesizing Unit <RegArray>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/reg.vhd".
    Found 32-bit 16-to-1 multiplexer for signal <RegA>.
    Found 32-bit 16-to-1 multiplexer for signal <RegB>.
    Found 32-bit 16-to-1 multiplexer for signal <RegA1>.
    Found 32-bit 16-to-1 multiplexer for signal <RegA2>.
    Found 512-bit register for signal <Registers>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_0$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_1$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_10$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_11$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_12$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_13$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_14$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_15$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_2$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_3$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_4$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_5$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_6$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_7$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_8$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <Registers_9$mux0000>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <Registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred 640 Multiplexer(s).
Unit <RegArray> synthesized.


Synthesizing Unit <Shifter>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd".
Unit <Shifter> synthesized.


Synthesizing Unit <FBlockBit>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd".
Unit <FBlockBit> synthesized.


Synthesizing Unit <AdderBit>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <AdderBit> synthesized.


Synthesizing Unit <SH2Regs>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/sh2_reg.vhd".
Unit <SH2Regs> synthesized.


Synthesizing Unit <FBlock>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd".
Unit <FBlock> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd".
    Found 1-bit xor2 for signal <Overflow>.
    Found 1-bit 4-to-1 multiplexer for signal <carry<0>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Adder> synthesized.


Synthesizing Unit <MemUnit_1>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/mau.vhd".
WARNING:Xst:646 - Signal <idcarry<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <acarry<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <AddrOffMux>.
    Found 32-bit 3-to-1 multiplexer for signal <AddrSrc$mux0000> created at line 238.
    Found 2-bit comparator lessequal for signal <IncDecIn_0$cmp_ge0000> created at line 223.
    Found 2-bit comparator lessequal for signal <IncDecIn_1$cmp_ge0000> created at line 223.
    Summary:
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <MemUnit_1> synthesized.


Synthesizing Unit <MemUnit_2>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/mau.vhd".
WARNING:Xst:646 - Signal <idcarry<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <acarry<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <AddrOffMux>.
    Found 32-bit 3-to-1 multiplexer for signal <AddrSrc$mux0000> created at line 238.
    Summary:
	inferred  64 Multiplexer(s).
Unit <MemUnit_2> synthesized.


Synthesizing Unit <SH2Dmau>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/sh2_dmau.vhd".
    Found 4x2-bit ROM for signal <IncDecSel$rom0000>.
    Found 4x2-bit ROM for signal <DMAUOffsetSel>.
    Found 32-bit shifter logical left for signal <DMAUAddrOff<2:1>>.
    Found 32-bit adder for signal <DMAUAddrSrc<2>>.
    Found 32-bit register for signal <GBR>.
    Summary:
	inferred   2 ROM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <SH2Dmau> synthesized.


Synthesizing Unit <SH2Pmau>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/sh2_pmau.vhd".
    Found 32-bit 8-to-1 multiplexer for signal <PCMux>.
    Found 32-bit register for signal <PCReg>.
    Found 32-bit 4-to-1 multiplexer for signal <PCReg$mux0000> created at line 243.
    Found 32-bit adder for signal <PMAUAddrOff_1$addsub0000> created at line 296.
    Found 32-bit adder for signal <PMAUAddrOff_2$addsub0000> created at line 304.
    Found 32-bit register for signal <PRReg>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
Unit <SH2Pmau> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/alu.vhd".
    Found 1-bit 3-to-1 multiplexer for signal <Cout>.
    Found 32-bit 3-to-1 multiplexer for signal <Result>.
    Summary:
	inferred  33 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <sh2alu>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/sh2_alu.vhd".
    Found 32-bit 6-to-1 multiplexer for signal <BarrelShifter>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <sh2alu> synthesized.


Synthesizing Unit <SH2CPU>.
    Related source file is "/home/chris/school/Spring_24_25/ee188/sh2/sh2_cpu.vhd".
WARNING:Xst:647 - Input <NMI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <ExtendedReg>.
    Found 32-bit register for signal <MACH>.
    Found 32-bit 4-to-1 multiplexer for signal <MACH$mux0000>.
    Found 32-bit register for signal <MACL>.
    Found 32-bit 4-to-1 multiplexer for signal <MACL$mux0000>.
    Found 32-bit tristate buffer for signal <MemDataOut>.
    Found 32-bit 4-to-1 multiplexer for signal <MemDataOut$mux0000>.
    Found 32-bit 3-to-1 multiplexer for signal <NextSysReg>.
    Found 32-bit adder for signal <NextSysReg$addsub0000> created at line 604.
    Found 32-bit adder for signal <PCNext>.
    Found 32-bit register for signal <PrevPCReg>.
    Found 32-bit register for signal <SR>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_0$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_1$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_10$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_11$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_12$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_13$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_14$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_15$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_16$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_17$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_18$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_19$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_2$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_20$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_21$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_22$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_23$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_24$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_25$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_26$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_27$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_28$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_29$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_3$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_30$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_31$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_4$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_5$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_6$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_7$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_8$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <SR_9$mux0000>.
    Found 8-bit comparator equal for signal <StrCmp$cmp_eq0000> created at line 393.
    Found 8-bit comparator equal for signal <StrCmp$cmp_eq0001> created at line 393.
    Found 8-bit comparator equal for signal <StrCmp$cmp_eq0002> created at line 393.
    Found 8-bit comparator equal for signal <StrCmp$cmp_eq0003> created at line 393.
    Found 1-bit xor2 for signal <TCmp$xor0000> created at line 401.
    Found 1-bit 7-to-1 multiplexer for signal <TNext>.
    Found 32-bit register for signal <VBR>.
    Found 32-bit 4-to-1 multiplexer for signal <VBR$mux0000>.
    Summary:
	inferred 160 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred 225 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <SH2CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x2-bit ROM                                           : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Registers                                            : 56
 1-bit register                                        : 32
 16-bit register                                       : 1
 32-bit register                                       : 23
# Latches                                              : 136
 1-bit latch                                           : 107
 12-bit latch                                          : 1
 2-bit latch                                           : 10
 3-bit latch                                           : 6
 4-bit latch                                           : 9
 8-bit latch                                           : 3
# Comparators                                          : 6
 2-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 4
# Multiplexers                                         : 69
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 33
 1-bit 7-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 4
 32-bit 3-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 24
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2
# Tristates                                            : 33
 1-bit tristate buffer                                 : 32
 32-bit tristate buffer                                : 1
# Xors                                                 : 162
 1-bit xor2                                            : 2
 1-bit xor3                                            : 160

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control_unit/state/FSM> on signal <state[1:3]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 fetch     | 001
 execute   | 010
 writeback | 100
-----------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 4x2-bit ROM                                           : 2
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Registers                                            : 784
 Flip-Flops                                            : 784
# Latches                                              : 136
 1-bit latch                                           : 107
 12-bit latch                                          : 1
 2-bit latch                                           : 10
 3-bit latch                                           : 6
 4-bit latch                                           : 9
 8-bit latch                                           : 3
# Comparators                                          : 6
 2-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 4
# Multiplexers                                         : 68
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 7-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 4
 32-bit 3-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 24
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2
# Xors                                                 : 162
 1-bit xor2                                            : 2
 1-bit xor3                                            : 160

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MemOutSel_2> (without init value) has a constant value of 0 in block <SH2Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit SH2CPU: 32 internal tristates are replaced by logic (pull-up yes): MemDataOut<0>, MemDataOut<10>, MemDataOut<11>, MemDataOut<12>, MemDataOut<13>, MemDataOut<14>, MemDataOut<15>, MemDataOut<16>, MemDataOut<17>, MemDataOut<18>, MemDataOut<19>, MemDataOut<1>, MemDataOut<20>, MemDataOut<21>, MemDataOut<22>, MemDataOut<23>, MemDataOut<24>, MemDataOut<25>, MemDataOut<26>, MemDataOut<27>, MemDataOut<28>, MemDataOut<29>, MemDataOut<2>, MemDataOut<30>, MemDataOut<31>, MemDataOut<3>, MemDataOut<4>, MemDataOut<5>, MemDataOut<6>, MemDataOut<7>, MemDataOut<8>, MemDataOut<9>.

Optimizing unit <SH2CPU> ...

Optimizing unit <MemoryInterfaceRx> ...

Optimizing unit <RegArray> ...

Optimizing unit <SH2Control> ...

Optimizing unit <Adder> ...

Optimizing unit <MemUnit_1> ...

Optimizing unit <MemUnit_2> ...

Optimizing unit <SH2Dmau> ...

Optimizing unit <SH2Pmau> ...

Optimizing unit <sh2alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SH2CPU, actual ratio is 29.
FlipFlop control_unit/state_FSM_FFd1 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 789
 Flip-Flops                                            : 789

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SH2CPU.ngr
Top Level Output File Name         : SH2CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 6546
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 69
#      LUT2                        : 177
#      LUT2_D                      : 16
#      LUT2_L                      : 4
#      LUT3                        : 1664
#      LUT3_D                      : 31
#      LUT3_L                      : 20
#      LUT4                        : 2716
#      LUT4_D                      : 175
#      LUT4_L                      : 90
#      MUXCY                       : 107
#      MUXF5                       : 983
#      MUXF6                       : 256
#      MUXF7                       : 128
#      VCC                         : 1
#      XORCY                       : 103
# FlipFlops/Latches                : 1005
#      FD                          : 32
#      FDC                         : 164
#      FDCE                        : 558
#      FDE                         : 32
#      FDP                         : 1
#      FDPE                        : 2
#      LD                          : 84
#      LDE                         : 68
#      LDE_1                       : 64
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 75
#      IBUF                        : 2
#      IOBUF                       : 32
#      OBUF                        : 41
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     2612  out of   8672    30%  
 Number of Slice Flip Flops:           1005  out of  17344     5%  
 Number of 4 input LUTs:               4967  out of  17344    28%  
 Number of IOs:                          77
 Number of bonded IOBs:                  75  out of    250    30%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)          | Load  |
------------------------------------------------------------------+--------------------------------+-------+
clock                                                             | IBUF+BUFG                      | 853   |
memory_rx/MemDataIn_10_not00011(memory_rx/MemDataIn_10_not00011:O)| BUFG(*)(memory_rx/MemDataIn_10)| 32    |
control_unit/state_FSM_FFd21                                      | BUFG                           | 120   |
------------------------------------------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------+------------------------+-------+
Control Signal                                                                  | Buffer(FF name)        | Load  |
--------------------------------------------------------------------------------+------------------------+-------+
Reset_inv(registers/Registers/reset_inv1_INV_0:O)                               | NONE(MACH_0)           | 363   |
registers/Registers/reset_inv1_INV_0_1(registers/Registers/reset_inv1_INV_0_1:O)| NONE(SR_0)             | 362   |
--------------------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 32.052ns (Maximum Frequency: 31.199MHz)
   Minimum input arrival time before clock: 31.611ns
   Maximum output required time after clock: 36.932ns
   Maximum combinational path delay: 34.675ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 32.052ns (frequency: 31.199MHz)
  Total number of paths / destination ports: 4133759076 / 1493
-------------------------------------------------------------------------
Delay:               32.052ns (Levels of Logic = 28)
  Source:            registers/Registers/Registers_0_1 (FF)
  Destination:       registers/Registers/Registers_9_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: registers/Registers/Registers_0_1 to registers/Registers/Registers_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.666  registers/Registers/Registers_0_1 (registers/Registers/Registers_0_1)
     LUT3:I1->O            1   0.704   0.000  registers/Registers/Mmux_RegB_811 (registers/Registers/Mmux_RegB_811)
     MUXF5:I0->O           1   0.321   0.000  registers/Registers/Mmux_RegB_6_f5_10 (registers/Registers/Mmux_RegB_6_f511)
     MUXF6:I0->O           1   0.521   0.000  registers/Registers/Mmux_RegB_4_f6_10 (registers/Registers/Mmux_RegB_4_f611)
     MUXF7:I0->O           9   0.521   0.824  registers/Registers/Mmux_RegB_2_f7_10 (RegB<1>)
     LUT4:I3->O            8   0.704   0.761  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00002 (pmau/SH2Pmau_Instance/IDA1[1].IDABx/Co_and0000)
     LUT4_D:I3->LO         1   0.704   0.135  pmau/SH2Pmau_Instance/AA1[1].AABx/Co1 (N3391)
     LUT3:I2->O            7   0.704   0.743  pmau/SH2Pmau_Instance/AA1[2].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<3>)
     LUT3:I2->O            9   0.704   0.820  pmau/SH2Pmau_Instance/AA1[4].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<5>)
     MUXF5:S->O            1   0.739   0.424  pmau/SH2Pmau_Instance/AA1[8].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<9>)
     LUT4:I3->O            1   0.704   0.000  pmau/Mmux_PCMux_831 (pmau/Mmux_PCMux_831)
     MUXF5:I0->O           1   0.321   0.424  pmau/Mmux_PCMux_6_f5_30 (pmau/Mmux_PCMux_6_f531)
     LUT4:I3->O            3   0.704   0.535  pmau/Mmux_PCReg_mux000030164 (pmau/N31)
     LUT4:I3->O            1   0.704   0.000  PCUsed<9>11 (PCUsed<9>1)
     MUXCY:S->O            1   0.464   0.000  dmau/Madd_DMAUAddrSrc<2>_cy<9> (dmau/Madd_DMAUAddrSrc<2>_cy<9>)
     XORCY:CI->O           1   0.804   0.424  dmau/Madd_DMAUAddrSrc<2>_xor<10> (dmau/DMAUAddrSrc<2><10>)
     LUT4_D:I3->O         11   0.704   0.937  dmau/SH2Dmau_Instance/Mmux_AddrSrc_mux00004401 (dmau/SH2Dmau_Instance/SrcSelMux<10>)
     LUT4_D:I3->O          2   0.704   0.451  dmau/SH2Dmau_Instance/SrcAddr<10>1 (dmau/SH2Dmau_Instance/SrcAddr<10>)
     LUT4:I3->O            1   0.704   0.499  dmau/SH2Dmau_Instance/AA1[9].AABx/Co1_SW0 (N1249)
     LUT3:I1->O            5   0.704   0.668  dmau/SH2Dmau_Instance/AA1[10].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<11>)
     LUT3_D:I2->LO         1   0.704   0.135  dmau/SH2Dmau_Instance/AA1[12].AABx/Co1 (N3469)
     LUT3:I2->O            5   0.704   0.633  dmau/SH2Dmau_Instance/AA1[14].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<15>)
     MUXF5:S->O            8   0.739   0.792  dmau/SH2Dmau_Instance/AA1[16].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<17>)
     LUT3:I2->O           11   0.704   0.968  dmau/SH2Dmau_Instance/AA1[18].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<19>)
     LUT3:I2->O            3   0.704   0.566  dmau/SH2Dmau_Instance/AA1[22].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<23>)
     LUT3:I2->O            3   0.704   0.531  dmau/SH2Dmau_Instance/AA1[26].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<27>)
     MUXF5:S->O           17   0.739   1.055  dmau/SH2Dmau_Instance/AA1[31].AABx/Mxor_S_xo<0>1 (DataAddress<31>)
     LUT4:I3->O            1   0.704   0.000  registers/Registers/Mmux_Registers_9_mux0000501_G (N2087)
     MUXF5:I1->O           1   0.321   0.000  registers/Registers/Mmux_Registers_9_mux0000501 (registers/Registers/Registers_9_mux0000<31>)
     FDCE:D                    0.308          registers/Registers/Registers_9_31
    ----------------------------------------
    Total                     32.052ns (19.061ns logic, 12.991ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/state_FSM_FFd21'
  Clock period: 7.790ns (frequency: 128.365MHz)
  Total number of paths / destination ports: 116 / 99
-------------------------------------------------------------------------
Delay:               7.790ns (Levels of Logic = 5)
  Source:            control_unit/RegDataInSel_0 (LATCH)
  Destination:       control_unit/RegDataInSel_0 (LATCH)
  Source Clock:      control_unit/state_FSM_FFd21 falling
  Destination Clock: control_unit/state_FSM_FFd21 falling

  Data Path: control_unit/RegDataInSel_0 to control_unit/RegDataInSel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              83   0.676   1.313  control_unit/RegDataInSel_0 (control_unit/RegDataInSel_0)
     LUT4:I2->O            1   0.704   0.499  control_unit/RegDataInSel_mux0052<3>9 (control_unit/RegDataInSel_mux0052<3>9)
     LUT4:I1->O            1   0.704   0.595  control_unit/RegDataInSel_mux0052<3>64 (control_unit/RegDataInSel_mux0052<3>64)
     LUT4:I0->O            1   0.704   0.424  control_unit/RegDataInSel_mux0052<3>120 (control_unit/RegDataInSel_mux0052<3>120)
     LUT4:I3->O            1   0.704   0.455  control_unit/RegDataInSel_mux0052<3>160_SW0 (N2782)
     LUT4:I2->O            1   0.704   0.000  control_unit/RegDataInSel_mux0052<3>160 (control_unit/RegDataInSel_mux0052<3>)
     LD:D                      0.308          control_unit/RegDataInSel_0
    ----------------------------------------
    Total                      7.790ns (4.504ns logic, 3.286ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 447725216 / 608
-------------------------------------------------------------------------
Offset:              31.611ns (Levels of Logic = 26)
  Source:            Reset (PAD)
  Destination:       registers/Registers/Registers_9_31 (FF)
  Destination Clock: clock rising

  Data Path: Reset to registers/Registers/Registers_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           226   1.218   1.498  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.704   0.482  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00004_SW2 (N960)
     LUT4_D:I2->O          3   0.704   0.566  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00004 (pmau/IncrementedPC<0>)
     LUT4_D:I2->LO         1   0.704   0.135  pmau/SH2Pmau_Instance/AA1[1].AABx/Co1 (N3391)
     LUT3:I2->O            7   0.704   0.743  pmau/SH2Pmau_Instance/AA1[2].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<3>)
     LUT3:I2->O            9   0.704   0.820  pmau/SH2Pmau_Instance/AA1[4].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<5>)
     MUXF5:S->O            1   0.739   0.424  pmau/SH2Pmau_Instance/AA1[8].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<9>)
     LUT4:I3->O            1   0.704   0.000  pmau/Mmux_PCMux_831 (pmau/Mmux_PCMux_831)
     MUXF5:I0->O           1   0.321   0.424  pmau/Mmux_PCMux_6_f5_30 (pmau/Mmux_PCMux_6_f531)
     LUT4:I3->O            3   0.704   0.535  pmau/Mmux_PCReg_mux000030164 (pmau/N31)
     LUT4:I3->O            1   0.704   0.000  PCUsed<9>11 (PCUsed<9>1)
     MUXCY:S->O            1   0.464   0.000  dmau/Madd_DMAUAddrSrc<2>_cy<9> (dmau/Madd_DMAUAddrSrc<2>_cy<9>)
     XORCY:CI->O           1   0.804   0.424  dmau/Madd_DMAUAddrSrc<2>_xor<10> (dmau/DMAUAddrSrc<2><10>)
     LUT4_D:I3->O         11   0.704   0.937  dmau/SH2Dmau_Instance/Mmux_AddrSrc_mux00004401 (dmau/SH2Dmau_Instance/SrcSelMux<10>)
     LUT4_D:I3->O          2   0.704   0.451  dmau/SH2Dmau_Instance/SrcAddr<10>1 (dmau/SH2Dmau_Instance/SrcAddr<10>)
     LUT4:I3->O            1   0.704   0.499  dmau/SH2Dmau_Instance/AA1[9].AABx/Co1_SW0 (N1249)
     LUT3:I1->O            5   0.704   0.668  dmau/SH2Dmau_Instance/AA1[10].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<11>)
     LUT3_D:I2->LO         1   0.704   0.135  dmau/SH2Dmau_Instance/AA1[12].AABx/Co1 (N3469)
     LUT3:I2->O            5   0.704   0.633  dmau/SH2Dmau_Instance/AA1[14].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<15>)
     MUXF5:S->O            8   0.739   0.792  dmau/SH2Dmau_Instance/AA1[16].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<17>)
     LUT3:I2->O           11   0.704   0.968  dmau/SH2Dmau_Instance/AA1[18].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<19>)
     LUT3:I2->O            3   0.704   0.566  dmau/SH2Dmau_Instance/AA1[22].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<23>)
     LUT3:I2->O            3   0.704   0.531  dmau/SH2Dmau_Instance/AA1[26].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<27>)
     MUXF5:S->O           17   0.739   1.055  dmau/SH2Dmau_Instance/AA1[31].AABx/Mxor_S_xo<0>1 (DataAddress<31>)
     LUT4:I3->O            1   0.704   0.000  registers/Registers/Mmux_Registers_9_mux0000501_G (N2087)
     MUXF5:I1->O           1   0.321   0.000  registers/Registers/Mmux_Registers_9_mux0000501 (registers/Registers/Registers_9_mux0000<31>)
     FDCE:D                    0.308          registers/Registers/Registers_9_31
    ----------------------------------------
    Total                     31.611ns (18.325ns logic, 13.286ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_rx/MemDataIn_10_not00011'
  Total number of paths / destination ports: 6823 / 32
-------------------------------------------------------------------------
Offset:              20.862ns (Levels of Logic = 16)
  Source:            Reset (PAD)
  Destination:       memory_rx/MemDataIn_20 (LATCH)
  Destination Clock: memory_rx/MemDataIn_10_not00011 falling

  Data Path: Reset to memory_rx/MemDataIn_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           226   1.218   1.498  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.704   0.482  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00004_SW2 (N960)
     LUT4_D:I2->O          3   0.704   0.566  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00004 (pmau/IncrementedPC<0>)
     LUT4:I2->O            1   0.704   0.424  pmau/SH2Pmau_Instance/AA1[1].AABx/Mxor_S_xo<0>1 (pmau/CalculatedPC<1>)
     LUT4:I3->O            1   0.704   0.000  pmau/Mmux_PCMux_6_f5_10_F (N3068)
     MUXF5:I0->O           2   0.321   0.451  pmau/Mmux_PCMux_6_f5_10 (pmau/Mmux_PCMux_6_f511)
     LUT4:I3->O            1   0.704   0.000  PCUsed<1>1_G (N2295)
     MUXF5:I1->O           4   0.321   0.591  PCUsed<1>1 (PCUsed<1>)
     LUT4:I3->O            5   0.704   0.633  dmau/SH2Dmau_Instance/Mmux_AddrSrc_mux00002474 (dmau/SH2Dmau_Instance/SrcSelMux<1>)
     MUXF5:S->O            3   0.739   0.566  dmau/SH2Dmau_Instance/SrcAddr<1>1 (dmau/SH2Dmau_Instance/SrcAddr<1>)
     LUT4:I2->O            6   0.704   0.704  dmau/SH2Dmau_Instance/AA1[1].AABx/Mxor_S_xo<0>1 (DataAddress<1>)
     LUT3:I2->O           27   0.704   1.436  MemAddress<1>1 (AB_1_OBUF)
     LUT3:I0->O            4   0.704   0.666  memory_rx/MemDataIn_15_mux0005112 (memory_rx/N18)
     LUT4:I1->O            1   0.704   0.455  memory_rx/MemDataIn_16_mux00052_SW0 (N2752)
     LUT4:I2->O           14   0.704   1.035  memory_rx/MemDataIn_16_mux00052 (memory_rx/N7)
     LUT3:I2->O            1   0.704   0.000  memory_rx/MemDataIn_30_mux00051 (memory_rx/MemDataIn_30_mux0005)
     LD:D                      0.308          memory_rx/MemDataIn_30
    ----------------------------------------
    Total                     20.862ns (11.355ns logic, 9.507ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 228572474 / 73
-------------------------------------------------------------------------
Offset:              35.116ns (Levels of Logic = 29)
  Source:            registers/Registers/Registers_0_1 (FF)
  Destination:       AB<29> (PAD)
  Source Clock:      clock rising

  Data Path: registers/Registers/Registers_0_1 to AB<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.666  registers/Registers/Registers_0_1 (registers/Registers/Registers_0_1)
     LUT3:I1->O            1   0.704   0.000  registers/Registers/Mmux_RegB_811 (registers/Registers/Mmux_RegB_811)
     MUXF5:I0->O           1   0.321   0.000  registers/Registers/Mmux_RegB_6_f5_10 (registers/Registers/Mmux_RegB_6_f511)
     MUXF6:I0->O           1   0.521   0.000  registers/Registers/Mmux_RegB_4_f6_10 (registers/Registers/Mmux_RegB_4_f611)
     MUXF7:I0->O           9   0.521   0.824  registers/Registers/Mmux_RegB_2_f7_10 (RegB<1>)
     LUT4:I3->O            8   0.704   0.761  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00002 (pmau/SH2Pmau_Instance/IDA1[1].IDABx/Co_and0000)
     LUT4_D:I3->LO         1   0.704   0.135  pmau/SH2Pmau_Instance/AA1[1].AABx/Co1 (N3391)
     LUT3:I2->O            7   0.704   0.743  pmau/SH2Pmau_Instance/AA1[2].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<3>)
     LUT3:I2->O            9   0.704   0.820  pmau/SH2Pmau_Instance/AA1[4].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<5>)
     MUXF5:S->O            1   0.739   0.424  pmau/SH2Pmau_Instance/AA1[8].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<9>)
     LUT4:I3->O            1   0.704   0.000  pmau/Mmux_PCMux_831 (pmau/Mmux_PCMux_831)
     MUXF5:I0->O           1   0.321   0.424  pmau/Mmux_PCMux_6_f5_30 (pmau/Mmux_PCMux_6_f531)
     LUT4:I3->O            3   0.704   0.535  pmau/Mmux_PCReg_mux000030164 (pmau/N31)
     LUT4:I3->O            1   0.704   0.000  PCUsed<9>11 (PCUsed<9>1)
     MUXCY:S->O            1   0.464   0.000  dmau/Madd_DMAUAddrSrc<2>_cy<9> (dmau/Madd_DMAUAddrSrc<2>_cy<9>)
     XORCY:CI->O           1   0.804   0.424  dmau/Madd_DMAUAddrSrc<2>_xor<10> (dmau/DMAUAddrSrc<2><10>)
     LUT4_D:I3->O         11   0.704   0.937  dmau/SH2Dmau_Instance/Mmux_AddrSrc_mux00004401 (dmau/SH2Dmau_Instance/SrcSelMux<10>)
     LUT4_D:I3->O          2   0.704   0.451  dmau/SH2Dmau_Instance/SrcAddr<10>1 (dmau/SH2Dmau_Instance/SrcAddr<10>)
     LUT4:I3->O            1   0.704   0.499  dmau/SH2Dmau_Instance/AA1[9].AABx/Co1_SW0 (N1249)
     LUT3:I1->O            5   0.704   0.668  dmau/SH2Dmau_Instance/AA1[10].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<11>)
     LUT3_D:I2->LO         1   0.704   0.135  dmau/SH2Dmau_Instance/AA1[12].AABx/Co1 (N3469)
     LUT3:I2->O            5   0.704   0.633  dmau/SH2Dmau_Instance/AA1[14].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<15>)
     MUXF5:S->O            8   0.739   0.792  dmau/SH2Dmau_Instance/AA1[16].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<17>)
     LUT3:I2->O           11   0.704   0.968  dmau/SH2Dmau_Instance/AA1[18].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<19>)
     LUT3:I2->O            3   0.704   0.566  dmau/SH2Dmau_Instance/AA1[22].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<23>)
     LUT3:I2->O            3   0.704   0.706  dmau/SH2Dmau_Instance/AA1[26].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<27>)
     LUT3:I0->O            1   0.704   0.595  dmau/SH2Dmau_Instance/AA1[28].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<29>)
     LUT3:I0->O            1   0.704   0.000  MemAddress<29>1_G (N3025)
     MUXF5:I1->O           1   0.321   0.420  MemAddress<29>1 (AB_29_OBUF)
     OBUF:I->O                 3.272          AB_29_OBUF (AB<29>)
    ----------------------------------------
    Total                     35.116ns (21.990ns logic, 13.126ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_unit/state_FSM_FFd21'
  Total number of paths / destination ports: 328515430 / 41
-------------------------------------------------------------------------
Offset:              36.932ns (Levels of Logic = 29)
  Source:            control_unit/PMAUOff8_1 (LATCH)
  Destination:       AB<29> (PAD)
  Source Clock:      control_unit/state_FSM_FFd21 falling

  Data Path: control_unit/PMAUOff8_1 to AB<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              7   0.676   0.883  control_unit/PMAUOff8_1 (control_unit/PMAUOff8_1)
     LUT3:I0->O            5   0.704   0.668  pmau/PMAUAddrOff_1_mux0000<5>21 (pmau/N110)
     LUT3:I2->O            3   0.704   0.566  pmau/SH2Pmau_Instance/Mmux_AddrOffMux5822 (pmau/SH2Pmau_Instance/Mmux_AddrOffMux5822)
     LUT4:I2->O            1   0.704   0.595  pmau/SH2Pmau_Instance/Mmux_AddrOffMux5880_SW1_SW0 (N1772)
     LUT3:I0->O            1   0.704   0.455  pmau/SH2Pmau_Instance/Mmux_AddrOffMux5880_SW1 (N1440)
     LUT4:I2->O            7   0.704   0.883  pmau/SH2Pmau_Instance/Mmux_AddrOffMux5880 (pmau/SH2Pmau_Instance/AddrOffMux<6>)
     LUT4_D:I0->O          1   0.704   0.455  pmau/SH2Pmau_Instance/AA1[6].AABx/Co1_SW3 (N1166)
     LUT4:I2->O            6   0.704   0.844  pmau/SH2Pmau_Instance/AA1[5].AABx/Co1_SW5 (N1384)
     LUT3:I0->O            1   0.704   0.000  pmau/SH2Pmau_Instance/AA1[8].AABx/Co1_G (N2969)
     MUXF5:I1->O           1   0.321   0.424  pmau/SH2Pmau_Instance/AA1[8].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<9>)
     LUT4:I3->O            1   0.704   0.000  pmau/Mmux_PCMux_831 (pmau/Mmux_PCMux_831)
     MUXF5:I0->O           1   0.321   0.424  pmau/Mmux_PCMux_6_f5_30 (pmau/Mmux_PCMux_6_f531)
     LUT4:I3->O            3   0.704   0.535  pmau/Mmux_PCReg_mux000030164 (pmau/N31)
     LUT4:I3->O            1   0.704   0.000  PCUsed<9>11 (PCUsed<9>1)
     MUXCY:S->O            1   0.464   0.000  dmau/Madd_DMAUAddrSrc<2>_cy<9> (dmau/Madd_DMAUAddrSrc<2>_cy<9>)
     XORCY:CI->O           1   0.804   0.424  dmau/Madd_DMAUAddrSrc<2>_xor<10> (dmau/DMAUAddrSrc<2><10>)
     LUT4_D:I3->O         11   0.704   0.937  dmau/SH2Dmau_Instance/Mmux_AddrSrc_mux00004401 (dmau/SH2Dmau_Instance/SrcSelMux<10>)
     LUT4_D:I3->O          2   0.704   0.451  dmau/SH2Dmau_Instance/SrcAddr<10>1 (dmau/SH2Dmau_Instance/SrcAddr<10>)
     LUT4:I3->O            1   0.704   0.499  dmau/SH2Dmau_Instance/AA1[9].AABx/Co1_SW0 (N1249)
     LUT3:I1->O            5   0.704   0.668  dmau/SH2Dmau_Instance/AA1[10].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<11>)
     LUT3_D:I2->LO         1   0.704   0.135  dmau/SH2Dmau_Instance/AA1[12].AABx/Co1 (N3469)
     LUT3:I2->O            5   0.704   0.633  dmau/SH2Dmau_Instance/AA1[14].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<15>)
     MUXF5:S->O            8   0.739   0.792  dmau/SH2Dmau_Instance/AA1[16].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<17>)
     LUT3:I2->O           11   0.704   0.968  dmau/SH2Dmau_Instance/AA1[18].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<19>)
     LUT3:I2->O            3   0.704   0.566  dmau/SH2Dmau_Instance/AA1[22].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<23>)
     LUT3:I2->O            3   0.704   0.706  dmau/SH2Dmau_Instance/AA1[26].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<27>)
     LUT3:I0->O            1   0.704   0.595  dmau/SH2Dmau_Instance/AA1[28].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<29>)
     LUT3:I0->O            1   0.704   0.000  MemAddress<29>1_G (N3025)
     MUXF5:I1->O           1   0.321   0.420  MemAddress<29>1 (AB_29_OBUF)
     OBUF:I->O                 3.272          AB_29_OBUF (AB<29>)
    ----------------------------------------
    Total                     36.932ns (22.406ns logic, 14.526ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24642324 / 40
-------------------------------------------------------------------------
Delay:               34.675ns (Levels of Logic = 27)
  Source:            Reset (PAD)
  Destination:       AB<29> (PAD)

  Data Path: Reset to AB<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           226   1.218   1.498  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            2   0.704   0.482  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00004_SW2 (N960)
     LUT4_D:I2->O          3   0.704   0.566  pmau/SH2Pmau_Instance/Mmux_AddrSrc_mux00004 (pmau/IncrementedPC<0>)
     LUT4_D:I2->LO         1   0.704   0.135  pmau/SH2Pmau_Instance/AA1[1].AABx/Co1 (N3391)
     LUT3:I2->O            7   0.704   0.743  pmau/SH2Pmau_Instance/AA1[2].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<3>)
     LUT3:I2->O            9   0.704   0.820  pmau/SH2Pmau_Instance/AA1[4].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<5>)
     MUXF5:S->O            1   0.739   0.424  pmau/SH2Pmau_Instance/AA1[8].AABx/Co1 (pmau/SH2Pmau_Instance/acarry<9>)
     LUT4:I3->O            1   0.704   0.000  pmau/Mmux_PCMux_831 (pmau/Mmux_PCMux_831)
     MUXF5:I0->O           1   0.321   0.424  pmau/Mmux_PCMux_6_f5_30 (pmau/Mmux_PCMux_6_f531)
     LUT4:I3->O            3   0.704   0.535  pmau/Mmux_PCReg_mux000030164 (pmau/N31)
     LUT4:I3->O            1   0.704   0.000  PCUsed<9>11 (PCUsed<9>1)
     MUXCY:S->O            1   0.464   0.000  dmau/Madd_DMAUAddrSrc<2>_cy<9> (dmau/Madd_DMAUAddrSrc<2>_cy<9>)
     XORCY:CI->O           1   0.804   0.424  dmau/Madd_DMAUAddrSrc<2>_xor<10> (dmau/DMAUAddrSrc<2><10>)
     LUT4_D:I3->O         11   0.704   0.937  dmau/SH2Dmau_Instance/Mmux_AddrSrc_mux00004401 (dmau/SH2Dmau_Instance/SrcSelMux<10>)
     LUT4_D:I3->O          2   0.704   0.451  dmau/SH2Dmau_Instance/SrcAddr<10>1 (dmau/SH2Dmau_Instance/SrcAddr<10>)
     LUT4:I3->O            1   0.704   0.499  dmau/SH2Dmau_Instance/AA1[9].AABx/Co1_SW0 (N1249)
     LUT3:I1->O            5   0.704   0.668  dmau/SH2Dmau_Instance/AA1[10].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<11>)
     LUT3_D:I2->LO         1   0.704   0.135  dmau/SH2Dmau_Instance/AA1[12].AABx/Co1 (N3469)
     LUT3:I2->O            5   0.704   0.633  dmau/SH2Dmau_Instance/AA1[14].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<15>)
     MUXF5:S->O            8   0.739   0.792  dmau/SH2Dmau_Instance/AA1[16].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<17>)
     LUT3:I2->O           11   0.704   0.968  dmau/SH2Dmau_Instance/AA1[18].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<19>)
     LUT3:I2->O            3   0.704   0.566  dmau/SH2Dmau_Instance/AA1[22].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<23>)
     LUT3:I2->O            3   0.704   0.706  dmau/SH2Dmau_Instance/AA1[26].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<27>)
     LUT3:I0->O            1   0.704   0.595  dmau/SH2Dmau_Instance/AA1[28].AABx/Co1 (dmau/SH2Dmau_Instance/acarry<29>)
     LUT3:I0->O            1   0.704   0.000  MemAddress<29>1_G (N3025)
     MUXF5:I1->O           1   0.321   0.420  MemAddress<29>1 (AB_29_OBUF)
     OBUF:I->O                 3.272          AB_29_OBUF (AB<29>)
    ----------------------------------------
    Total                     34.675ns (21.254ns logic, 13.421ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================


Total REAL time to Xst completion: 74.00 secs
Total CPU time to Xst completion: 72.13 secs
 
--> 


Total memory usage is 840860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  158 (   0 filtered)
Number of infos    :   74 (   0 filtered)

