

================================================================
== Vivado HLS Report for 'lenet_top'
================================================================
* Date:           Sun Oct 30 00:20:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5149662|  5149662|  5149662|  5149662|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   2112|   2112|        66|          -|          -|    32|    no    |
        | + Loop 1.1  |     64|     64|         2|          -|          -|    32|    no    |
        |- Loop 2     |   2420|   2420|       242|          -|          -|    10|    no    |
        | + Loop 2.1  |    240|    240|         2|          -|          -|   120|    no    |
        |- Loop 3     |     12|     12|         2|          -|          -|     6|    no    |
        |- Loop 4     |     32|     32|         2|          -|          -|    16|    no    |
        |- Loop 5     |    240|    240|         2|          -|          -|   120|    no    |
        |- Loop 6     |     20|     20|         2|          -|          -|    10|    no    |
        |- Loop 7     |    360|    360|         3|          -|          -|   120|    no    |
        |- Loop 8     |  13290|  13290|      1329|          -|          -|    10|    no    |
        | + Loop 8.1  |   1320|   1320|        11|          -|          -|   120|    no    |
        |- Loop 9     |     30|     30|         3|          -|          -|    10|    no    |
        |- Loop 10    |     20|     20|         2|          -|          -|    10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 9 
7 --> 8 6 
8 --> 7 
9 --> 10 11 
10 --> 9 
11 --> 12 13 
12 --> 11 
13 --> 14 15 
14 --> 13 
15 --> 16 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 37 
35 --> 36 
36 --> 34 
37 --> 38 56 
38 --> 39 49 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 38 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 37 
56 --> 57 59 
57 --> 58 
58 --> 56 
59 --> 60 
60 --> 59 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %input_r) nounwind, !map !91"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([150 x float]* %weights1) nounwind, !map !97"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %bias1) nounwind, !map !104"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2400 x float]* %weights3) nounwind, !map !109"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %bias3) nounwind, !map !115"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([48000 x float]* %weights5) nounwind, !map !120"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x float]* %bias5) nounwind, !map !126"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1200 x float]* %weights6) nounwind, !map !131"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %bias6) nounwind, !map !137"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %output_r) nounwind, !map !142"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !146"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @lenet_top_str) nounwind"   --->   Operation 72 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%input_buf_0 = alloca [1024 x float], align 4" [lenet/lenet_hls.cpp:262]   --->   Operation 73 'alloca' 'input_buf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights1_buf_0 = alloca [150 x float], align 4" [lenet/lenet_hls.cpp:263]   --->   Operation 74 'alloca' 'weights1_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights3_buf = alloca [2400 x float], align 4" [lenet/lenet_hls.cpp:264]   --->   Operation 75 'alloca' 'weights3_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights5_buf = alloca [48000 x float], align 4" [lenet/lenet_hls.cpp:265]   --->   Operation 76 'alloca' 'weights5_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights6_buf_0_0 = alloca [1200 x float], align 4" [lenet/lenet_hls.cpp:266]   --->   Operation 77 'alloca' 'weights6_buf_0_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bias1_buf = alloca [6 x float], align 16" [lenet/lenet_hls.cpp:267]   --->   Operation 78 'alloca' 'bias1_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bias3_buf = alloca [16 x float], align 16" [lenet/lenet_hls.cpp:268]   --->   Operation 79 'alloca' 'bias3_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bias5_buf = alloca [120 x float], align 16" [lenet/lenet_hls.cpp:269]   --->   Operation 80 'alloca' 'bias5_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bias6_buf = alloca [10 x float], align 16" [lenet/lenet_hls.cpp:270]   --->   Operation 81 'alloca' 'bias6_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%output_buf = alloca [10 x float], align 16" [lenet/lenet_hls.cpp:271]   --->   Operation 82 'alloca' 'output_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input2_inter = alloca [4704 x float], align 4" [lenet/lenet_hls.cpp:274]   --->   Operation 83 'alloca' 'input2_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input3_inter = alloca [1176 x float], align 4" [lenet/lenet_hls.cpp:275]   --->   Operation 84 'alloca' 'input3_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input4_inter = alloca [1600 x float], align 4" [lenet/lenet_hls.cpp:276]   --->   Operation 85 'alloca' 'input4_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input5_inter = alloca [400 x float], align 4" [lenet/lenet_hls.cpp:277]   --->   Operation 86 'alloca' 'input5_inter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input6_inter_0_0 = alloca [120 x float], align 16" [lenet/lenet_hls.cpp:278]   --->   Operation 87 'alloca' 'input6_inter_0_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "br label %.loopexit4" [lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %i, %.loopexit4.loopexit ]"   --->   Operation 89 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.42ns)   --->   "%icmp_ln171 = icmp eq i6 %i_0_i, -32" [lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281]   --->   Operation 90 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281]   --->   Operation 92 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %ld_input.exit, label %.preheader.preheader.i" [lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0_i, i5 0)" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 94 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i11 %tmp_4 to i12" [lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281]   --->   Operation 95 'zext' 'zext_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader.i" [lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281]   --->   Operation 96 'br' <Predicate = (!icmp_ln171)> <Delay = 1.76>
ST_2 : Operation 97 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights1([150 x float]* %weights1, [150 x float]* %weights1_buf_0) nounwind" [lenet/lenet_hls.cpp:282]   --->   Operation 97 'call' <Predicate = (icmp_ln171)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights3([2400 x float]* %weights3, [2400 x float]* %weights3_buf) nounwind" [lenet/lenet_hls.cpp:283]   --->   Operation 98 'call' <Predicate = (icmp_ln171)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights5([48000 x float]* %weights5, [48000 x float]* %weights5_buf) nounwind" [lenet/lenet_hls.cpp:284]   --->   Operation 99 'call' <Predicate = (icmp_ln171)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 100 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.42ns)   --->   "%icmp_ln172 = icmp eq i6 %j_0_i, -32" [lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281]   --->   Operation 101 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i, 1" [lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281]   --->   Operation 103 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %.loopexit4.loopexit, label %1" [lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %j_0_i to i12" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 105 'zext' 'zext_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.63ns)   --->   "%add_ln173 = add i12 %zext_ln172, %zext_ln173" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 106 'add' 'add_ln173' <Predicate = (!icmp_ln172)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i12 %add_ln173 to i64" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 107 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x float]* %input_r, i64 0, i64 %zext_ln173_1" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 108 'getelementptr' 'input_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 109 'load' 'input_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 110 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%input_buf_0_addr = getelementptr [1024 x float]* %input_buf_0, i64 0, i64 %zext_ln173_1" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 111 'getelementptr' 'input_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 112 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 113 [1/1] (3.25ns)   --->   "store float %input_load, float* %input_buf_0_addr, align 4" [lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader.i" [lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights1([150 x float]* %weights1, [150 x float]* %weights1_buf_0) nounwind" [lenet/lenet_hls.cpp:282]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights3([2400 x float]* %weights3, [2400 x float]* %weights3_buf) nounwind" [lenet/lenet_hls.cpp:283]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights5([48000 x float]* %weights5, [48000 x float]* %weights5_buf) nounwind" [lenet/lenet_hls.cpp:284]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:213->lenet/lenet_hls.cpp:285]   --->   Operation 118 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%i_0_i10 = phi i4 [ 0, %ld_input.exit ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 119 'phi' 'i_0_i10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.30ns)   --->   "%icmp_ln213 = icmp eq i4 %i_0_i10, -6" [lenet/lenet_hls.cpp:213->lenet/lenet_hls.cpp:285]   --->   Operation 120 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 121 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_0_i10, 1" [lenet/lenet_hls.cpp:213->lenet/lenet_hls.cpp:285]   --->   Operation 122 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %ld_weights6.exit.preheader, label %.preheader.preheader.i11" [lenet/lenet_hls.cpp:213->lenet/lenet_hls.cpp:285]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %i_0_i10, i7 0)" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 124 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i11 %tmp_5 to i12" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 125 'zext' 'zext_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i10, i3 0)" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 126 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i7 %tmp_6 to i12" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 127 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.63ns)   --->   "%sub_ln215 = sub i12 %zext_ln215, %zext_ln215_1" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 128 'sub' 'sub_ln215' <Predicate = (!icmp_ln213)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader.i13" [lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285]   --->   Operation 129 'br' <Predicate = (!icmp_ln213)> <Delay = 1.76>
ST_6 : Operation 130 [1/1] (1.76ns)   --->   "br label %ld_weights6.exit" [lenet/lenet_hls.cpp:221->lenet/lenet_hls.cpp:286]   --->   Operation 130 'br' <Predicate = (icmp_ln213)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 4.80>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%j_0_i12 = phi i7 [ %j_1, %2 ], [ 0, %.preheader.preheader.i11 ]"   --->   Operation 131 'phi' 'j_0_i12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.48ns)   --->   "%icmp_ln214 = icmp eq i7 %j_0_i12, -8" [lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285]   --->   Operation 132 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_0_i12, 1" [lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285]   --->   Operation 134 'add' 'j_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln214, label %.loopexit.loopexit, label %2" [lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i7 %j_0_i12 to i12" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 136 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.54ns)   --->   "%add_ln215 = add i12 %sub_ln215, %zext_ln215_2" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 137 'add' 'add_ln215' <Predicate = (!icmp_ln214)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i12 %add_ln215 to i64" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 138 'sext' 'sext_ln215' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%weights6_addr = getelementptr [1200 x float]* %weights6, i64 0, i64 %sext_ln215" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 139 'getelementptr' 'weights6_addr' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (3.25ns)   --->   "%weights6_load = load float* %weights6_addr, align 4" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 140 'load' 'weights6_load' <Predicate = (!icmp_ln214)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 141 'br' <Predicate = (icmp_ln214)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.50>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%weights6_buf_0_0_a = getelementptr [1200 x float]* %weights6_buf_0_0, i64 0, i64 %sext_ln215" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 142 'getelementptr' 'weights6_buf_0_0_a' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/2] (3.25ns)   --->   "%weights6_load = load float* %weights6_addr, align 4" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 143 'load' 'weights6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 144 [1/1] (3.25ns)   --->   "store float %weights6_load, float* %weights6_buf_0_0_a, align 4" [lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285]   --->   Operation 144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "br label %.preheader.i13" [lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.32>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%i_0_i16 = phi i3 [ %i_9, %3 ], [ 0, %ld_weights6.exit.preheader ]"   --->   Operation 146 'phi' 'i_0_i16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.13ns)   --->   "%icmp_ln221 = icmp eq i3 %i_0_i16, -2" [lenet/lenet_hls.cpp:221->lenet/lenet_hls.cpp:286]   --->   Operation 147 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 148 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (1.65ns)   --->   "%i_9 = add i3 %i_0_i16, 1" [lenet/lenet_hls.cpp:221->lenet/lenet_hls.cpp:286]   --->   Operation 149 'add' 'i_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %ld_bias1.exit.preheader, label %3" [lenet/lenet_hls.cpp:221->lenet/lenet_hls.cpp:286]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i3 %i_0_i16 to i64" [lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286]   --->   Operation 151 'zext' 'zext_ln222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%bias1_addr = getelementptr [6 x float]* %bias1, i64 0, i64 %zext_ln222" [lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286]   --->   Operation 152 'getelementptr' 'bias1_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (2.32ns)   --->   "%bias1_load = load float* %bias1_addr, align 4" [lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286]   --->   Operation 153 'load' 'bias1_load' <Predicate = (!icmp_ln221)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 154 [1/1] (1.76ns)   --->   "br label %ld_bias1.exit" [lenet/lenet_hls.cpp:227->lenet/lenet_hls.cpp:287]   --->   Operation 154 'br' <Predicate = (icmp_ln221)> <Delay = 1.76>

State 10 <SV = 5> <Delay = 4.64>
ST_10 : Operation 155 [1/2] (2.32ns)   --->   "%bias1_load = load float* %bias1_addr, align 4" [lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286]   --->   Operation 155 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bias1_buf_addr = getelementptr [6 x float]* %bias1_buf, i64 0, i64 %zext_ln222" [lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286]   --->   Operation 156 'getelementptr' 'bias1_buf_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (2.32ns)   --->   "store float %bias1_load, float* %bias1_buf_addr, align 4" [lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "br label %ld_weights6.exit" [lenet/lenet_hls.cpp:221->lenet/lenet_hls.cpp:286]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.32>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%i_0_i18 = phi i5 [ %i_10, %4 ], [ 0, %ld_bias1.exit.preheader ]"   --->   Operation 159 'phi' 'i_0_i18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (1.36ns)   --->   "%icmp_ln227 = icmp eq i5 %i_0_i18, -16" [lenet/lenet_hls.cpp:227->lenet/lenet_hls.cpp:287]   --->   Operation 160 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 161 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.78ns)   --->   "%i_10 = add i5 %i_0_i18, 1" [lenet/lenet_hls.cpp:227->lenet/lenet_hls.cpp:287]   --->   Operation 162 'add' 'i_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %ld_bias3.exit.preheader, label %4" [lenet/lenet_hls.cpp:227->lenet/lenet_hls.cpp:287]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i5 %i_0_i18 to i64" [lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287]   --->   Operation 164 'zext' 'zext_ln228' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%bias3_addr = getelementptr [16 x float]* %bias3, i64 0, i64 %zext_ln228" [lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287]   --->   Operation 165 'getelementptr' 'bias3_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_11 : Operation 166 [2/2] (2.32ns)   --->   "%bias3_load = load float* %bias3_addr, align 4" [lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287]   --->   Operation 166 'load' 'bias3_load' <Predicate = (!icmp_ln227)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 167 [1/1] (1.76ns)   --->   "br label %ld_bias3.exit" [lenet/lenet_hls.cpp:233->lenet/lenet_hls.cpp:288]   --->   Operation 167 'br' <Predicate = (icmp_ln227)> <Delay = 1.76>

State 12 <SV = 6> <Delay = 4.64>
ST_12 : Operation 168 [1/2] (2.32ns)   --->   "%bias3_load = load float* %bias3_addr, align 4" [lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287]   --->   Operation 168 'load' 'bias3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%bias3_buf_addr = getelementptr [16 x float]* %bias3_buf, i64 0, i64 %zext_ln228" [lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287]   --->   Operation 169 'getelementptr' 'bias3_buf_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (2.32ns)   --->   "store float %bias3_load, float* %bias3_buf_addr, align 4" [lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "br label %ld_bias1.exit" [lenet/lenet_hls.cpp:227->lenet/lenet_hls.cpp:287]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 3.25>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%i_0_i20 = phi i7 [ %i_11, %5 ], [ 0, %ld_bias3.exit.preheader ]"   --->   Operation 172 'phi' 'i_0_i20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.48ns)   --->   "%icmp_ln233 = icmp eq i7 %i_0_i20, -8" [lenet/lenet_hls.cpp:233->lenet/lenet_hls.cpp:288]   --->   Operation 173 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 174 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.87ns)   --->   "%i_11 = add i7 %i_0_i20, 1" [lenet/lenet_hls.cpp:233->lenet/lenet_hls.cpp:288]   --->   Operation 175 'add' 'i_11' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %ld_bias5.exit.preheader, label %5" [lenet/lenet_hls.cpp:233->lenet/lenet_hls.cpp:288]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i7 %i_0_i20 to i64" [lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288]   --->   Operation 177 'zext' 'zext_ln234' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%bias5_addr = getelementptr [120 x float]* %bias5, i64 0, i64 %zext_ln234" [lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288]   --->   Operation 178 'getelementptr' 'bias5_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_13 : Operation 179 [2/2] (3.25ns)   --->   "%bias5_load = load float* %bias5_addr, align 4" [lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288]   --->   Operation 179 'load' 'bias5_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 180 [1/1] (1.76ns)   --->   "br label %ld_bias5.exit" [lenet/lenet_hls.cpp:239->lenet/lenet_hls.cpp:289]   --->   Operation 180 'br' <Predicate = (icmp_ln233)> <Delay = 1.76>

State 14 <SV = 7> <Delay = 6.50>
ST_14 : Operation 181 [1/2] (3.25ns)   --->   "%bias5_load = load float* %bias5_addr, align 4" [lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288]   --->   Operation 181 'load' 'bias5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%bias5_buf_addr = getelementptr [120 x float]* %bias5_buf, i64 0, i64 %zext_ln234" [lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288]   --->   Operation 182 'getelementptr' 'bias5_buf_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (3.25ns)   --->   "store float %bias5_load, float* %bias5_buf_addr, align 4" [lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "br label %ld_bias3.exit" [lenet/lenet_hls.cpp:233->lenet/lenet_hls.cpp:288]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 2.32>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%i_0_i22 = phi i4 [ %i_12, %6 ], [ 0, %ld_bias5.exit.preheader ]"   --->   Operation 185 'phi' 'i_0_i22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (1.30ns)   --->   "%icmp_ln239 = icmp eq i4 %i_0_i22, -6" [lenet/lenet_hls.cpp:239->lenet/lenet_hls.cpp:289]   --->   Operation 186 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 187 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (1.73ns)   --->   "%i_12 = add i4 %i_0_i22, 1" [lenet/lenet_hls.cpp:239->lenet/lenet_hls.cpp:289]   --->   Operation 188 'add' 'i_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln239, label %ld_bias6.exit, label %6" [lenet/lenet_hls.cpp:239->lenet/lenet_hls.cpp:289]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i4 %i_0_i22 to i64" [lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289]   --->   Operation 190 'zext' 'zext_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%bias6_addr = getelementptr [10 x float]* %bias6, i64 0, i64 %zext_ln240" [lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289]   --->   Operation 191 'getelementptr' 'bias6_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_15 : Operation 192 [2/2] (2.32ns)   --->   "%bias6_load = load float* %bias6_addr, align 4" [lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289]   --->   Operation 192 'load' 'bias6_load' <Predicate = (!icmp_ln239)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 193 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution1([1024 x float]* %input_buf_0, [150 x float]* %weights1_buf_0, [6 x float]* %bias1_buf, [4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:292]   --->   Operation 193 'call' <Predicate = (icmp_ln239)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 8> <Delay = 4.64>
ST_16 : Operation 194 [1/2] (2.32ns)   --->   "%bias6_load = load float* %bias6_addr, align 4" [lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289]   --->   Operation 194 'load' 'bias6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%bias6_buf_addr = getelementptr [10 x float]* %bias6_buf, i64 0, i64 %zext_ln240" [lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289]   --->   Operation 195 'getelementptr' 'bias6_buf_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (2.32ns)   --->   "store float %bias6_load, float* %bias6_buf_addr, align 4" [lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "br label %ld_bias5.exit" [lenet/lenet_hls.cpp:239->lenet/lenet_hls.cpp:289]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution1([1024 x float]* %input_buf_0, [150 x float]* %weights1_buf_0, [6 x float]* %bias1_buf, [4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:292]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 0.00>
ST_18 : Operation 199 [2/2] (0.00ns)   --->   "call fastcc void @i_relu1([4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:293]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 0.00>
ST_19 : Operation 200 [1/2] (0.00ns)   --->   "call fastcc void @i_relu1([4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:293]   --->   Operation 200 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 11> <Delay = 0.00>
ST_20 : Operation 201 [2/2] (0.00ns)   --->   "call fastcc void @i_max_pooling2([4704 x float]* %input2_inter, [1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:295]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 202 [1/2] (0.00ns)   --->   "call fastcc void @i_max_pooling2([4704 x float]* %input2_inter, [1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:295]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 13> <Delay = 0.00>
ST_22 : Operation 203 [2/2] (0.00ns)   --->   "call fastcc void @i_relu2([1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:296]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 14> <Delay = 0.00>
ST_23 : Operation 204 [1/2] (0.00ns)   --->   "call fastcc void @i_relu2([1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:296]   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 15> <Delay = 0.00>
ST_24 : Operation 205 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution3([1176 x float]* %input3_inter, [2400 x float]* %weights3_buf, [16 x float]* %bias3_buf, [1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:298]   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 16> <Delay = 0.00>
ST_25 : Operation 206 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution3([1176 x float]* %input3_inter, [2400 x float]* %weights3_buf, [16 x float]* %bias3_buf, [1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:298]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 17> <Delay = 0.00>
ST_26 : Operation 207 [2/2] (0.00ns)   --->   "call fastcc void @i_relu3([1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:299]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @i_relu3([1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:299]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 19> <Delay = 0.00>
ST_28 : Operation 209 [2/2] (0.00ns)   --->   "call fastcc void @i_max_pooling4([1600 x float]* %input4_inter, [400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:301]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 20> <Delay = 0.00>
ST_29 : Operation 210 [1/2] (0.00ns)   --->   "call fastcc void @i_max_pooling4([1600 x float]* %input4_inter, [400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:301]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 21> <Delay = 0.00>
ST_30 : Operation 211 [2/2] (0.00ns)   --->   "call fastcc void @i_relu4([400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:302]   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 212 [1/2] (0.00ns)   --->   "call fastcc void @i_relu4([400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:302]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 23> <Delay = 0.00>
ST_32 : Operation 213 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution5([400 x float]* %input5_inter, [48000 x float]* %weights5_buf, [120 x float]* %bias5_buf, [120 x float]* %input6_inter_0_0) nounwind" [lenet/lenet_hls.cpp:304]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 1.76>
ST_33 : Operation 214 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution5([400 x float]* %input5_inter, [48000 x float]* %weights5_buf, [120 x float]* %bias5_buf, [120 x float]* %input6_inter_0_0) nounwind" [lenet/lenet_hls.cpp:304]   --->   Operation 214 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 215 [1/1] (1.76ns)   --->   "br label %7" [lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305]   --->   Operation 215 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 25> <Delay = 3.25>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%i_0_i24 = phi i7 [ 0, %ld_bias6.exit ], [ %i_13, %._crit_edge.i ]"   --->   Operation 216 'phi' 'i_0_i24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (1.48ns)   --->   "%icmp_ln141 = icmp eq i7 %i_0_i24, -8" [lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305]   --->   Operation 217 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 218 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (1.87ns)   --->   "%i_13 = add i7 %i_0_i24, 1" [lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305]   --->   Operation 219 'add' 'i_13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %i_relu5.exit.preheader, label %8" [lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i7 %i_0_i24 to i64" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 221 'zext' 'zext_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.00ns)   --->   "%input6_inter_0_0_a = getelementptr [120 x float]* %input6_inter_0_0, i64 0, i64 %zext_ln142" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 222 'getelementptr' 'input6_inter_0_0_a' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 223 [2/2] (3.25ns)   --->   "%input6_inter_0_0_l = load float* %input6_inter_0_0_a, align 4" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 223 'load' 'input6_inter_0_0_l' <Predicate = (!icmp_ln141)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 224 [1/1] (1.76ns)   --->   "br label %i_relu5.exit" [lenet/lenet_hls.cpp:149->lenet/lenet_hls.cpp:307]   --->   Operation 224 'br' <Predicate = (icmp_ln141)> <Delay = 1.76>

State 35 <SV = 26> <Delay = 8.68>
ST_35 : Operation 225 [1/2] (3.25ns)   --->   "%input6_inter_0_0_l = load float* %input6_inter_0_0_a, align 4" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 225 'load' 'input6_inter_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln142 = bitcast float %input6_inter_0_0_l to i32" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 226 'bitcast' 'bitcast_ln142' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln142, i32 23, i32 30)" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 227 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i32 %bitcast_ln142 to i23" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 228 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln142 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 229 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (2.44ns)   --->   "%icmp_ln142_1 = icmp eq i23 %trunc_ln142, 0" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 230 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp olt float %input6_inter_0_0_l, 0.000000e+00" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 231 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 6.40>
ST_36 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%or_ln142 = or i1 %icmp_ln142_1, %icmp_ln142" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 232 'or' 'or_ln142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp olt float %input6_inter_0_0_l, 0.000000e+00" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 233 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %or_ln142, %tmp_1" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 234 'and' 'and_ln142' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %and_ln142, label %9, label %._crit_edge.i" [lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input6_inter_0_0_a, align 4" [lenet/lenet_hls.cpp:143->lenet/lenet_hls.cpp:305]   --->   Operation 236 'store' <Predicate = (and_ln142)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [lenet/lenet_hls.cpp:143->lenet/lenet_hls.cpp:305]   --->   Operation 237 'br' <Predicate = (and_ln142)> <Delay = 0.00>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "br label %7" [lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 26> <Delay = 1.76>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%n_0_i = phi i4 [ %n, %13 ], [ 0, %i_relu5.exit.preheader ]"   --->   Operation 239 'phi' 'n_0_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp eq i4 %n_0_i, -6" [lenet/lenet_hls.cpp:149->lenet/lenet_hls.cpp:307]   --->   Operation 240 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 241 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (1.73ns)   --->   "%n = add i4 %n_0_i, 1" [lenet/lenet_hls.cpp:149->lenet/lenet_hls.cpp:307]   --->   Operation 242 'add' 'n' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %i_fc6.exit.preheader, label %10" [lenet/lenet_hls.cpp:149->lenet/lenet_hls.cpp:307]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i4 %n_0_i to i64" [lenet/lenet_hls.cpp:151->lenet/lenet_hls.cpp:307]   --->   Operation 244 'zext' 'zext_ln151' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %n_0_i, i7 0)" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 245 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i11 %tmp_7 to i12" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 246 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %n_0_i, i3 0)" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 247 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i7 %tmp_8 to i12" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 248 'zext' 'zext_ln154_2' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_37 : Operation 249 [1/1] (1.63ns)   --->   "%sub_ln154 = sub i12 %zext_ln154_1, %zext_ln154_2" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 249 'sub' 'sub_ln154' <Predicate = (!icmp_ln149)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr [10 x float]* %output_buf, i64 0, i64 %zext_ln151" [lenet/lenet_hls.cpp:151->lenet/lenet_hls.cpp:307]   --->   Operation 250 'getelementptr' 'output_buf_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_37 : Operation 251 [1/1] (1.76ns)   --->   "br label %11" [lenet/lenet_hls.cpp:152->lenet/lenet_hls.cpp:307]   --->   Operation 251 'br' <Predicate = (!icmp_ln149)> <Delay = 1.76>
ST_37 : Operation 252 [1/1] (1.76ns)   --->   "br label %i_fc6.exit" [lenet/lenet_hls.cpp:163->lenet/lenet_hls.cpp:308]   --->   Operation 252 'br' <Predicate = (icmp_ln149)> <Delay = 1.76>

State 38 <SV = 27> <Delay = 4.80>
ST_38 : Operation 253 [1/1] (0.00ns)   --->   "%empty_14 = phi float [ 0.000000e+00, %10 ], [ %tmp_2_i, %12 ]" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 253 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%c_0_i = phi i7 [ 0, %10 ], [ %c, %12 ]"   --->   Operation 254 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (1.48ns)   --->   "%icmp_ln152 = icmp eq i7 %c_0_i, -8" [lenet/lenet_hls.cpp:152->lenet/lenet_hls.cpp:307]   --->   Operation 255 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 256 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 257 [1/1] (1.87ns)   --->   "%c = add i7 %c_0_i, 1" [lenet/lenet_hls.cpp:152->lenet/lenet_hls.cpp:307]   --->   Operation 257 'add' 'c' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %13, label %12" [lenet/lenet_hls.cpp:152->lenet/lenet_hls.cpp:307]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i7 %c_0_i to i64" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 259 'zext' 'zext_ln154' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i7 %c_0_i to i12" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 260 'zext' 'zext_ln154_3' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_38 : Operation 261 [1/1] (1.54ns)   --->   "%add_ln154 = add i12 %sub_ln154, %zext_ln154_3" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 261 'add' 'add_ln154' <Predicate = (!icmp_ln152)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i12 %add_ln154 to i64" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 262 'sext' 'sext_ln154' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_38 : Operation 263 [1/1] (0.00ns)   --->   "%weights6_buf_0_0_a_1 = getelementptr [1200 x float]* %weights6_buf_0_0, i64 0, i64 %sext_ln154" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 263 'getelementptr' 'weights6_buf_0_0_a_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_38 : Operation 264 [2/2] (3.25ns)   --->   "%weights6_buf_0_0_l = load float* %weights6_buf_0_0_a_1, align 4" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 264 'load' 'weights6_buf_0_0_l' <Predicate = (!icmp_ln152)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "%input6_inter_0_0_a_1 = getelementptr [120 x float]* %input6_inter_0_0, i64 0, i64 %zext_ln154" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 265 'getelementptr' 'input6_inter_0_0_a_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_38 : Operation 266 [2/2] (3.25ns)   --->   "%input6_inter_0_0_l_1 = load float* %input6_inter_0_0_a_1, align 4" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 266 'load' 'input6_inter_0_0_l_1' <Predicate = (!icmp_ln152)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "%bias6_buf_addr_1 = getelementptr [10 x float]* %bias6_buf, i64 0, i64 %zext_ln151" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 267 'getelementptr' 'bias6_buf_addr_1' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_38 : Operation 268 [2/2] (2.32ns)   --->   "%bias6_buf_load = load float* %bias6_buf_addr_1, align 4" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 268 'load' 'bias6_buf_load' <Predicate = (icmp_ln152)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 39 <SV = 28> <Delay = 3.25>
ST_39 : Operation 269 [1/2] (3.25ns)   --->   "%weights6_buf_0_0_l = load float* %weights6_buf_0_0_a_1, align 4" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 269 'load' 'weights6_buf_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 270 [1/2] (3.25ns)   --->   "%input6_inter_0_0_l_1 = load float* %input6_inter_0_0_a_1, align 4" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 270 'load' 'input6_inter_0_0_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 29> <Delay = 5.70>
ST_40 : Operation 271 [4/4] (5.70ns)   --->   "%tmp_1_i = fmul float %weights6_buf_0_0_l, %input6_inter_0_0_l_1" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 271 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 5.70>
ST_41 : Operation 272 [3/4] (5.70ns)   --->   "%tmp_1_i = fmul float %weights6_buf_0_0_l, %input6_inter_0_0_l_1" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 272 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 5.70>
ST_42 : Operation 273 [2/4] (5.70ns)   --->   "%tmp_1_i = fmul float %weights6_buf_0_0_l, %input6_inter_0_0_l_1" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 273 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 5.70>
ST_43 : Operation 274 [1/4] (5.70ns)   --->   "%tmp_1_i = fmul float %weights6_buf_0_0_l, %input6_inter_0_0_l_1" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 274 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 7.25>
ST_44 : Operation 275 [5/5] (7.25ns)   --->   "%tmp_2_i = fadd float %empty_14, %tmp_1_i" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 275 'fadd' 'tmp_2_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 7.25>
ST_45 : Operation 276 [4/5] (7.25ns)   --->   "%tmp_2_i = fadd float %empty_14, %tmp_1_i" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 276 'fadd' 'tmp_2_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 7.25>
ST_46 : Operation 277 [3/5] (7.25ns)   --->   "%tmp_2_i = fadd float %empty_14, %tmp_1_i" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 277 'fadd' 'tmp_2_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 7.25>
ST_47 : Operation 278 [2/5] (7.25ns)   --->   "%tmp_2_i = fadd float %empty_14, %tmp_1_i" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 278 'fadd' 'tmp_2_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 7.25>
ST_48 : Operation 279 [1/5] (7.25ns)   --->   "%tmp_2_i = fadd float %empty_14, %tmp_1_i" [lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307]   --->   Operation 279 'fadd' 'tmp_2_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 280 [1/1] (0.00ns)   --->   "br label %11" [lenet/lenet_hls.cpp:152->lenet/lenet_hls.cpp:307]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 28> <Delay = 2.32>
ST_49 : Operation 281 [1/2] (2.32ns)   --->   "%bias6_buf_load = load float* %bias6_buf_addr_1, align 4" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 281 'load' 'bias6_buf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 50 <SV = 29> <Delay = 7.25>
ST_50 : Operation 282 [5/5] (7.25ns)   --->   "%tmp_i2 = fadd float %empty_14, %bias6_buf_load" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 282 'fadd' 'tmp_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 7.25>
ST_51 : Operation 283 [4/5] (7.25ns)   --->   "%tmp_i2 = fadd float %empty_14, %bias6_buf_load" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 283 'fadd' 'tmp_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 7.25>
ST_52 : Operation 284 [3/5] (7.25ns)   --->   "%tmp_i2 = fadd float %empty_14, %bias6_buf_load" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 284 'fadd' 'tmp_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 7.25>
ST_53 : Operation 285 [2/5] (7.25ns)   --->   "%tmp_i2 = fadd float %empty_14, %bias6_buf_load" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 285 'fadd' 'tmp_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 7.25>
ST_54 : Operation 286 [1/5] (7.25ns)   --->   "%tmp_i2 = fadd float %empty_14, %bias6_buf_load" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 286 'fadd' 'tmp_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 2.32>
ST_55 : Operation 287 [1/1] (2.32ns)   --->   "store float %tmp_i2, float* %output_buf_addr, align 4" [lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307]   --->   Operation 287 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "br label %i_relu5.exit" [lenet/lenet_hls.cpp:149->lenet/lenet_hls.cpp:307]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 27> <Delay = 2.32>
ST_56 : Operation 289 [1/1] (0.00ns)   --->   "%i_0_i29 = phi i4 [ %i_14, %._crit_edge.i34 ], [ 0, %i_fc6.exit.preheader ]"   --->   Operation 289 'phi' 'i_0_i29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 290 [1/1] (1.30ns)   --->   "%icmp_ln163 = icmp eq i4 %i_0_i29, -6" [lenet/lenet_hls.cpp:163->lenet/lenet_hls.cpp:308]   --->   Operation 290 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 291 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 291 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 292 [1/1] (1.73ns)   --->   "%i_14 = add i4 %i_0_i29, 1" [lenet/lenet_hls.cpp:163->lenet/lenet_hls.cpp:308]   --->   Operation 292 'add' 'i_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %i_relu6.exit.preheader, label %14" [lenet/lenet_hls.cpp:163->lenet/lenet_hls.cpp:308]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i4 %i_0_i29 to i64" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 294 'zext' 'zext_ln164' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_56 : Operation 295 [1/1] (0.00ns)   --->   "%output_buf_addr_1 = getelementptr [10 x float]* %output_buf, i64 0, i64 %zext_ln164" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 295 'getelementptr' 'output_buf_addr_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_56 : Operation 296 [2/2] (2.32ns)   --->   "%output_buf_load = load float* %output_buf_addr_1, align 4" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 296 'load' 'output_buf_load' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 297 [1/1] (1.76ns)   --->   "br label %i_relu6.exit" [lenet/lenet_hls.cpp:245->lenet/lenet_hls.cpp:311]   --->   Operation 297 'br' <Predicate = (icmp_ln163)> <Delay = 1.76>

State 57 <SV = 28> <Delay = 7.75>
ST_57 : Operation 298 [1/2] (2.32ns)   --->   "%output_buf_load = load float* %output_buf_addr_1, align 4" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 298 'load' 'output_buf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln164 = bitcast float %output_buf_load to i32" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 299 'bitcast' 'bitcast_ln164' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln164, i32 23, i32 30)" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 300 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i32 %bitcast_ln164 to i23" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 301 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 302 [1/1] (1.55ns)   --->   "%icmp_ln164 = icmp ne i8 %tmp_2, -1" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 302 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 303 [1/1] (2.44ns)   --->   "%icmp_ln164_1 = icmp eq i23 %trunc_ln164, 0" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 303 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 304 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp olt float %output_buf_load, 0.000000e+00" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 304 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 29> <Delay = 6.40>
ST_58 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln164)   --->   "%or_ln164 = or i1 %icmp_ln164_1, %icmp_ln164" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 305 'or' 'or_ln164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 306 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp olt float %output_buf_load, 0.000000e+00" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 306 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln164 = and i1 %or_ln164, %tmp_3" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 307 'and' 'and_ln164' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %and_ln164, label %15, label %._crit_edge.i34" [lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 309 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %output_buf_addr_1, align 4" [lenet/lenet_hls.cpp:165->lenet/lenet_hls.cpp:308]   --->   Operation 309 'store' <Predicate = (and_ln164)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_58 : Operation 310 [1/1] (0.00ns)   --->   "br label %._crit_edge.i34" [lenet/lenet_hls.cpp:165->lenet/lenet_hls.cpp:308]   --->   Operation 310 'br' <Predicate = (and_ln164)> <Delay = 0.00>
ST_58 : Operation 311 [1/1] (0.00ns)   --->   "br label %i_fc6.exit" [lenet/lenet_hls.cpp:163->lenet/lenet_hls.cpp:308]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 28> <Delay = 2.32>
ST_59 : Operation 312 [1/1] (0.00ns)   --->   "%i_0_i35 = phi i4 [ %i_15, %16 ], [ 0, %i_relu6.exit.preheader ]"   --->   Operation 312 'phi' 'i_0_i35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 313 [1/1] (1.30ns)   --->   "%icmp_ln245 = icmp eq i4 %i_0_i35, -6" [lenet/lenet_hls.cpp:245->lenet/lenet_hls.cpp:311]   --->   Operation 313 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 314 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 314 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 315 [1/1] (1.73ns)   --->   "%i_15 = add i4 %i_0_i35, 1" [lenet/lenet_hls.cpp:245->lenet/lenet_hls.cpp:311]   --->   Operation 315 'add' 'i_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %st_output.exit, label %16" [lenet/lenet_hls.cpp:245->lenet/lenet_hls.cpp:311]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i4 %i_0_i35 to i64" [lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311]   --->   Operation 317 'zext' 'zext_ln246' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_59 : Operation 318 [1/1] (0.00ns)   --->   "%output_buf_addr_2 = getelementptr [10 x float]* %output_buf, i64 0, i64 %zext_ln246" [lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311]   --->   Operation 318 'getelementptr' 'output_buf_addr_2' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_59 : Operation 319 [2/2] (2.32ns)   --->   "%output_buf_load_1 = load float* %output_buf_addr_2, align 4" [lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311]   --->   Operation 319 'load' 'output_buf_load_1' <Predicate = (!icmp_ln245)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_59 : Operation 320 [1/1] (0.00ns)   --->   "ret i32 0" [lenet/lenet_hls.cpp:313]   --->   Operation 320 'ret' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 60 <SV = 29> <Delay = 4.64>
ST_60 : Operation 321 [1/2] (2.32ns)   --->   "%output_buf_load_1 = load float* %output_buf_addr_2, align 4" [lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311]   --->   Operation 321 'load' 'output_buf_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_60 : Operation 322 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %zext_ln246" [lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311]   --->   Operation 322 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 323 [1/1] (2.32ns)   --->   "store float %output_buf_load_1, float* %output_addr, align 4" [lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311]   --->   Operation 323 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_60 : Operation 324 [1/1] (0.00ns)   --->   "br label %i_relu6.exit" [lenet/lenet_hls.cpp:245->lenet/lenet_hls.cpp:311]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281) [40]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281) [40]  (0 ns)
	'add' operation ('i', lenet/lenet_hls.cpp:171->lenet/lenet_hls.cpp:281) [43]  (1.83 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet/lenet_hls.cpp:172->lenet/lenet_hls.cpp:281) [50]  (0 ns)
	'add' operation ('add_ln173', lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281) [57]  (1.64 ns)
	'getelementptr' operation ('input_addr', lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281) [59]  (0 ns)
	'load' operation ('input_load', lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281) on array 'input_r' [61]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281) on array 'input_r' [61]  (3.25 ns)
	'store' operation ('store_ln173', lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281) of variable 'input_load', lenet/lenet_hls.cpp:173->lenet/lenet_hls.cpp:281 on array 'input_buf[0]', lenet/lenet_hls.cpp:262 [62]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:213->lenet/lenet_hls.cpp:285) [72]  (1.77 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285) [85]  (1.77 ns)

 <State 7>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet/lenet_hls.cpp:214->lenet/lenet_hls.cpp:285) [85]  (0 ns)
	'add' operation ('add_ln215', lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285) [92]  (1.55 ns)
	'getelementptr' operation ('weights6_addr', lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285) [94]  (0 ns)
	'load' operation ('weights6_load', lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285) on array 'weights6' [96]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('weights6_load', lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285) on array 'weights6' [96]  (3.25 ns)
	'store' operation ('store_ln215', lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285) of variable 'weights6_load', lenet/lenet_hls.cpp:215->lenet/lenet_hls.cpp:285 on array 'weights[0][0]', lenet/lenet_hls.cpp:266 [97]  (3.25 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:221->lenet/lenet_hls.cpp:286) [104]  (0 ns)
	'getelementptr' operation ('bias1_addr', lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286) [111]  (0 ns)
	'load' operation ('bias1_load', lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286) on array 'bias1' [112]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('bias1_load', lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286) on array 'bias1' [112]  (2.32 ns)
	'store' operation ('store_ln222', lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286) of variable 'bias1_load', lenet/lenet_hls.cpp:222->lenet/lenet_hls.cpp:286 on array 'bias1_buf', lenet/lenet_hls.cpp:267 [114]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:227->lenet/lenet_hls.cpp:287) [119]  (0 ns)
	'getelementptr' operation ('bias3_addr', lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287) [126]  (0 ns)
	'load' operation ('bias3_load', lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287) on array 'bias3' [127]  (2.32 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('bias3_load', lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287) on array 'bias3' [127]  (2.32 ns)
	'store' operation ('store_ln228', lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287) of variable 'bias3_load', lenet/lenet_hls.cpp:228->lenet/lenet_hls.cpp:287 on array 'bias3_buf', lenet/lenet_hls.cpp:268 [129]  (2.32 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:233->lenet/lenet_hls.cpp:288) [134]  (0 ns)
	'getelementptr' operation ('bias5_addr', lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288) [141]  (0 ns)
	'load' operation ('bias5_load', lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288) on array 'bias5' [142]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('bias5_load', lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288) on array 'bias5' [142]  (3.25 ns)
	'store' operation ('store_ln234', lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288) of variable 'bias5_load', lenet/lenet_hls.cpp:234->lenet/lenet_hls.cpp:288 on array 'bias5_buf', lenet/lenet_hls.cpp:269 [144]  (3.25 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:239->lenet/lenet_hls.cpp:289) [149]  (0 ns)
	'getelementptr' operation ('bias6_addr', lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289) [156]  (0 ns)
	'load' operation ('bias6_load', lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289) on array 'bias6' [157]  (2.32 ns)

 <State 16>: 4.64ns
The critical path consists of the following:
	'load' operation ('bias6_load', lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289) on array 'bias6' [157]  (2.32 ns)
	'store' operation ('store_ln240', lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289) of variable 'bias6_load', lenet/lenet_hls.cpp:240->lenet/lenet_hls.cpp:289 on array 'bias', lenet/lenet_hls.cpp:270 [159]  (2.32 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305) [173]  (1.77 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:141->lenet/lenet_hls.cpp:305) [173]  (0 ns)
	'getelementptr' operation ('input6_inter_0_0_a', lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305) [180]  (0 ns)
	'load' operation ('input6_inter_0_0_l', lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305) on array 'input[0][0]', lenet/lenet_hls.cpp:278 [181]  (3.25 ns)

 <State 35>: 8.69ns
The critical path consists of the following:
	'load' operation ('input6_inter_0_0_l', lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305) on array 'input[0][0]', lenet/lenet_hls.cpp:278 [181]  (3.25 ns)
	'fcmp' operation ('tmp_1', lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305) [188]  (5.43 ns)

 <State 36>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305) [188]  (5.43 ns)
	'and' operation ('and_ln142', lenet/lenet_hls.cpp:142->lenet/lenet_hls.cpp:305) [189]  (0.978 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_14', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) with incoming values : ('tmp_2_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [214]  (1.77 ns)

 <State 38>: 4.8ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', lenet/lenet_hls.cpp:152->lenet/lenet_hls.cpp:307) [215]  (0 ns)
	'add' operation ('add_ln154', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [223]  (1.55 ns)
	'getelementptr' operation ('weights6_buf_0_0_a_1', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [225]  (0 ns)
	'load' operation ('weights6_buf_0_0_l', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) on array 'weights[0][0]', lenet/lenet_hls.cpp:266 [226]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights6_buf_0_0_l', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) on array 'weights[0][0]', lenet/lenet_hls.cpp:266 [226]  (3.25 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [229]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [229]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [229]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [229]  (5.7 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [230]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [230]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [230]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [230]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i', lenet/lenet_hls.cpp:154->lenet/lenet_hls.cpp:307) [230]  (7.26 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias6_buf_load', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) on array 'bias', lenet/lenet_hls.cpp:270 [234]  (2.32 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i2', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) [235]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i2', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) [235]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i2', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) [235]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i2', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) [235]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i2', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) [235]  (7.26 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln156', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307) of variable 'tmp_i2', lenet/lenet_hls.cpp:156->lenet/lenet_hls.cpp:307 on array 'output_buf', lenet/lenet_hls.cpp:271 [236]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:163->lenet/lenet_hls.cpp:308) [241]  (0 ns)
	'getelementptr' operation ('output_buf_addr_1', lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308) [248]  (0 ns)
	'load' operation ('output_buf_load', lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308) on array 'output_buf', lenet/lenet_hls.cpp:271 [249]  (2.32 ns)

 <State 57>: 7.75ns
The critical path consists of the following:
	'load' operation ('output_buf_load', lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308) on array 'output_buf', lenet/lenet_hls.cpp:271 [249]  (2.32 ns)
	'fcmp' operation ('tmp_3', lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308) [256]  (5.43 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308) [256]  (5.43 ns)
	'and' operation ('and_ln164', lenet/lenet_hls.cpp:164->lenet/lenet_hls.cpp:308) [257]  (0.978 ns)

 <State 59>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:245->lenet/lenet_hls.cpp:311) [267]  (0 ns)
	'getelementptr' operation ('output_buf_addr_2', lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311) [274]  (0 ns)
	'load' operation ('output_buf_load_1', lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311) on array 'output_buf', lenet/lenet_hls.cpp:271 [275]  (2.32 ns)

 <State 60>: 4.64ns
The critical path consists of the following:
	'load' operation ('output_buf_load_1', lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311) on array 'output_buf', lenet/lenet_hls.cpp:271 [275]  (2.32 ns)
	'store' operation ('store_ln246', lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311) of variable 'output_buf_load_1', lenet/lenet_hls.cpp:246->lenet/lenet_hls.cpp:311 on array 'output_r' [277]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
