<stg><name>matrixmult_Pipeline_VITIS_LOOP_480_53</name>


<trans_list>

<trans id="145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %s_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %zext_ln448_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln448_1

]]></Node>
<StgValue><ssdm name="zext_ln448_1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="5">
<![CDATA[
newFuncRoot:3 %zext_ln448_1_cast = zext i5 %zext_ln448_1_read

]]></Node>
<StgValue><ssdm name="zext_ln448_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln480 = store i14 0, i14 %j

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln479 = store i32 0, i32 %s_4

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body1593

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body1593:0 %j_17 = load i14 %j

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body1593:1 %icmp_ln480 = icmp_eq  i14 %j_17, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body1593:2 %add_ln480 = add i14 %j_17, i14 1

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body1593:3 %br_ln480 = br i1 %icmp_ln480, void %for.body1593.split, void %VITIS_LOOP_488_54.exitStub

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="14">
<![CDATA[
for.body1593.split:1 %trunc_ln480 = trunc i14 %j_17

]]></Node>
<StgValue><ssdm name="trunc_ln480"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body1593.split:5 %add_ln481 = add i13 %trunc_ln480, i13 %zext_ln448_1_cast

]]></Node>
<StgValue><ssdm name="add_ln481"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body1593.split:31 %store_ln480 = store i14 %add_ln480, i14 %j

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="13">
<![CDATA[
for.body1593.split:6 %zext_ln481 = zext i13 %add_ln481

]]></Node>
<StgValue><ssdm name="zext_ln481"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body1593.split:7 %A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln481

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="13">
<![CDATA[
for.body1593.split:8 %temp_a = load i13 %A_4_addr

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body1593.split:9 %B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln481

]]></Node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.body1593.split:10 %temp_b = load i13 %B_6_addr

]]></Node>
<StgValue><ssdm name="temp_b"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="13">
<![CDATA[
for.body1593.split:8 %temp_a = load i13 %A_4_addr

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.body1593.split:10 %temp_b = load i13 %B_6_addr

]]></Node>
<StgValue><ssdm name="temp_b"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.body1593.split:11 %bitcast_ln483 = bitcast i32 %temp_a

]]></Node>
<StgValue><ssdm name="bitcast_ln483"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body1593.split:12 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln483, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="32">
<![CDATA[
for.body1593.split:13 %trunc_ln483 = trunc i32 %bitcast_ln483

]]></Node>
<StgValue><ssdm name="trunc_ln483"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body1593.split:14 %icmp_ln483 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln483"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body1593.split:15 %icmp_ln483_1 = icmp_eq  i23 %trunc_ln483, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln483_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="4" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:17 %tmp_52 = fcmp_oeq  i32 %temp_a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="3" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:17 %tmp_52 = fcmp_oeq  i32 %temp_a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.body1593.split:19 %bitcast_ln483_1 = bitcast i32 %temp_b

]]></Node>
<StgValue><ssdm name="bitcast_ln483_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body1593.split:20 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln483_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
for.body1593.split:21 %trunc_ln483_1 = trunc i32 %bitcast_ln483_1

]]></Node>
<StgValue><ssdm name="trunc_ln483_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body1593.split:22 %icmp_ln483_2 = icmp_ne  i8 %tmp_53, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln483_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body1593.split:23 %icmp_ln483_3 = icmp_eq  i23 %trunc_ln483_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln483_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="4" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:25 %tmp_54 = fcmp_oeq  i32 %temp_b, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="2" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:17 %tmp_52 = fcmp_oeq  i32 %temp_a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="3" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:25 %tmp_54 = fcmp_oeq  i32 %temp_b, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="64" st_id="7" stage="1" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:17 %tmp_52 = fcmp_oeq  i32 %temp_a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="2" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:25 %tmp_54 = fcmp_oeq  i32 %temp_b, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="67" st_id="8" stage="1" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:25 %tmp_54 = fcmp_oeq  i32 %temp_b, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="69" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body1593.split:16 %or_ln483 = or i1 %icmp_ln483_1, i1 %icmp_ln483

]]></Node>
<StgValue><ssdm name="or_ln483"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body1593.split:18 %and_ln483 = and i1 %or_ln483, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln483"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body1593.split:24 %or_ln483_1 = or i1 %icmp_ln483_3, i1 %icmp_ln483_2

]]></Node>
<StgValue><ssdm name="or_ln483_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body1593.split:26 %and_ln483_1 = and i1 %or_ln483_1, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln483_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body1593.split:27 %or_ln483_2 = or i1 %and_ln483, i1 %and_ln483_1

]]></Node>
<StgValue><ssdm name="or_ln483_2"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="75" st_id="10" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="76" st_id="11" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:28 %mul = fmul i32 %temp_a, i32 %temp_b

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_488_54.exitStub:0 %s_4_load = load i32 %s_4

]]></Node>
<StgValue><ssdm name="s_4_load"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_488_54.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_4_18_out, i32 %s_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
VITIS_LOOP_488_54.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body1593.split:0 %s_4_load_3 = load i32 %s_4

]]></Node>
<StgValue><ssdm name="s_4_load_3"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="80" st_id="14" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="81" st_id="15" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="82" st_id="16" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="83" st_id="17" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="84" st_id="18" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="85" st_id="19" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="86" st_id="20" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="87" st_id="21" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln483_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body1593.split:29 %s_4_5 = fadd i32 %s_4_load_3, i32 %mul

]]></Node>
<StgValue><ssdm name="s_4_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="88" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body1593.split:2 %specpipeline_ln479 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln479"/></StgValue>
</operation>

<operation id="89" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body1593.split:3 %speclooptripcount_ln479 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln479"/></StgValue>
</operation>

<operation id="90" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body1593.split:4 %specloopname_ln480 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln480"/></StgValue>
</operation>

<operation id="91" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body1593.split:30 %s_4_6 = select i1 %or_ln483_2, i32 %s_4_load_3, i32 %s_4_5

]]></Node>
<StgValue><ssdm name="s_4_6"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body1593.split:32 %store_ln479 = store i32 %s_4_6, i32 %s_4

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.body1593.split:33 %br_ln480 = br void %for.body1593

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
