# riscv-core-emulator

## ğŸ–¥ï¸ Overview
This project implements a **RISC-V Core Emulator and Cache Simulator** with a **five-stage pipeline**, instruction decoding, branch prediction, and hazard detection.

## âš™ï¸ Features
- âœ… **Five-stage pipeline:** 
- âœ… **Branch Prediction & Hazard Handling**
- âœ… **Instruction Decoding & Register File**
- âœ… **Memory Management & Cache Simulation**
- âœ… **Written in Digital Logic (.dig) & Python**
