{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435834465820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435834465822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 11:54:25 2015 " "Processing started: Thu Jul 02 11:54:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435834465822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435834465822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Online_adder_test2 -c Online_adder_test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Online_adder_test2 -c Online_adder_test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435834465822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435834466309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_line_adder_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file on_line_adder_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 On_line_adder_test2 " "Found entity 1: On_line_adder_test2" {  } { { "On_line_adder_test2.v" "" { Text "H:/UROP research/verilog/Online_adder_test2/On_line_adder_test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435834466384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435834466384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop_with_initial " "Found entity 1: D_flipflop_with_initial" {  } { { "D_flipflop.v" "" { Text "H:/UROP research/verilog/Online_adder_test2/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435834466400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435834466400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "H:/UROP research/verilog/Online_adder_test2/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435834466412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435834466412 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "D_flipflop_with_initial D_flipflop_with_initial.v(1) " "Verilog HDL error at D_flipflop_with_initial.v(1): module \"D_flipflop_with_initial\" cannot be declared more than once" {  } { { "D_flipflop_with_initial.v" "" { Text "H:/UROP research/verilog/Online_adder_test2/D_flipflop_with_initial.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1435834466424 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "D_flipflop_with_initial D_flipflop.v(1) " "HDL info at D_flipflop.v(1): see declaration for object \"D_flipflop_with_initial\"" {  } { { "D_flipflop.v" "" { Text "H:/UROP research/verilog/Online_adder_test2/D_flipflop.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435834466424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_with_initial.v 0 0 " "Found 0 design units, including 0 entities, in source file d_flipflop_with_initial.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435834466425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435834466567 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 02 11:54:26 2015 " "Processing ended: Thu Jul 02 11:54:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435834466567 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435834466567 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435834466567 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435834466567 ""}
