<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH] cortex_a9: implement read/write	memory through APB-AP
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%5D%20cortex_a9%3A%20implement%20read/write%0A%09memory%20through%20APB-AP&In-Reply-To=%3C1297279149-5802-1-git-send-email-lroluk%40gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="018151.html">
   <LINK REL="Next"  HREF="018123.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH] cortex_a9: implement read/write	memory through APB-AP</H1>
    <B>Luca Ellero</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%5D%20cortex_a9%3A%20implement%20read/write%0A%09memory%20through%20APB-AP&In-Reply-To=%3C1297279149-5802-1-git-send-email-lroluk%40gmail.com%3E"
       TITLE="[Openocd-development] [PATCH] cortex_a9: implement read/write	memory through APB-AP">lroluk at gmail.com
       </A><BR>
    <I>Wed Feb  9 20:19:09 CET 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="018151.html">[Openocd-development] Anyone able to program ADuC7022?
</A></li>
        <LI>Next message: <A HREF="018123.html">[Openocd-development] [PATCH] cortex_a9: implement read/write memory through APB-AP
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18121">[ date ]</a>
              <a href="thread.html#18121">[ thread ]</a>
              <a href="subject.html#18121">[ subject ]</a>
              <a href="author.html#18121">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This patch adds read/write capability to memory addresses not
accessible through AHB-AP (for example &quot;boot ROM code&quot;).

To select between AHB and APB, a &quot;dap apsel&quot; command must be issued:
dap apsel 0 -&gt; following memory accesses are throuhg AHB
dap apsel 1 -&gt; following memory accesses are throuhg APB

NOTE: at the moment APB memory accesses are very slow, compared
      to AHB accesses. Work has to be done to get it faster (for
      example, word accesses instead of byte)

Signed-off-by: Luca Ellero &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">lroluk at gmail.com</A>&gt;
---
 src/target/cortex_a9.c |  159 ++++++++++++++++++++++++++++++++++++++---------
 1 files changed, 128 insertions(+), 31 deletions(-)

diff --git a/src/target/cortex_a9.c b/src/target/cortex_a9.c
index 5850ace..0e22217 100644
--- a/src/target/cortex_a9.c
+++ b/src/target/cortex_a9.c
@@ -1478,29 +1478,76 @@ static int cortex_a9_read_phys_memory(struct target *target,
 	struct armv7a_common *armv7a = target_to_armv7a(target);
 	struct adiv5_dap *swjdp = &amp;armv7a-&gt;dap;
 	int retval = ERROR_INVALID_ARGUMENTS;
-	uint8_t saved_apsel = dap_ap_get_select(swjdp);
-
-	/* cortex_a9 handles unaligned memory access */
-
-	dap_ap_select(swjdp, swjdp_memoryap);
+	uint8_t apsel = dap_ap_get_select(swjdp);
 
 	LOG_DEBUG(&quot;Reading memory at real address 0x%x; size %d; count %d&quot;, address, size, count);
+
 	if (count &amp;&amp; buffer) {
-		switch (size) {
-			case 4:
-				retval = mem_ap_read_buf_u32(swjdp, buffer, 4 * count, address);
-				break;
-			case 2:
-				retval = mem_ap_read_buf_u16(swjdp, buffer, 2 * count, address);
-				break;
-			case 1:
-				retval = mem_ap_read_buf_u8(swjdp, buffer, count, address);
-				break;
+
+		if ( apsel == 0) {
+			/* read memory  throug AHB-AP */
+
+			switch (size) {
+				case 4:
+					retval = mem_ap_read_buf_u32(swjdp, buffer, 4 * count, address);
+					break;
+				case 2:
+					retval = mem_ap_read_buf_u16(swjdp, buffer, 2 * count, address);
+					break;
+				case 1:
+					retval = mem_ap_read_buf_u8(swjdp, buffer, count, address);
+					break;
+			}
+
+		} else {
+
+			/* read memory  throug APB-AP */
+
+			uint32_t saved_r0, saved_r1;
+			int nbytes = count * size;
+			uint32_t data;
+
+			/* save registers r0 and r1, we are going to corrupt them  */
+			retval = cortex_a9_dap_read_coreregister_u32(target, &amp;saved_r0, 0);
+			if (retval != ERROR_OK)
+				return retval;
+
+			retval = cortex_a9_dap_read_coreregister_u32(target, &amp;saved_r1, 1);
+			if (retval != ERROR_OK)
+				return retval;
+
+			retval = cortex_a9_dap_write_coreregister_u32(target, address, 0);
+			if (retval != ERROR_OK)
+				return retval;
+
+			while (nbytes &gt; 0) {
+
+				/* execute instruction LDRB r1, [r0], 1 (0xe4d01001) */
+				retval = cortex_a9_exec_opcode(target, ARMV4_5_LDRB_IP(1, 0) , NULL);
+				if (retval != ERROR_OK)
+						return retval;
+
+				retval = cortex_a9_dap_read_coreregister_u32(target, &amp;data, 1);
+				if (retval != ERROR_OK)
+					return retval;
+
+				*buffer++ = data;
+				--nbytes;
+
+			}
+
+			/* restore corrupted registers r0 and r1 */
+			retval = cortex_a9_dap_write_coreregister_u32(target, saved_r0, 0);
+			if (retval != ERROR_OK)
+				return retval;
+
+			retval = cortex_a9_dap_write_coreregister_u32(target, saved_r1, 1);
+			if (retval != ERROR_OK)
+				return retval;
+
 		}
 	}
 
-	dap_ap_select(swjdp, saved_apsel);
-
 	return retval;
 }
 
@@ -1543,22 +1590,72 @@ static int cortex_a9_write_phys_memory(struct target *target,
 	LOG_DEBUG(&quot;Writing memory to real address 0x%x; size %d; count %d&quot;, address, size, count);
 
 	if (count &amp;&amp; buffer) {
-		uint8_t saved_apsel = dap_ap_get_select(swjdp);
-		dap_ap_select(swjdp, swjdp_memoryap);
+		uint8_t apsel = dap_ap_get_select(swjdp);
+
+		if ( apsel == 0 ) {
+
+			/* write memory  throug AHB-AP */
+			switch (size) {
+				case 4:
+					retval = mem_ap_write_buf_u32(swjdp, buffer, 4 * count, address);
+					break;
+				case 2:
+					retval = mem_ap_write_buf_u16(swjdp, buffer, 2 * count, address);
+					break;
+				case 1:
+					retval = mem_ap_write_buf_u8(swjdp, buffer, count, address);
+					break;
+			}
 
-		switch (size) {
-			case 4:
-				retval = mem_ap_write_buf_u32(swjdp, buffer, 4 * count, address);
-				break;
-			case 2:
-				retval = mem_ap_write_buf_u16(swjdp, buffer, 2 * count, address);
-				break;
-			case 1:
-				retval = mem_ap_write_buf_u8(swjdp, buffer, count, address);
-				break;
-		}
+		} else {
 
-		dap_ap_select(swjdp, saved_apsel);
+			/* read memory  throug APB-AP */
+
+			uint32_t saved_r0, saved_r1;
+			int nbytes = count * size;
+			uint32_t data;
+
+			/* save registers r0 and r1, we are going to corrupt them  */
+			retval = cortex_a9_dap_read_coreregister_u32(target, &amp;saved_r0, 0);
+			if (retval != ERROR_OK)
+				return retval;
+
+			retval = cortex_a9_dap_read_coreregister_u32(target, &amp;saved_r1, 1);
+			if (retval != ERROR_OK)
+				return retval;
+
+			retval = cortex_a9_dap_write_coreregister_u32(target, address, 0);
+			if (retval != ERROR_OK)
+				return retval;
+
+			while (nbytes &gt; 0) {
+
+				data = *buffer++;
+
+				retval = cortex_a9_dap_write_coreregister_u32(target, data, 1);
+				if (retval != ERROR_OK)
+					return retval;
+
+					/* execute instruction STRB r1, [r0], 1 (0xe4c01001) */
+				retval = cortex_a9_exec_opcode(target, ARMV4_5_STRB_IP(1, 0) , NULL);
+				if (retval != ERROR_OK)
+						return retval;
+
+				--nbytes;
+			}
+
+			/* restore corrupted registers r0 and r1 */
+			retval = cortex_a9_dap_write_coreregister_u32(target, saved_r0, 0);
+			if (retval != ERROR_OK)
+				return retval;
+
+			retval = cortex_a9_dap_write_coreregister_u32(target, saved_r1, 1);
+			if (retval != ERROR_OK)
+				return retval;
+
+			/* we can return here without invalidating D/I-cache because access through APB maintains cache coherency */
+			return retval;
+		}
 	}
 
 
-- 
1.6.4.4


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="018151.html">[Openocd-development] Anyone able to program ADuC7022?
</A></li>
	<LI>Next message: <A HREF="018123.html">[Openocd-development] [PATCH] cortex_a9: implement read/write memory through APB-AP
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18121">[ date ]</a>
              <a href="thread.html#18121">[ thread ]</a>
              <a href="subject.html#18121">[ subject ]</a>
              <a href="author.html#18121">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
