<annotationInfo>
<item  id="9" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_1_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_362_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_2_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_393_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_393_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_362_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_362_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_5_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_31" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_31_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast9_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast8_fu_411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast7_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast6_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_32" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_32_fu_423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast5_fu_428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast4_fu_432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_1_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_2_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_6_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_3_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_7_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/padding2d.cpp" linenumber="13" name="shl_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="shl_ln13_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_8_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_4_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_9_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_1_fu_372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_5_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_11" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_11_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_12" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_12_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_13_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_33" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_33_fu_376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_34" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_34_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_8_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_9_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_10_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/padding2d.cpp" linenumber="13" name="icmp_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln13_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/padding2d.cpp" linenumber="13" name="depth" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="depth_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/padding2d.cpp" linenumber="15" name="trunc_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln15_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/padding2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln15_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/padding2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln19_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/padding2d.cpp" linenumber="30" name="i_count" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="i_count_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_1_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/padding2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln23_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/padding2d.cpp" linenumber="23" name="height" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="height_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_fu_578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/padding2d.cpp" linenumber="25" name="icmp_ln25" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln25_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_1_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_1_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/padding2d.cpp" linenumber="31" name="o_count_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_7_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_2_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/padding2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln34_fu_620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/padding2d.cpp" linenumber="38" name="zext_ln38" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln38_fu_626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/padding2d.cpp" linenumber="39" name="o_count_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_8_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_3_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_4_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/padding2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln43_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/padding2d.cpp" linenumber="43" name="icmp_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln43_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/padding2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln47_fu_657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/padding2d.cpp" linenumber="48" name="o_count_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_6_fu_662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_6_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_7_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_10_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_15_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_16" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_16_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln27_1_fu_343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_d_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln27_2_fu_353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="select_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln27_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln51_1_fu_365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl_fu_369_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl19_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl19_cast_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl1_fu_381_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl20_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl20_cast_fu_389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp12_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_0_0_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl2_fu_405_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl17_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl17_cast_fu_413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl3_fu_417_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl18_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl18_cast_fu_425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp12_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_1_0_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_fu_441_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_fu_449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl16_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl16_cast_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp12_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_2_0_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp13_fu_467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl6_fu_473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl13_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_cast_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_fu_485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl14_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_cast_fu_493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp14_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln24_fu_503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln24_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="icmp_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln32_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_fu_521_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_15_fu_529_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_16_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_mid1_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln_fu_578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_17_fu_586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="xor_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln24_1_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="xor_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln24_2_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_18_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_1_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_1_mid1_fu_763_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_s_fu_770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_19_fu_778_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_19_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="select_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln27_1_fu_790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_20_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_22_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="sext_ln24_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln24_20_fu_963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_20_fu_966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_21_fu_971_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_3_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_3_mid1_fu_1073_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_1_fu_1080_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_22_fu_1088_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_21_fu_1095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_23_fu_809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_23_fu_815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_24_fu_618_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_25" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_25_fu_624_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_26" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_26_fu_979_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_fu_819_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="p_shl13_cast_mid170_c" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_cast_mid170_c_fu_826_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_s_fu_830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="p_shl14_cast_mid174_c" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_cast_mid174_c_fu_837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp14_mid176" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp14_mid176_fu_841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp14_mid176_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp14_mid176_cast_fu_847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_27_fu_851_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="xor_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln24_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln33_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="and_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="and_ln24_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_h_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="empty_63" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="empty_63_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_0_mid2_fu_634_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl19_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl19_mid1_fu_642_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl19_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl19_cast_mid1_fu_649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl20_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl20_mid1_fu_653_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl20_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl20_cast_mid1_fu_660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp12_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_0_0_mid1_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_0_0_mid2_fu_670_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_mid1_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl17_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl17_mid1_fu_682_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl17_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl17_cast_mid1_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl18_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl18_mid1_fu_694_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl18_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl18_cast_mid1_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_1_0_mid1_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_1_0_mid2_fu_712_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_mid1_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl15_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl15_mid1_fu_990_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl16_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl16_mid1_fu_998_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl16_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl16_cast_mid1_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_2_0_mid1_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_2_0_mid2_fu_1016_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp13_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp13_mid1_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl13_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_mid1_fu_862_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl13_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_cast_mid1_fu_870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl14_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_mid1_fu_874_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl14_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_cast_mid1_fu_882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp14_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp14_mid1_fu_886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp14_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp14_mid2_fu_892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln32_fu_1100_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_fu_1105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_1_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="sext_ln42_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln42_1_fu_729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_fu_733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln_reg_1593" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_1_fu_1108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_2_fu_744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_2_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="sext_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln42_3_fu_754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_3_fu_758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_1_reg_1598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_3_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_11_fu_1111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_12_fu_904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_4_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="sext_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln42_5_fu_913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_4_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_2_reg_1623" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_5_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="sext_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln42_7_fu_926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_5_fu_930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_3_reg_1628" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_6_fu_935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="sext_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln42_9_fu_1049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_6_fu_1052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_4_reg_1663" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_7_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="sext_ln42_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln42_11_fu_1057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_7_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_5_reg_1668" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="199" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_8_fu_1140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_8_fu_1145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_6_reg_1683" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_9_fu_1150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_9_fu_1155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_7_reg_1688" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln42_10_fu_1160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln42_10_fu_1209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="218" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="219" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln51_8_reg_1698" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="220" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_1_fu_1165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="221" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_2_fu_1213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="222" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_3_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="223" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_4_fu_1256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="224" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_5_fu_1276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="225" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_6_fu_1280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="226" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_7_fu_1285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="227" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_8_fu_1290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="228" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln51_fu_944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="229" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="sext_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln51_fu_1295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="230" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln51_fu_1298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="233" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="add_ln32_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln32_3_fu_949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="234" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln32_15_fu_1169_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln22_fu_224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="add_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln22_fu_228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln22_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_d_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="trunc_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln26_fu_246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mux_164_16_1_1_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="kernel_buffer_0_fu_292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln28_fu_250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="sext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln28_fu_296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln_fu_300_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln37_2_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln37_1_fu_312_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln37_4_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln37_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="icmp_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln30_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="add_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln30_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_h_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln31_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln37_fu_354_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln37_mid1_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln37_fu_370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_1_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln37_1_mid1_fu_374_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_16" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln37_16_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln37_5_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln37_12_fu_392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="select_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln30_fu_400_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_fu_408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln37_fu_412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln37_1_fu_418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln37_3_fu_422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_32_1_1_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln8_reg_585" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln37_2_fu_494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="buffer_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="tmp_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="tmp_6_fu_427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln43_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="xor_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln43_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="select_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln43_fu_445_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="and_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln44_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln44_1_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln44_1_fu_468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="zext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln44_fu_472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_w_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_1_fu_207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_2_fu_211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_fu_215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln25_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_1_cast_fu_219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="zext_ln31" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln31_fu_223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln31_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln31_1_cast_fu_227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_fu_231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_50" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_50_fu_235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_51" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_51_fu_239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="next_mul5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="next_mul5_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="next_mul" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="next_mul_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln18_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="out_d" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_d_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln19_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="out_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_h_fu_269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_1_fu_275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln_fu_279_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_2_fu_287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp2_fu_291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp2_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp3_fu_301_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="tmp3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp3_fu_301_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln20_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="out_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_w_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_3_fu_317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="shl_ln25_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln25_1_fu_321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_4_fu_329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="trunc_ln23" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="trunc_ln23_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln23_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="in_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="in_h_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="zext_ln25_5_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_5_cast_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp4_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp1_fu_368_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp1_fu_368_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/max_pooling2d.cpp" linenumber="24" name="trunc_ln24" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="trunc_ln24_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/max_pooling2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln24_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/max_pooling2d.cpp" linenumber="24" name="in_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="in_w_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_5_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="add_ln25" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln25_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="add_ln25_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln25_1_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_6" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_6_fu_412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln26_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="xor_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="xor_ln26_fu_421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln26_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="or_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln26_1_fu_433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="buffer_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="buffer_2_fu_439_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="add_ln31" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln31_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="zext_ln31_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln31_1_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="sext_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln4_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln42_1_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_1_cast14_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln51_fu_395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln51_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln51_1_cast_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_fu_403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty_57" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_57_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln4_fu_419_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln4_fu_419_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="mul_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln4_fu_419_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_s_fu_425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln33_fu_433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln51_1_fu_439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln27_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="shl_ln_fu_451_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_1_fu_459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln27_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln42_fu_469_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="mul_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln51_fu_1000_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln42_2_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_2_cast_fu_474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp13_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln23_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln23_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_d_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="icmp_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln32_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_fu_500_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln51_2_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_2_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln27_1_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln27_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="shl_ln27_mid1_fu_520_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_3_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln27_1_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_1_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_fu_546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_1_fu_633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_1_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_2_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_2_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_3_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_3_fu_680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_4_fu_685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_4_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_5_fu_741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_5_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_6_fu_751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_6_fu_802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_7_fu_807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_7_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_8_fu_817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_2_fu_822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_9_fu_891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln42_1_fu_551_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_3_fu_556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="mul_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln51_1_fu_756_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_4_fu_1017_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_5_fu_564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_6_fu_1023_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln33_1_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_7_fu_577_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_h_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="empty_59" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_59_fu_590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_0_mid2_fu_596_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln42_2_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_2_cast_mid_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_mid1_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_0_0_mid2_v_v_fu_614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_0_0_mid2_fu_651_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_0_0_mid2_fu_651_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_1_0_mid2_v_v_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_1_0_mid2_fu_665_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_1_0_mid2_fu_665_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_2_0_mid2_v_v_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_2_0_mid2_fu_699_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_2_0_mid2_fu_699_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp13_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp13_mid1_fu_1029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp14_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp14_mid2_v_v_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp14_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="grp_fu_1170_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp14_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln32_fu_828_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_fu_704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_1_fu_712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln_reg_1448" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_fu_717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_2_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_2_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_3_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_s_reg_1453" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_3_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_4_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_4_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_5_fu_774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_1_reg_1478" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_5_fu_779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_6_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_2_reg_1483" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_6_fu_859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_7_fu_863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_3_reg_1503" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_7_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_8_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_4_reg_1508" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_8_fu_921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_9_fu_925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_5_reg_1528" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_9_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_10_fu_934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_6_reg_1533" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln42_10_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln42_11_fu_976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln51_7_reg_1543" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_1_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_2_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_3_fu_989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_4_fu_994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_5_fu_1067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_6_fu_1091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_7_fu_1095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_8_fu_1100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln51_9_fu_1105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln51_3_fu_1110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="217" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="add_ln32_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln32_1_fu_622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="218" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln32_13_fu_877_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln22_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="add_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln22_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln22_fu_582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_d_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="trunc_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln26_fu_594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln_fu_598_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln24_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="i_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="zext_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln26_fu_618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="add_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_3_fu_627_p129" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_1287_16_1_1_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="kernel_buffer_0_fu_889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln26_1_fu_893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln28_fu_977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="sext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln28_fu_982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln3_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln37_7_fu_994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln37_2_fu_998_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln37_8_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln37_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln34_fu_1016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln37_fu_1020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="icmp_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln30_fu_1026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="add_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln30_fu_1032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_h_fu_1038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln31_fu_1044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln37_fu_1050_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln37_9_fu_1329_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln37_mid1_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln37_fu_1066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_2_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln37_2_mid1_fu_1070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_15" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln37_15_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln37_4_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln37_10_fu_1088_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln37_11_fu_1096_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="xor_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln37_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln34_fu_1110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="and_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="and_ln37_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="select_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln30_fu_1122_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_w_fu_1130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_fu_1335_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="or_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="or_ln32_fu_1136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_10_fu_1142_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln34_4_fu_1150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_11_fu_1154_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln32_fu_1200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln37_8_fu_1162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_12_fu_1168_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="grp_fu_1401_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_9ns_5ns_9s_13_1_1_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_9ns_5ns_9s_13_1_1_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln37_3_fu_1209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln37_4_fu_1212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln37_fu_1176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_164_32_1_1_U54" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="mul_ln37_fu_1324_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln37_1_fu_1341_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln37_4_fu_1350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="buffer_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="in_d_fu_1180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln34_4_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="tmp_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_5_fu_1360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln43_fu_1368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="xor_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln43_fu_1372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="select_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln43_fu_1378_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="and_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln44_fu_1222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln44_fu_1227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln44_1_fu_1231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln44_2_fu_1393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="zext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln44_fu_1396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln31_fu_1186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln31_fu_1192_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_fu_373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln42_1_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_1_cast14_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln51_fu_381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln51_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln51_1_cast_fu_385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_fu_389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty_60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_60_fu_393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln4_fu_405_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln4_fu_405_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="mul_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln4_fu_405_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_s_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln33_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln51_2_fu_425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln27_fu_429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln27_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="shl_ln_fu_437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln27_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln42_fu_451_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="mul_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln51_fu_687_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln42_2_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_2_cast_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp13_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln23_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln23_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_d_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="icmp_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln32_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_fu_482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln51_4_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln27_4_fu_494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln27_2_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln27_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="shl_ln27_mid1_fu_502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln27_2_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_8_fu_516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_fu_524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_19_fu_606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_10_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_8_fu_620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_11_fu_626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_9_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_12_fu_707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_10_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_13_fu_717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_11_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_14_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_12_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_15_fu_787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_13_fu_872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_16_fu_877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_14_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_17_fu_887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_9_fu_892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_18_fu_965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln42_18_fu_529_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_10_fu_534_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="mul_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln51_2_fu_792_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_11_fu_796_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_12_fu_542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_13_fu_802_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln33_2_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_14_fu_555_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_h_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="empty_62" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_62_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_0_mid2_fu_574_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln42_2_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_2_cast_mid_fu_582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_mid1_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_0_0_mid2_v_v_fu_592_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_0_0_mid2_fu_634_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_0_0_mid2_fu_634_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_1_0_mid2_v_v_fu_639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_1_0_mid2_fu_648_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_1_0_mid2_fu_648_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_2_0_mid2_v_v_fu_722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_2_0_mid2_fu_731_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_2_0_mid2_fu_731_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp13_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp13_mid1_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp14_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp14_mid2_v_v_fu_813_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp14_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="grp_fu_1155_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp14_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln32_fu_898_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_12_fu_662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln_reg_1417" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_fu_667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_13_fu_672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_12_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_14_fu_682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_9_reg_1422" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_13_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_15_fu_741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_14_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_16_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_s_reg_1458" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_15_fu_755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_17_fu_759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_8_reg_1463" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_16_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_18_fu_850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_1_reg_1493" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_17_fu_855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_19_fu_859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_2_reg_1498" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_18_fu_929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_20_fu_933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_3_reg_1513" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_19_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_21_fu_942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_4_reg_1518" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="add_ln42_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln42_20_fu_947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="zext_ln42_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln42_22_fu_995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="../layers_c/depthwise_conv2d.cpp" linenumber="42" name="mul_ln42_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="201" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="trunc_ln51_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln51_5_reg_1533" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_9_fu_1037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_10_fu_999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_11_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_12_fu_1046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_13_fu_1052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_14_fu_1076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_15_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_16_fu_1085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln51_17_fu_1090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="add_ln51" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="../layers_c/depthwise_conv2d.cpp" linenumber="51" name="zext_ln51_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln51_3_fu_1095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="215" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="add_ln32_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln32_2_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="216" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln32_14_fu_951_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln22_fu_430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="add_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln22_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln22_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_d_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="trunc_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln26_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln_fu_456_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln24_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="i_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="zext_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln26_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="add_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="merge_i_fu_485_p65" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="merge_i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_646_16_1_1_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="kernel_buffer_0_fu_619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln28_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="sext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln28_fu_703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln37_fu_707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln2_fu_711_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln37_11_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln37_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln34_fu_729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln37_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="icmp_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln30_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="add_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln30_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_h_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln31_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln37_fu_763_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln37_6_fu_1027_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_13" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln37_13_fu_771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln37_mid1_fu_775_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_14" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln37_14_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln37_3_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln37_7_fu_793_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln37_8_fu_801_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="xor_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln37_fu_809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln34_fu_815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="and_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="and_ln37_fu_821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="select_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln30_fu_827_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_w_fu_835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_fu_1033_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="or_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="or_ln32_fu_841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_7_fu_847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln34_3_fu_855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_8_fu_859_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln32_fu_901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln37_6_fu_867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_9_fu_873_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="grp_fu_1099_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln37_fu_910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln37_5_fu_913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="tmp_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_164_32_1_1_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="mul_ln37_fu_1022_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln_fu_1039_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln37_4_fu_1048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="buffer_fu_1052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="in_d_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln34_3_fu_918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="tmp_3_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln43_fu_1066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="xor_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln43_fu_1070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="select_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln43_fu_1076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="and_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln44_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln44_fu_928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln44_1_fu_932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln44_2_fu_1091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="zext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln44_fu_1094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln31_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln31_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_fu_192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_1_fu_196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln19_3_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_3_cast_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_fu_170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_9_fu_174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_10_fu_202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_11_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_186_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_186_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_186_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_494_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_494_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mul_mul_10ns_5ns_15_1_1_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="icmp_ln16" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln16_fu_217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_1_fu_235_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_fu_230_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_fu_230_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_1_fu_235_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="lshr_ln" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln_fu_240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_4_fu_250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln19_6_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_6_cast_fu_254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="icmp_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln14_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="add_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln14_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="out_d" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_d_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln15_fu_287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_fu_292_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_3_fu_321_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_2_fu_308_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_2_fu_308_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_1_fu_313_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_3_fu_321_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_2_fu_326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_3_fu_334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_4_fu_342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="icmp_ln16_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln16_1_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_5_fu_355_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="select_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln14_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="out_h" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_h_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="or_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="or_ln19_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_6_fu_382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="lshr_ln19_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln19_mid1_fu_390_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_11_fu_400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln19_6_cast_mid" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_6_cast_mid_fu_404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_mid1_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_7_fu_414_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_12" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_500_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp2_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_mid1_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_8_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_13" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_508_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_fu_436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="lshr_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln19_1_reg_603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_500_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="add_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_6_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_508_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="add_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_8_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="out_w" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_w_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="add_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln15_1_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_1_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln22_fu_570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="add_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln22_fu_574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln22_fu_580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_d_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="trunc_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln26_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln_fu_596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln24_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="i_fu_610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="zext_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln26_fu_616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="add_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_6_fu_625_p129" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="tmp_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_1287_16_1_1_x_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="kernel_buffer_0_fu_887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln28_fu_966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="sext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln28_fu_971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln1_fu_975_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln37_fu_983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln37_3_fu_987_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln37_7_fu_995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln37_fu_999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln34_fu_1005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln37_fu_1009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="icmp_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln30_fu_1015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="add_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln30_fu_1021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_h_fu_1027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln31_fu_1033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln37_fu_1039_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln37_3_fu_1311_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln37_mid1_fu_1047_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln37_8_fu_1055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_3_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln37_3_mid1_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln37_9_fu_1067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln37_2_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln37_4_fu_1077_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln37_5_fu_1085_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="xor_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln37_fu_1093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln34_fu_1099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="and_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="and_ln37_fu_1105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="select_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln30_fu_1111_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_w_fu_1119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_fu_1317_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="or_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="or_ln32_fu_1125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_4_fu_1131_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln34_2_fu_1139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_5_fu_1143_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln32_fu_1185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln37_4_fu_1151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_6_fu_1157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="grp_fu_1383_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln37_fu_1194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln37_6_fu_1197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="tmp_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_164_32_1_1_U103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="mul_ln37_fu_1306_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln_fu_1323_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln37_3_fu_1332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="buffer_fu_1336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="in_d_fu_1165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln34_2_fu_1202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_2_fu_1342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln43_fu_1350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="xor_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln43_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="select_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln43_fu_1360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="and_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln44_fu_1207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln44_fu_1212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln44_1_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln44_1_fu_1375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="zext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln44_fu_1378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln31_fu_1171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln31_fu_1177_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln24_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="i_fu_314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="trunc_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln26_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="tmp_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_16_1_1_x_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="kernel_buffer_0_fu_362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln_fu_446_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln37_fu_454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln37_4_fu_458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln37_1_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln37_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln34_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln37_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="icmp_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln30_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="add_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln30_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_h_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln31_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln37_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln37_mid1_fu_518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln37_2_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="shl_ln37_4_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln37_4_mid1_fu_530_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln37_3_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sub_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln37_1_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln37_1_fu_548_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="select_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln37_2_fu_556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="xor_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln37_fu_564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln34_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="and_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln37_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/pointwise_conv2d.cpp" linenumber="30" name="select_ln30" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln30_fu_582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_w_fu_590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="or_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln32_fu_596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_1_fu_602_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln34_1_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_2_fu_614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln32_fu_660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln37_2_fu_622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_3_fu_628_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="grp_fu_847_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="add_ln37_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln37_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="zext_ln37_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln37_5_fu_672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln37_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="tmp_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_32_1_1_U111" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="mul_ln37" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="mul_ln37_fu_775_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="trunc_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln37_2_fu_787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="sext_ln37_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln37_2_fu_796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/pointwise_conv2d.cpp" linenumber="37" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="buffer_fu_800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="in_d_fu_640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln34_1_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="tmp_1_fu_806_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln43_fu_814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="xor_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln43_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="43" name="select_ln43" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln43_fu_824_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="and_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="add_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln44_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="sext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln44_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/pointwise_conv2d.cpp" linenumber="44" name="zext_ln44" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln44_fu_842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln31_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln31_fu_652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_A" contextFuncName="network" moduleName="network" rtlName="MemBank_A_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="45" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_B" contextFuncName="network" moduleName="network" rtlName="MemBank_B_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="46" filename="../mnist_AXI_Stream.cpp" linenumber="63" name="MemBank_Out" contextFuncName="network" moduleName="network" rtlName="MemBank_Out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="47" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_keep_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_keep_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="48" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_strb_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_strb_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="49" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_user_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="50" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_last_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_last_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="51" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_id_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="52" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_dest_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="61" filename="../mnist_AXI_Stream.cpp" linenumber="71" name="sext_ln71" contextFuncName="network" moduleName="network" rtlName="sext_ln71_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="84" filename="../mnist_AXI_Stream.cpp" linenumber="79" name="i" contextFuncName="network" moduleName="network" rtlName="i_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="88" filename="../mnist_AXI_Stream.cpp" linenumber="87" name="_ln87" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_499" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="89" filename="../mnist_AXI_Stream.cpp" linenumber="91" name="_ln91" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_fu_483" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="90" filename="../mnist_AXI_Stream.cpp" linenumber="96" name="_ln96" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_fu_581" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="91" filename="../mnist_AXI_Stream.cpp" linenumber="101" name="_ln101" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_560" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="92" filename="../mnist_AXI_Stream.cpp" linenumber="105" name="_ln105" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_499" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="93" filename="../mnist_AXI_Stream.cpp" linenumber="109" name="_ln109" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_435" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="94" filename="../mnist_AXI_Stream.cpp" linenumber="114" name="_ln114" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_1_fu_491" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="95" filename="../mnist_AXI_Stream.cpp" linenumber="119" name="_ln119" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_560" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="96" filename="../mnist_AXI_Stream.cpp" linenumber="123" name="_ln123" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_499" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="97" filename="../mnist_AXI_Stream.cpp" linenumber="127" name="_ln127" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_459" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="98" filename="../mnist_AXI_Stream.cpp" linenumber="132" name="_ln132" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_2_fu_525" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="99" filename="../mnist_AXI_Stream.cpp" linenumber="137" name="_ln137" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_539" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="100" filename="../mnist_AXI_Stream.cpp" linenumber="141" name="_ln141" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_499" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="101" filename="../mnist_AXI_Stream.cpp" linenumber="145" name="_ln145" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_459" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="102" filename="../mnist_AXI_Stream.cpp" linenumber="150" name="_ln150" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_3_fu_517" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="103" filename="../mnist_AXI_Stream.cpp" linenumber="155" name="_ln155" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_539" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="104" filename="../mnist_AXI_Stream.cpp" linenumber="159" name="_ln159" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_499" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="105" filename="../mnist_AXI_Stream.cpp" linenumber="163" name="_ln163" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_435" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="106" filename="../mnist_AXI_Stream.cpp" linenumber="168" name="_ln168" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_4_fu_533" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="110" filename="../mnist_AXI_Stream.cpp" linenumber="173" name="icmp_ln173" contextFuncName="network" moduleName="network" rtlName="icmp_ln173_fu_641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="112" filename="../mnist_AXI_Stream.cpp" linenumber="173" name="i_3" contextFuncName="network" moduleName="network" rtlName="i_3_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="117" filename="../mnist_AXI_Stream.cpp" linenumber="176" name="zext_ln176" contextFuncName="network" moduleName="network" rtlName="zext_ln176_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="128" filename="../mnist_AXI_Stream.cpp" linenumber="197" name="icmp_ln197" contextFuncName="network" moduleName="network" rtlName="icmp_ln197_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="130" filename="../mnist_AXI_Stream.cpp" linenumber="197" name="i_4" contextFuncName="network" moduleName="network" rtlName="i_4_fu_664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="135" filename="../mnist_AXI_Stream.cpp" linenumber="200" name="zext_ln200" contextFuncName="network" moduleName="network" rtlName="zext_ln200_fu_670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
</annotationInfo>
