{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Creating a Vivado HLS Core\n",
    "\n",
    "\n",
    "This notebook will walk through the process of creating a Shared-Memory Vivado HLS core. This notebook assumes that you are familiar with Vivado HLS and have already used Vivado HLS to write, simluate, and debug a C/C++ core for hardware.\n",
    "\n",
    "\n",
    "If you have not already, add Vivado HLS to your executable path. In Cygwin, you can do this by running:\n",
    "\n",
    "``` bash\n",
    "    source C:/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```\n",
    "\n",
    "Or on Linux: \n",
    "\n",
    "``` bash\n",
    "    source /opt/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```\n",
    "\n",
    "These command assume that Vivado has been installed in `C:/Xilinx/Vivado` or `/opt/Xilinx/Vivado/`. If that is not the case, you should modify the commands above to match your installation path. \n",
    "\n",
    "This notebook assumes that you have cloned the [PYNQ-HLS repository](https://github.com/drichmond/PYNQ-HLS) to the home directory (`~`) on your computer. On our computer, this is the `/home/xilinx/` directory. \n",
    "\n",
    "To skip this notebook, run the following commands on your host computer: \n",
    "\n",
    "``` bash\n",
    "     cp ~/PYNQ-HLS/pynqhls/sharedmem/ip/mmult/* ~/PYNQ-HLS/tutorial/pynqhls/sharedmem/ip/mmult/\n",
    "     make -C ~/PYNQ-HLS/pynqhls/sharedmem/ip/mmult/\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Objectives: \n",
    "\n",
    "We will be creating a Shared-Memory Matrix-Multiply accelerator as a High-Level Synthesis core. Unlike the Streaming Filter, this notebook will not use a DMA engine and read/write memory shared with the ARM Processor.\n",
    "\n",
    "This notebook will teach you how to : \n",
    "1. Create an AXI-Lite Interface for HLS Core configuration\n",
    "4. Create an AXI-Master Interface for reading and writing memory shared by the ARM PS\n",
    "\n",
    "The AXI Lite interface will be connected to the AXI-Master of the ARM processor. The AXI-Master Interface will be connected to the AXI-Slave ports of the ARM processor."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Creating a Vivado HLS Project\n",
    "\n",
    "\n",
    "We will begin by creating a Vivado HLS project. On your host computer, navigate to the following folder of the PYNQ-HLS repository using your terminal:\n",
    "\n",
    "```bash\n",
    "    cd ~/PYNQ-HLS/tutorial/pynqhls/sharedmem/ip/mmult/\n",
    "```\n",
    "\n",
    "In this directory we have provided a makefile that will: \n",
    "\n",
    "1. Create a `mmult` directory with a Vivado HLS project\n",
    "2. Add `mmult.cpp`, `mmult.hpp`, and `main.cpp` files to the project\n",
    "3. Run tests for the `mmult.cpp` file (**These will fail initially**)\n",
    "4. If the tests pass, synthesize the core.\n",
    "\n",
    "To run the makefile, run make from your current directory:\n",
    "\n",
    "``` bash\n",
    "    make\n",
    "```\n",
    "\n",
    "This will build the Vivado HLS project, but the testbench will fail because the method `mmult` is not implemented. Open the project in the Vivado HLS tool by running the command:\n",
    "\n",
    "```bash\n",
    "    vivado_hls -p ~/PYNQ-HLS/tutorial/pynqhls/sharedmem/ip/mmult/\n",
    "```\n",
    "\n",
    "This will open the following window:\n",
    "\n",
    "<img src=\"pictures/vivadohls_mmult_splash.png\" alt=\"mmult Project in Vivado HLS\" style=\"width: 768px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Writing Your Core\n",
    "\n",
    "The next step is to implement the `mmult` core. Open the file `mmult.cpp`. You will see the following method body: \n",
    "\n",
    "``` C++\n",
    "\n",
    "#include \"mmult.hpp\" // Defines mata_t, A_ROWS, B_ROWS, etc.\n",
    "\n",
    "// mmult()\n",
    "//     Implements a simple matrix-multiply function in HLS\n",
    "// Parameters:\n",
    "//     A - mata_t\n",
    "//         A 2-dimensional array of mata_t values to be multiplied\n",
    "//                  \n",
    "//     BT - matb_t\n",
    "//         A 2-dimensional array of matb_t values to be multiplied\n",
    "//         BT is the transpose of B\n",
    "//\n",
    "//     C - matc_t\n",
    "//         Matrix multiply output definition\n",
    "// \n",
    "// The dimensions of the arrays are defined in mmult.hpp.\n",
    "void mmult(const mata_t A [A_ROWS][A_COLS],\n",
    "\tconst matb_t BT [B_COLS][B_ROWS],\n",
    "\tmatc_t C [A_ROWS][B_COLS]){\n",
    "\n",
    "\t// Your code goes here!\n",
    "\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "As you can see, the body of the function `mmult` is blank - **this is okay**. To pass the testbench we have provided in `main.cpp` you will need to fill out the functionality. \n",
    "\n",
    "To pass the testbench, you will need to: \n",
    "\n",
    "- Multiply matrix A and matrix BT (Transpose of B) and write the result in Matrix C\n",
    "\n",
    "To implement the core in hardware you will need to create the following interfaces: \n",
    "\n",
    "- AXI-Lite Slave on the control registers (Also known as `return`)\n",
    "- AXI-Master for the matrix `A` argument\n",
    "- AXI-Master for the matrix `BT` argument\n",
    "- AXI-Master for the matrix `C` argument\n",
    "- Combine the three AXI-Master interfaces into a single interface\n",
    "\n",
    "Go ahead and try to implement your own `mmult` function!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Our Implementation\n",
    "\n",
    "You can define your own implementation, or fill `mmult.cpp` with the implementation below:\n",
    "\n",
    "``` C++\n",
    "#include \"mmult.hpp\"\n",
    "\n",
    "// mmult()\n",
    "//     Implements a simple matrix-multiply function in HLS\n",
    "// Parameters:\n",
    "//     A - mata_t\n",
    "//         A 2-dimensional array of mata_t values to be multiplied\n",
    "//                  \n",
    "//     BT - matb_t\n",
    "//         A 2-dimensional array of matb_t values to be multiplied\n",
    "//         BT is the transpose of B\n",
    "//\n",
    "//     C - matc_t\n",
    "//         Matrix multiply output definition\n",
    "// \n",
    "// The dimensions of the arrays are defined in mmult.hpp.\n",
    "void mmult(const mata_t A [A_ROWS][A_COLS],\n",
    "\tconst matb_t BT [B_COLS][B_ROWS],\n",
    "\tmatc_t C [A_ROWS][B_COLS]){\n",
    "/* Define a new AXI-Lite bus named CTRL for offset arguments, and HLS\n",
    "   Status/Control registers (return)*/\n",
    "#pragma HLS INTERFACE s_axilite port=return bundle=CTRL\n",
    "/* Define a new AXI4 Master bus named DATA for memory ports A, BT, and C.  The\n",
    "   argument offset=slave specifies that the the pointers (offset) of A, BT, and\n",
    "   C can be set using register writes in the CTRL axi slave port */\n",
    "#pragma HLS INTERFACE m_axi port=A offset=slave bundle=DATA\n",
    "#pragma HLS INTERFACE m_axi port=BT offset=slave bundle=DATA\n",
    "#pragma HLS INTERFACE m_axi port=C offset=slave bundle=DATA\n",
    "\n",
    "\t// We use the log2 functions in mmult.hpp to determine the correct size\n",
    "\t// of the index variables i, j, and k. Typically, vivado will size these\n",
    "\t// correctly\n",
    "\tap_uint<pynq::log2(A_ROWS) + 1> i = 0;\n",
    "\tap_uint<pynq::log2(B_COLS) + 1> j = 0;\n",
    "\tap_uint<pynq::log2(A_COLS) + 1> k = 0;\n",
    "\n",
    "\t// Perform a simple matrix-multiply with three nested for-loops\n",
    "\tfor(i = 0; i < A_ROWS; ++i){\n",
    "\t\tfor(j = 0; j < B_COLS; ++j){\n",
    "\t\t\tmatc_t sum = 0;\n",
    "\t\t\tfor(k = 0; k < A_ROWS; ++k){\n",
    "#pragma HLS PIPELINE\n",
    "\t\t\t\tsum += A[i][k]*BT[j][k];\n",
    "\t\t\t}\n",
    "\t\t\tC[i][j] = sum;\n",
    "\t\t}\n",
    "\t}\n",
    "}\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compiling\n",
    "\n",
    "Once you have filled the implementation, click the **Run C Simulation ** and then **Synthesize** button. This will produce the window shown below: \n",
    "\n",
    "<img src=\"pictures/vivadohls_mmult_synth.png\" alt=\"Synthesized mmult function in Vivado HLS\" style=\"width: 768px;\"/>\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Interfaces\n",
    "\n",
    "In the center window scroll down to view the ports. The ports list shows us the interface signals for our HLS core. The port names are unimportant in this example - what matters is the protocol field. The protocol field has four types: **s_axi_lite (AXI Lite, Slave Interface)**, **m_axi (AXI Master Interface)**, and **ap_ctrl_hs (Control Signals)**. \n",
    "\n",
    "For best results in Vivado (and PYNQ) your core should provide **s_axi_lite**, **axis**, or **m_axi** interfaces for data transfer. These ports are automagically recognized by Vivado and can be used in the Block Diagram editor in the **[Building a Bitstream](3-Building-A-Bitstream.ipynb)** notebook.\n",
    "\n",
    "\n",
    "### AXI-Lite Interface\n",
    "\n",
    "The AXI-Lite interface is declared using the following pragma: \n",
    "\n",
    "``` C\n",
    "#pragma HLS INTERFACE s_axilite port=return bundle=CTRL\n",
    "```\n",
    "\n",
    "This defines a AXI-Lite interface that will be named `s_axi_CTRL` in Vivado. AXI Lite is used for configuration data. It is low-performance and uses few resources. The `pragma` in the first line above defines an AXI-Lite interface for the control registers, called the `return` argument.\n",
    "\n",
    "<img src=\"pictures/vivadohls_mmult_axilite.png\" alt=\"AXI Lite Control Port in Vivado HLS\" style=\"width: 512px;\"/>\n",
    "\n",
    "This AXI-Lite interface will allow the ARM PS to specify the address offset of the `A` `BT` and `C` arrays described below. \n",
    "\n",
    "### AXI-Master Interface\n",
    "\n",
    "The AXI-Master interface on matrices `A` `BT` and `C` are declared using the pragmas below: \n",
    "\n",
    "``` C\n",
    "#pragma HLS INTERFACE m_axi port=A offset=slave bundle=DATA\n",
    "#pragma HLS INTERFACE m_axi port=BT offset=slave bundle=DATA\n",
    "#pragma HLS INTERFACE m_axi port=C offset=slave bundle=DATA\n",
    "```\n",
    "\n",
    "Each pragma defines an AXI-Master interface for `A`, `BT`, and `C`. The interfaces are combined using the `bundle=DATA` argument, which defines a single AXI-Master interface that will be named `m_axi_DATA` in Vivado.\n",
    "AXI-Master is a memory-mapped bus interface driven by the HLS Core. Accesses on the array will appear as reads/writes byte addresses on the `m_axi_DATA` bus interface of the hardware core. \n",
    "\n",
    "<img src=\"pictures/vivadohls_mmult_aximaster.png\" alt=\"AXI Master Port in Vivado HLS\" style=\"width: 512px;\"/>\n",
    "\n",
    "Each array is associated with an offset address that is programmed before the HLS core starts computation. The read/write address of any access on `A`, `BT`, or `C` is computed by adding each array's offset to the byte-offset of the index. The argument `offset=slave` specifies that the offset is a register that can be accessed by the AXI-Slave interface. The location of each offset register can be found in the header files generated by High-Level Synthesis. For example, here is the header file `xmmult_hw.h` produced when this file is compiled: \n",
    "\n",
    "\n",
    "``` C\n",
    "// CTRL\n",
    "// 0x00 : Control signals\n",
    "//        bit 0  - ap_start (Read/Write/COH)\n",
    "//        bit 1  - ap_done (Read/COR)\n",
    "//        bit 2  - ap_idle (Read)\n",
    "//        bit 3  - ap_ready (Read)\n",
    "//        bit 7  - auto_restart (Read/Write)\n",
    "//        others - reserved\n",
    "// 0x04 : Global Interrupt Enable Register\n",
    "//        bit 0  - Global Interrupt Enable (Read/Write)\n",
    "//        others - reserved\n",
    "// 0x08 : IP Interrupt Enable Register (Read/Write)\n",
    "//        bit 0  - Channel 0 (ap_done)\n",
    "//        bit 1  - Channel 1 (ap_ready)\n",
    "//        others - reserved\n",
    "// 0x0c : IP Interrupt Status Register (Read/TOW)\n",
    "//        bit 0  - Channel 0 (ap_done)\n",
    "//        bit 1  - Channel 1 (ap_ready)\n",
    "//        others - reserved\n",
    "// 0x10 : Data signal of A_V\n",
    "//        bit 31~0 - A_V[31:0] (Read/Write)\n",
    "// 0x14 : reserved\n",
    "// 0x18 : Data signal of BT_V\n",
    "//        bit 31~0 - BT_V[31:0] (Read/Write)\n",
    "// 0x1c : reserved\n",
    "// 0x20 : Data signal of C_V\n",
    "//        bit 31~0 - C_V[31:0] (Read/Write)\n",
    "// 0x24 : reserved\n",
    "// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake) \n",
    "#define XMMULT_CTRL_ADDR_AP_CTRL   0x00\n",
    "#define XMMULT_CTRL_ADDR_GIE       0x04\n",
    "#define XMMULT_CTRL_ADDR_IER       0x08\n",
    "#define XMMULT_CTRL_ADDR_ISR       0x0c\n",
    "#define XMMULT_CTRL_ADDR_A_V_DATA  0x10\n",
    "#define XMMULT_CTRL_BITS_A_V_DATA  32\n",
    "#define XMMULT_CTRL_ADDR_BT_V_DATA 0x18\n",
    "#define XMMULT_CTRL_BITS_BT_V_DATA 32\n",
    "#define XMMULT_CTRL_ADDR_C_V_DATA  0x20\n",
    "#define XMMULT_CTRL_BITS_C_V_DATA  32\n",
    "```\n",
    "\n",
    "### ap_ctrl_hs ports\n",
    "\n",
    "**ap_ctrl_hs** signals provide clock, reset, and interrupt ports.\n",
    "\n",
    "<img src=\"pictures/vivadohls_mmult_ap_ctrl.png\" alt=\"AP Ctrl Port in Vivado HLS\" style=\"width: 512px;\"/>\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing and Recompiling the Core\n",
    "\n",
    "Once this process has been completed, you can re-compile the HLS core and run the tests by executing the following commands:\n",
    "\n",
    "```bash\n",
    "    cd ~/PYNQ-HLS/pynqhls/sharedmem/ip/mmult\n",
    "    make clean mmult\n",
    "```\n",
    "\n",
    "If the tests pass, proceed to the **[Building a Bitstream](3-Building-A-Bitstream.ipynb)** notebook."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
