# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../thermostat_control_system.srcs/sources_1/new/thermostat_control_system.vhd" \
"../../../../thermostat_control_system.srcs/sim_1/new/thermostat_testbench.vhd" \

# Do not sort compile order
nosort
