C:/Users/Tobias/Documents/GitHub/Project1/HD.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/HD.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HD
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/HD.v(3): near ",": syntax error, unexpected ',', expecting '('.

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/Add_Branch.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Add_Branch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Add_Branch

Top level modules:
	Add_Branch

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM_WB
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(24): (vlog-2730) Undefined variable: 'wb'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(27): (vlog-2730) Undefined variable: 'memdata'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(28): (vlog-2730) Undefined variable: 'aluresult'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(29): (vlog-2730) Undefined variable: 'writeaddr'.
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(32): (vlog-2388) 'wb' already declared in this scope (MEM_WB).
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(33): (vlog-2388) 'memdata' already declared in this scope (MEM_WB).
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(33): (vlog-2388) 'aluresult' already declared in this scope (MEM_WB).
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(34): (vlog-2388) 'writeaddr' already declared in this scope (MEM_WB).
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(40): (vlog-2730) Undefined variable: 'writeaddr_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MEM_WB.v(7): Identifier must be declared with a port mode: writeaddr_i.

} {4.0 8.0 12.0 14.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/ID_EX.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/ID_EX.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_EX
** Error: C:/Users/Tobias/Documents/GitHub/Project1/ID_EX.v(55): (vlog-2730) Undefined variable: 'ex_1'.

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/Control.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Control.v(20): (vlog-2730) Undefined variable: 'temp_max8_o'.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(27): near ";": syntax error, unexpected ';', expecting ':'.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(40): near "6": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(54): near "6": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(68): near "6": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(82): near "6": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(96): near "6": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Control.v(108): near "default": syntax error, unexpected default.

} {4.0 12.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/ALU.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Data_Memory
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(11): near "input": syntax error, unexpected input, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(17): (vlog-2730) Undefined variable: 'memaddr_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(19): (vlog-2730) Undefined variable: 'clk_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(21): (vlog-2730) Undefined variable: 'writeaddr_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(21): (vlog-2730) Undefined variable: 'memdata_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(5): Identifier must be declared with a port mode: memaddr_i.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(6): (vlog-2730) Undefined variable: 'writedata_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Data_Memory.v(6): Identifier must be declared with a port mode: writedata_i.

} {4.0 12.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/PC.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/PC.v(33): near "else": syntax error, unexpected else.

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX1.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX1
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MUX1.v(17): (vlog-2730) Undefined variable: 'andresult_i'.

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_ID
** Error: C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v(32): (vlog-2730) Undefined variable: 'inst'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v(34): (vlog-2730) Undefined variable: 'inst_addr'.
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v(45): (vlog-2388) 'inst_addr' already declared in this scope (IF_ID).
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v(46): (vlog-2388) 'inst' already declared in this scope (IF_ID).
** Error: (vlog-13032) C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v(48): near "FLUSH": Syntax error.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/IF_ID.v(53): (vlog-13205) Syntax error found in the scope following 'inst'. Is there a missing '::'?

} {4.0 6.0 8.0 10.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/EX_MEM.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/EX_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module EX_MEM

Top level modules:
	EX_MEM

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX2.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX2

Top level modules:
	MUX2

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX3.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX3.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX3
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MUX3.v(3): (vlog-2730) Undefined variable: 'regdist_i'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/MUX3.v(3): Identifier must be declared with a port mode: regdist_i.

} {4.0 6.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX4.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX4.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX4

Top level modules:
	MUX4

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX5.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX5.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX5

Top level modules:
	MUX5

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/Sign_Extend.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Sign_Extend.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Sign_Extend

Top level modules:
	Sign_Extend

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/Registers.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Registers.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Registers

Top level modules:
	Registers

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX6.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX6.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX6
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX6.v(25): near "endcase": syntax error, unexpected endcase.

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/testbench.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TestBench

Top level modules:
	TestBench

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/Adder.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Adder

Top level modules:
	Adder

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/CPU.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/CPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPU
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/CPU.v(73): near ".": syntax error, unexpected '.', expecting ')'.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/CPU.v(160): near ".": syntax error, unexpected '.', expecting ')'.

} {4.0 6.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/Equal.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Equal.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Equal
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/Equal.v(12): near "assign": syntax error, unexpected assign, expecting ';'.

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX7.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX7.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX7
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX7.v(24): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX7.v(27): near "2": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX7.v(29): near "default": syntax error, unexpected default.

} {4.0 7.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/MUX8.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/MUX8.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX8
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX8.v(31): near "=": syntax error, unexpected '=', expecting ++ or --.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX8.v(34): near "1": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/Tobias/Documents/GitHub/Project1/MUX8.v(37): near "default": syntax error, unexpected default.

} {4.0 7.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/Instruction_Memory.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Instruction_Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Instruction_Memory

Top level modules:
	Instruction_Memory

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/ALU_Control.v {1 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/ALU_Control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_Control

Top level modules:
	ALU_Control

} {} {}} C:/Users/Tobias/Documents/GitHub/Project1/Flush.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/Flush.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Flush
** Error: C:/Users/Tobias/Documents/GitHub/Project1/Flush.v(11): (vlog-2730) Undefined variable: 'flush'.
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/Flush.v(13): (vlog-2388) 'flush' already declared in this scope (Flush).

} {4.0 5.0} {}} C:/Users/Tobias/Documents/GitHub/Project1/FU.v {0 {vlog -work work -stats=none C:/Users/Tobias/Documents/GitHub/Project1/FU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FU
** Error: C:/Users/Tobias/Documents/GitHub/Project1/FU.v(18): (vlog-2730) Undefined variable: 'mux6ctrl'.
** Error: C:/Users/Tobias/Documents/GitHub/Project1/FU.v(19): (vlog-2730) Undefined variable: 'mux7ctrl'.
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/FU.v(21): (vlog-2388) 'mux6ctrl' already declared in this scope (FU).
** Error (suppressible): C:/Users/Tobias/Documents/GitHub/Project1/FU.v(21): (vlog-2388) 'mux7ctrl' already declared in this scope (FU).

} {4.0 6.0} {}}
