{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "user_proj_example",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_ctrl_constants.vh",
		"dir::../../verilog/airisc_core_complex/src/airi5c_csr_addr_map.vh",
		"dir::../../verilog/airisc_core_complex/src/airi5c_hasti_constants.vh",
		"dir::../../verilog/airisc_core_complex/src/airi5c_dmi_constants.vh",
		"dir::../../verilog/airisc_core_complex/src/airi5c_arch_options.vh",
		"dir::../../verilog/airisc_core_complex/src/rv32_opcodes.vh",
		"dir::../../verilog/airisc_core_complex/src/airi5c_PC_mux.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_alu_ops.vh",
		"dir::../../verilog/airisc_core_complex/src/airi5c_alu.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_decompression.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_prebuf_fifo.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_fetch.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_core.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_csr_file.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_ctrl.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_dmem_latch.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_EX_pregs.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_WB_pregs.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_decode.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_debug_module.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_debug_rom.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_periph_mux.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_wb_src_mux.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_fpu/*.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_pipeline.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_custom/src/airi5c_custom.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_src_a_mux.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_src_b_mux.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_imm_gen.v",
		"dir::../../verilog/airisc_core_complex/src/airi5c_regfile.v",	
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_dtm/src/*.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_spi/src/*.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/*.vh",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/*.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_gpio/src/airi5c_gpio.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_timer/src/airi5c_timer.v",
		"dir::../../verilog/airisc_core_complex/external/neoTRNG/rtl/neoTRNG_ghdl.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_trng/src/airi5c_trng.v",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_icap/src/airi5c_hasti_constants.vh",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_icap/src/airi5c_icap.v",
		"dir::../../verilog/airisc_core_complex/tb/configs/airi5c_top_asic.v",
		"dir::../../verilog/rtl/user_proj_example.v"
	],
	"VERILOG_INCLUDE_DIRS": [
		"dir::../../verilog/airisc_core_complex/src/",
		"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "counter.clk",
	"CLOCK_PERIOD": "24.0",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 2800 1760",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.45,
	"FP_CORE_UTIL": 40,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"RUN_LINTER": 0,
	"QUIT_ON_LINTER_ERRORS": 0
}