
module top;

  wire ab, bc, ca;

 

  or and1(ca, ab, bc);
  

 

endmodule
