# Compile of constant_roll.vhd failed with 11 errors.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 1 failed with 11 errors.
# Compile of constant_roll.vhd failed with 7 errors.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 1 failed with 7 errors.
# Compile of constant_roll.vhd failed with 3 errors.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of constant_roll.vhd failed with 3 errors.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.constant_roll
# vsim work.constant_roll 
# Start time: 13:52:05 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(37): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(45): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(53): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(61): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
vsim work.constant_roll
# End time: 13:52:08 on Dec 03,2024, Elapsed time: 0:00:03
# Errors: 4, Warnings: 9
# vsim work.constant_roll 
# Start time: 13:52:09 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(37): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(45): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(53): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(61): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 13:52:11 on Dec 03,2024, Elapsed time: 0:00:02
# Errors: 4, Warnings: 1
vsim -voptargs=+acc work.constant_roll
# vsim -voptargs="+acc" work.constant_roll 
# Start time: 13:52:18 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(37): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(45): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(53): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(61): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Error loading design
# End time: 13:52:20 on Dec 03,2024, Elapsed time: 0:00:02
# Errors: 4, Warnings: 2
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.constant_roll
# vsim -voptargs="+acc" work.constant_roll 
# Start time: 13:52:43 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(37): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(45): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(53): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(61): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Error loading design
# End time: 13:52:45 on Dec 03,2024, Elapsed time: 0:00:02
# Errors: 4, Warnings: 3
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Optimization canceled
vsim work.constant_roll
# vsim work.constant_roll 
# Start time: 14:10:10 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(38): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(46): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(54): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(62): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 14:10:13 on Dec 03,2024, Elapsed time: 0:00:03
# Errors: 4, Warnings: 3
vsim work.constant_roll
# vsim work.constant_roll 
# Start time: 14:10:51 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(38): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(46): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(54): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(62): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
vsim work.constant_roll
# End time: 14:10:53 on Dec 03,2024, Elapsed time: 0:00:02
# Errors: 4, Warnings: 1
# vsim work.constant_roll 
# Start time: 14:10:53 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(38): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(46): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(54): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# ** Error (suppressible): C:/Users/ASUS/Documents/Sisdig/EL2002_LEA128CFB/test2/constant_roll.vhd(62): (vopt-1130) Port "enable" of entity "register_32bit" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 14:10:56 on Dec 03,2024, Elapsed time: 0:00:03
# Errors: 4, Warnings: 1
# Compile of constant_roll.vhd failed with 4 errors.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 1 failed with 4 errors.
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.constant_roll
# vsim work.constant_roll 
# Start time: 14:12:39 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constant_roll(behavioural)#1
add wave -position insertpoint  \
sim:/constant_roll/C0 \
sim:/constant_roll/C1 \
sim:/constant_roll/C2 \
sim:/constant_roll/C3 \
sim:/constant_roll/clk \
sim:/constant_roll/Cout_0 \
sim:/constant_roll/Cout_1 \
sim:/constant_roll/Cout_2 \
sim:/constant_roll/Cout_3 \
sim:/constant_roll/enable \
sim:/constant_roll/outC \
sim:/constant_roll/reg_out_0 \
sim:/constant_roll/reg_out_1 \
sim:/constant_roll/reg_out_2 \
sim:/constant_roll/reg_out_3 \
sim:/constant_roll/reset
force -freeze sim:/constant_roll/clk 0 0, 1 {2 ns} -r 5
force -freeze sim:/constant_roll/enable 1 0, 0 {100 ns} -r 200
force -freeze sim:/constant_roll/reset 1 0, 0 {100 ns} -r 200
run
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 14:18:49 on Dec 03,2024, Elapsed time: 0:06:10
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.constant_roll
# vsim work.constant_roll 
# Start time: 14:18:54 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constant_roll(behavioural)#1
add wave -position insertpoint sim:/constant_roll/*
force -freeze sim:/constant_roll/clk 1 0, 0 {2 ns} -r 5
force -freeze sim:/constant_roll/reset 1 0, 0 {25 ns} -r 50
force -freeze sim:/constant_roll/enable 1 0
run
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 14:24:05 on Dec 03,2024, Elapsed time: 0:05:11
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.constant_roll
# vsim work.constant_roll 
# Start time: 14:24:11 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constant_roll(behavioural)#1
add wave -position insertpoint  \
sim:/constant_roll/C0 \
sim:/constant_roll/C1 \
sim:/constant_roll/C2 \
sim:/constant_roll/C3 \
sim:/constant_roll/clk \
sim:/constant_roll/Cout_0 \
sim:/constant_roll/Cout_1 \
sim:/constant_roll/Cout_2 \
sim:/constant_roll/Cout_3 \
sim:/constant_roll/enable \
sim:/constant_roll/reg_out_0 \
sim:/constant_roll/reg_out_1 \
sim:/constant_roll/reg_out_2 \
sim:/constant_roll/reg_out_3 \
sim:/constant_roll/reset
force -freeze sim:/constant_roll/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/constant_roll/enable 1 0
force -freeze sim:/constant_roll/reset 1 0, 0 {50 ns} -r 100
run
quit -sim
# End time: 14:28:56 on Dec 03,2024, Elapsed time: 0:04:45
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.constant_roll
# vsim work.constant_roll 
# Start time: 14:29:05 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constant_roll(behavioural)#1
# Compile of constant_roll.vhd was successful.
# Compile of register_32bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 14:29:41 on Dec 03,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.constant_roll
# vsim work.constant_roll 
# Start time: 14:29:50 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constant_roll(behavioural)#1
add wave -position insertpoint  \
sim:/constant_roll/clk \
sim:/constant_roll/enable \
sim:/constant_roll/reset \
sim:/constant_roll/Cout_0 \
sim:/constant_roll/Cout_1 \
sim:/constant_roll/Cout_2 \
sim:/constant_roll/Cout_3 \
sim:/constant_roll/C0 \
sim:/constant_roll/C1 \
sim:/constant_roll/C2 \
sim:/constant_roll/C3 \
sim:/constant_roll/regC0 \
sim:/constant_roll/regC1 \
sim:/constant_roll/regC2 \
sim:/constant_roll/regC3
force -freeze sim:/constant_roll/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/constant_roll/enable 1 0
force -freeze sim:/constant_roll/reset 1 0, 0 {25 ns} -r 50
run
# Causality operation skipped due to absence of debug database file
# End time: 15:52:41 on Dec 03,2024, Elapsed time: 1:22:51
# Errors: 0, Warnings: 1
