{
  "Top": "cnn_accelerator",
  "RtlTop": "cnn_accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn_accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4083",
    "Latency": "4138"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn_accelerator",
    "Version": "1.0",
    "DisplayName": "Cnn_accelerator",
    "Revision": "2114480336",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/cnn.cpp",
      "..\/..\/cnn.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_accelerator_conv_and_pool.vhd",
      "impl\/vhdl\/cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.vhd",
      "impl\/vhdl\/cnn_accelerator_ctrl_s_axi.vhd",
      "impl\/vhdl\/cnn_accelerator_dense_and_write.vhd",
      "impl\/vhdl\/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.vhd",
      "impl\/vhdl\/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_88_5.vhd",
      "impl\/vhdl\/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_accelerator_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/cnn_accelerator_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/cnn_accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/cnn_accelerator_frp_fifoout.vhd",
      "impl\/vhdl\/cnn_accelerator_frp_pipeline_valid.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_4ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_read_input.vhd",
      "impl\/vhdl\/cnn_accelerator_regslice_both.vhd",
      "impl\/vhdl\/cnn_accelerator_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_sparsemux_21_4_32_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_start_for_conv_and_pool_U0.vhd",
      "impl\/vhdl\/cnn_accelerator_start_for_dense_and_write_U0.vhd",
      "impl\/vhdl\/cnn_accelerator_urem_4ns_4ns_3_8_1.vhd",
      "impl\/vhdl\/cnn_accelerator_urem_4ns_4ns_4_8_1.vhd",
      "impl\/vhdl\/cnn_accelerator_urem_5ns_5ns_5_9_1.vhd",
      "impl\/vhdl\/cnn_accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_accelerator_conv_and_pool.v",
      "impl\/verilog\/cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.v",
      "impl\/verilog\/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.v",
      "impl\/verilog\/cnn_accelerator_ctrl_s_axi.v",
      "impl\/verilog\/cnn_accelerator_dense_and_write.v",
      "impl\/verilog\/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.v",
      "impl\/verilog\/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_88_5.v",
      "impl\/verilog\/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/cnn_accelerator_fifo_w32_d2_S.v",
      "impl\/verilog\/cnn_accelerator_flow_control_loop_pipe.v",
      "impl\/verilog\/cnn_accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/cnn_accelerator_frp_fifoout.v",
      "impl\/verilog\/cnn_accelerator_frp_pipeline_valid.v",
      "impl\/verilog\/cnn_accelerator_hls_deadlock_detection_unit.v",
      "impl\/verilog\/cnn_accelerator_hls_deadlock_detector.vh",
      "impl\/verilog\/cnn_accelerator_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/cnn_accelerator_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/cnn_accelerator_hls_deadlock_report_unit.vh",
      "impl\/verilog\/cnn_accelerator_mul_4ns_6ns_9_1_1.v",
      "impl\/verilog\/cnn_accelerator_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/cnn_accelerator_read_input.v",
      "impl\/verilog\/cnn_accelerator_regslice_both.v",
      "impl\/verilog\/cnn_accelerator_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/cnn_accelerator_sparsemux_21_4_32_1_1.v",
      "impl\/verilog\/cnn_accelerator_start_for_conv_and_pool_U0.v",
      "impl\/verilog\/cnn_accelerator_start_for_dense_and_write_U0.v",
      "impl\/verilog\/cnn_accelerator_urem_4ns_4ns_3_8_1.v",
      "impl\/verilog\/cnn_accelerator_urem_4ns_4ns_4_8_1.v",
      "impl\/verilog\/cnn_accelerator_urem_5ns_5ns_5_9_1.v",
      "impl\/verilog\/cnn_accelerator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/data\/cnn_accelerator.mdd",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/data\/cnn_accelerator.tcl",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/data\/cnn_accelerator.yaml",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator.c",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator.h",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator_hw.h",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator_linux.c",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cnn_accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TDEST",
        "out_stream_TID",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TUSER",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn_accelerator",
      "BindInstances": "img_stream_U pool_stream_U ctrl_s_axi_U",
      "Instances": [
        {
          "ModuleName": "read_input",
          "InstanceName": "read_input_U0",
          "BindInstances": "i_fu_98_p2 icmp_ln9_fu_104_p2"
        },
        {
          "ModuleName": "conv_and_pool",
          "InstanceName": "conv_and_pool_U0",
          "BindInstances": "image_U image_1_U image_2_U image_3_U image_4_U image_5_U image_6_U image_7_U image_8_U",
          "Instances": [
            {
              "ModuleName": "conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2",
              "InstanceName": "grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58",
              "BindInstances": "icmp_ln26_fu_233_p2 add_ln26_1_fu_239_p2 add_ln26_fu_251_p2 icmp_ln27_fu_257_p2 select_ln26_fu_263_p3 select_ln26_1_fu_271_p3 urem_5ns_5ns_5_9_1_U16 mul_5ns_7ns_11_1_1_U17 urem_5ns_5ns_5_9_1_U18 mul_5ns_7ns_11_1_1_U19 add_ln27_fu_331_p2"
            },
            {
              "ModuleName": "conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5",
              "InstanceName": "grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82",
              "BindInstances": "icmp_ln34_fu_2169_p2 add_ln34_fu_2175_p2 icmp_ln35_fu_2190_p2 select_ln34_fu_2196_p3 xor_ln34_fu_2204_p2 icmp_ln36_fu_2210_p2 and_ln34_fu_2216_p2 add_ln35_fu_2222_p2 or_ln35_fu_2228_p2 select_ln35_fu_2234_p3 select_ln35_1_fu_2242_p3 urem_4ns_4ns_3_8_1_U91 mul_ln51_fu_2538_p2 mul_4ns_6ns_9_1_1_U92 urem_5ns_5ns_5_9_1_U93 add_ln51_18_fu_2597_p2 empty_24_fu_2298_p2 urem_5ns_5ns_5_9_1_U94 add_ln51_19_fu_2627_p2 mul_5ns_7ns_11_1_1_U95 empty_26_fu_2330_p2 urem_5ns_5ns_5_9_1_U96 add_ln36_1_fu_2657_p2 mul_5ns_7ns_11_1_1_U97 urem_4ns_4ns_4_8_1_U98 add_ln51_2_fu_2554_p2 add_ln51_3_fu_2663_p2 add_ln51_4_fu_2681_p2 add_ln51_5_fu_2699_p2 mul_4ns_6ns_9_1_1_U99 sparsemux_7_2_32_1_1_U105 sparsemux_7_2_32_1_1_U106 sparsemux_7_2_32_1_1_U107 sparsemux_7_2_32_1_1_U108 fmul_32ns_32ns_32_3_max_dsp_1_U68 fadd_32ns_32ns_32_4_full_dsp_1_U32 urem_5ns_5ns_5_9_1_U100 add_ln51_6_fu_2797_p2 add_ln51_7_fu_2815_p2 add_ln51_8_fu_2834_p2 add_ln51_9_fu_2853_p2 sparsemux_7_2_32_1_1_U109 sparsemux_7_2_32_1_1_U110 sparsemux_7_2_32_1_1_U111 sparsemux_7_2_32_1_1_U112 fmul_32ns_32ns_32_3_max_dsp_1_U69 fadd_32ns_32ns_32_4_full_dsp_1_U36 add_ln51_fu_2410_p2 urem_5ns_5ns_5_9_1_U101 add_ln51_10_fu_2876_p2 add_ln51_11_fu_2894_p2 add_ln51_12_fu_2913_p2 add_ln51_13_fu_2932_p2 mul_5ns_7ns_11_1_1_U102 sparsemux_7_2_32_1_1_U113 sparsemux_7_2_32_1_1_U114 sparsemux_7_2_32_1_1_U115 sparsemux_7_2_32_1_1_U116 fmul_32ns_32ns_32_3_max_dsp_1_U72 fadd_32ns_32ns_32_4_full_dsp_1_U40 sparsemux_7_2_32_1_1_U117 sparsemux_7_2_32_1_1_U118 sparsemux_7_2_32_1_1_U119 sparsemux_7_2_32_1_1_U120 fmul_32ns_32ns_32_3_max_dsp_1_U70 fadd_32ns_32ns_32_4_full_dsp_1_U44 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U124 fmul_32ns_32ns_32_3_max_dsp_1_U71 fadd_32ns_32ns_32_4_full_dsp_1_U48 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 fmul_32ns_32ns_32_3_max_dsp_1_U73 fadd_32ns_32ns_32_4_full_dsp_1_U52 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U130 sparsemux_7_2_32_1_1_U131 sparsemux_7_2_32_1_1_U132 fmul_32ns_32ns_32_3_max_dsp_1_U76 fadd_32ns_32ns_32_4_full_dsp_1_U56 sparsemux_7_2_32_1_1_U133 sparsemux_7_2_32_1_1_U134 sparsemux_7_2_32_1_1_U135 sparsemux_7_2_32_1_1_U136 fmul_32ns_32ns_32_3_max_dsp_1_U77 fadd_32ns_32ns_32_4_full_dsp_1_U60 sparsemux_7_2_32_1_1_U137 sparsemux_7_2_32_1_1_U138 sparsemux_7_2_32_1_1_U139 sparsemux_7_2_32_1_1_U140 fmul_32ns_32ns_32_3_max_dsp_1_U78 fadd_32ns_32ns_32_4_full_dsp_1_U64 icmp_ln55_fu_4187_p2 icmp_ln55_1_fu_4193_p2 or_ln55_fu_4199_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U84 and_ln55_fu_4205_p2 max_val_fu_4211_p3 fadd_32ns_32ns_32_4_full_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U37 add_ln51_1_fu_2442_p2 urem_5ns_5ns_5_9_1_U103 add_ln51_14_fu_2955_p2 add_ln51_15_fu_2973_p2 add_ln51_16_fu_2992_p2 add_ln51_17_fu_3011_p2 mul_5ns_7ns_11_1_1_U104 sparsemux_7_2_32_1_1_U141 sparsemux_7_2_32_1_1_U142 sparsemux_7_2_32_1_1_U143 sparsemux_7_2_32_1_1_U144 fmul_32ns_32ns_32_3_max_dsp_1_U74 fadd_32ns_32ns_32_4_full_dsp_1_U41 fadd_32ns_32ns_32_4_full_dsp_1_U45 fadd_32ns_32ns_32_4_full_dsp_1_U49 sparsemux_7_2_32_1_1_U145 sparsemux_7_2_32_1_1_U146 sparsemux_7_2_32_1_1_U147 sparsemux_7_2_32_1_1_U148 fmul_32ns_32ns_32_3_max_dsp_1_U75 fadd_32ns_32ns_32_4_full_dsp_1_U53 fadd_32ns_32ns_32_4_full_dsp_1_U57 fadd_32ns_32ns_32_4_full_dsp_1_U61 sparsemux_7_2_32_1_1_U149 sparsemux_7_2_32_1_1_U150 sparsemux_7_2_32_1_1_U151 sparsemux_7_2_32_1_1_U152 fmul_32ns_32ns_32_3_max_dsp_1_U79 fadd_32ns_32ns_32_4_full_dsp_1_U65 icmp_ln55_2_fu_4235_p2 icmp_ln55_3_fu_4241_p2 or_ln55_1_fu_4247_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U85 and_ln55_1_fu_4253_p2 relu_val_fu_4259_p3 icmp_ln56_fu_4397_p2 icmp_ln56_1_fu_4403_p2 or_ln56_fu_4409_p2 icmp_ln56_2_fu_4415_p2 icmp_ln56_3_fu_4421_p2 or_ln56_1_fu_4427_p2 and_ln56_fu_4433_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U88 and_ln56_1_fu_4439_p2 max_val_2_fu_4445_p3 fadd_32ns_32ns_32_4_full_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U38 fadd_32ns_32ns_32_4_full_dsp_1_U42 fadd_32ns_32ns_32_4_full_dsp_1_U46 fadd_32ns_32ns_32_4_full_dsp_1_U50 fadd_32ns_32ns_32_4_full_dsp_1_U54 sparsemux_7_2_32_1_1_U153 sparsemux_7_2_32_1_1_U154 sparsemux_7_2_32_1_1_U155 sparsemux_7_2_32_1_1_U156 fmul_32ns_32ns_32_3_max_dsp_1_U80 fadd_32ns_32ns_32_4_full_dsp_1_U58 sparsemux_7_2_32_1_1_U157 sparsemux_7_2_32_1_1_U158 sparsemux_7_2_32_1_1_U159 sparsemux_7_2_32_1_1_U160 fmul_32ns_32ns_32_3_max_dsp_1_U81 fadd_32ns_32ns_32_4_full_dsp_1_U62 sparsemux_7_2_32_1_1_U161 sparsemux_7_2_32_1_1_U162 sparsemux_7_2_32_1_1_U163 sparsemux_7_2_32_1_1_U164 fmul_32ns_32ns_32_3_max_dsp_1_U82 fadd_32ns_32ns_32_4_full_dsp_1_U66 icmp_ln55_4_fu_4284_p2 icmp_ln55_5_fu_4290_p2 or_ln55_2_fu_4296_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U86 and_ln55_2_fu_4302_p2 relu_val_1_fu_4308_p3 icmp_ln56_4_fu_4486_p2 icmp_ln56_5_fu_4492_p2 or_ln56_2_fu_4498_p2 icmp_ln56_6_fu_4504_p2 icmp_ln56_7_fu_4510_p2 or_ln56_3_fu_4516_p2 and_ln56_2_fu_4522_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U89 and_ln56_3_fu_4528_p2 max_val_4_fu_4534_p3 fadd_32ns_32ns_32_4_full_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U39 fadd_32ns_32ns_32_4_full_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U47 fadd_32ns_32ns_32_4_full_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U55 fadd_32ns_32ns_32_4_full_dsp_1_U59 fadd_32ns_32ns_32_4_full_dsp_1_U63 sparsemux_7_2_32_1_1_U165 sparsemux_7_2_32_1_1_U166 sparsemux_7_2_32_1_1_U167 sparsemux_7_2_32_1_1_U168 fmul_32ns_32ns_32_3_max_dsp_1_U83 fadd_32ns_32ns_32_4_full_dsp_1_U67 icmp_ln55_6_fu_4332_p2 icmp_ln55_7_fu_4338_p2 or_ln55_3_fu_4344_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U87 and_ln55_3_fu_4350_p2 relu_val_2_fu_4356_p3 icmp_ln56_8_fu_4575_p2 icmp_ln56_9_fu_4581_p2 or_ln56_4_fu_4587_p2 icmp_ln56_10_fu_4593_p2 icmp_ln56_11_fu_4599_p2 or_ln56_5_fu_4605_p2 and_ln56_4_fu_4611_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U90 and_ln56_5_fu_4617_p2 max_val_6_fu_4623_p3 add_ln36_fu_2474_p2 add_ln35_1_fu_2480_p2 select_ln35_2_fu_2486_p3"
            }
          ]
        },
        {
          "ModuleName": "dense_and_write",
          "InstanceName": "dense_and_write_U0",
          "Instances": [
            {
              "ModuleName": "dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3",
              "InstanceName": "grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84",
              "BindInstances": "icmp_ln73_fu_255_p2 add_ln73_fu_261_p2 fmul_32ns_32ns_32_3_max_dsp_1_U194 fadd_32ns_32ns_32_4_full_dsp_1_U190 fadd_32ns_32ns_32_4_full_dsp_1_U191 fadd_32ns_32ns_32_4_full_dsp_1_U192 fadd_32ns_32ns_32_4_full_dsp_1_U193 fadd_32ns_32ns_32_4_full_dsp_1_U190 fadd_32ns_32ns_32_4_full_dsp_1_U191 fadd_32ns_32ns_32_4_full_dsp_1_U192 fadd_32ns_32ns_32_4_full_dsp_1_U193 fadd_32ns_32ns_32_4_full_dsp_1_U190 fadd_32ns_32ns_32_4_full_dsp_1_U191"
            },
            {
              "ModuleName": "dense_and_write_Pipeline_VITIS_LOOP_88_5",
              "InstanceName": "grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100",
              "BindInstances": "icmp_ln88_fu_196_p2 add_ln88_fu_202_p2 sparsemux_21_4_32_1_1_U206 out_val_last_fu_256_p2"
            }
          ]
        }
      ]
    },
    "Info": {
      "read_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_and_pool": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_and_write_Pipeline_VITIS_LOOP_88_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_and_write": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_accelerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_input": {
        "Latency": {
          "LatencyBest": "785",
          "LatencyAvg": "785",
          "LatencyWorst": "785",
          "PipelineII": "784",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.917"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "784",
            "Latency": "783",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "90",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "793",
          "LatencyAvg": "793",
          "LatencyWorst": "793",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1_VITIS_LOOP_27_2",
            "TripCount": "784",
            "Latency": "791",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "365",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "419",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5": {
        "Latency": {
          "LatencyBest": "1406",
          "LatencyAvg": "1406",
          "LatencyWorst": "1406",
          "PipelineII": "1353",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5",
            "TripCount": "1352",
            "Latency": "1404",
            "PipelineII": "1",
            "PipelineDepth": "54"
          }],
        "Area": {
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "15589",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "13202",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_and_pool": {
        "Latency": {
          "LatencyBest": "2203",
          "LatencyAvg": "2203",
          "LatencyWorst": "2203",
          "PipelineII": "2203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "270",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "43",
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "15963",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "15238",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3": {
        "Latency": {
          "LatencyBest": "4065",
          "LatencyAvg": "4065",
          "LatencyWorst": "4065",
          "PipelineII": "4059",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3",
            "TripCount": "1352",
            "Latency": "4063",
            "PipelineII": "3",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1506",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1414",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dense_and_write_Pipeline_VITIS_LOOP_88_5": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.651"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_5",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "141",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dense_and_write": {
        "Latency": {
          "LatencyBest": "4082",
          "LatencyAvg": "4082",
          "LatencyWorst": "4082",
          "PipelineII": "4082",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1555",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1614",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cnn_accelerator": {
        "Latency": {
          "LatencyBest": "4138",
          "LatencyAvg": "4138",
          "LatencyWorst": "4138",
          "PipelineII": "4083",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "270",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "43",
          "DSP": "131",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "17765",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "17118",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-14 12:56:22 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
