
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.10000000000000000000;
3.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39  225744.9      1.25     362.1   26437.5                          
    0:00:39  225744.9      1.25     362.1   26437.5                          
    0:00:39  226080.0      1.25     362.1   26437.5                          
    0:00:40  226407.2      1.25     362.1   26437.5                          
    0:00:40  226734.4      1.25     362.1   26437.5                          
    0:00:40  227061.6      1.25     362.1   26437.5                          
    0:00:40  227388.8      1.25     362.1   26437.5                          
    0:00:40  227715.9      1.25     362.1   26437.5                          
    0:00:40  228349.3      1.25     361.3   24220.1                          
    0:01:10  238055.1      0.77     226.3     301.7                          
    0:01:10  238039.1      0.77     226.3     301.7                          
    0:01:10  238039.1      0.77     226.3     301.7                          
    0:01:11  238039.7      0.77     226.3     301.7                          
    0:01:11  238039.7      0.77     226.3     301.7                          
    0:01:34  196788.9      0.84     220.8     301.7                          
    0:01:36  196769.8      0.83     209.2     301.7                          
    0:01:41  196771.1      0.77     207.6     292.0                          
    0:01:42  196783.3      0.75     204.6     289.5                          
    0:01:46  196784.7      0.75     204.6     284.7                          
    0:01:47  196802.2      0.74     203.6     284.7                          
    0:01:48  196813.7      0.74     203.1     279.8                          
    0:01:49  196817.4      0.74     202.7     277.4                          
    0:01:51  196828.6      0.73     202.2     277.4                          
    0:01:52  196841.1      0.73     201.4     277.4                          
    0:01:52  196852.8      0.73     199.8     277.4                          
    0:01:53  196862.1      0.73     198.4     277.4                          
    0:01:53  196871.4      0.73     196.8     277.4                          
    0:01:54  196881.8      0.73     195.3     277.4                          
    0:01:55  196886.8      0.73     194.8     272.5                          
    0:01:55  196892.1      0.73     194.5     267.6                          
    0:01:56  196895.6      0.73     194.1     265.2                          
    0:01:56  196901.7      0.73     194.0     265.2                          
    0:01:57  196903.0      0.73     193.8     265.2                          
    0:01:58  196690.0      0.73     193.8     265.2                          
    0:01:58  196690.0      0.73     193.8     265.2                          
    0:01:59  196704.9      0.73     193.4     216.6                          
    0:01:59  196718.4      0.73     193.4     167.9                          
    0:02:00  196736.0      0.73     193.4     119.2                          
    0:02:01  196750.9      0.73     193.3      70.6                          
    0:02:02  196763.1      0.73     193.3      21.9                          
    0:02:02  196768.4      0.73     193.3       0.0                          
    0:02:02  196768.4      0.73     193.3       0.0                          
    0:02:02  196768.4      0.73     193.3       0.0                          
    0:02:02  196768.4      0.73     193.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:02  196768.4      0.73     193.3       0.0                          
    0:02:03  196793.7      0.71     192.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:03  196816.3      0.71     191.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:03  196842.9      0.70     190.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:03  196866.9      0.70     189.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  196895.1      0.70     188.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:03  196920.3      0.69     187.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:03  196945.1      0.69     186.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:03  196966.9      0.68     185.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:04  196994.5      0.68     184.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197008.4      0.67     184.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197025.4      0.66     183.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197057.1      0.66     182.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197077.0      0.66     182.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197100.1      0.65     181.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197129.1      0.64     180.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197140.8      0.64     179.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197162.1      0.64     179.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:04  197178.3      0.63     178.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197242.2      0.63     176.3      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  197306.0      0.63     174.1     193.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  197333.4      0.63     173.1     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05  197343.8      0.63     172.9     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:05  197364.0      0.63     172.4     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  197419.1      0.63     169.2     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  197476.5      0.63     165.7     218.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  197525.7      0.63     162.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05  197531.1      0.62     162.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:05  197534.0      0.62     162.6     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:05  197540.9      0.61     162.4     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  197546.8      0.61     162.2     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  197553.7      0.61     162.0     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:05  197562.7      0.61     161.7     218.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:05  197579.2      0.61     161.3     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197605.0      0.61     160.1     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197619.4      0.61     159.6     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  197652.9      0.60     158.6     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197667.8      0.60     158.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197680.8      0.60     157.9     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  197695.2      0.60     157.1     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  197725.5      0.60     155.4     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  197750.5      0.60     154.4     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197767.8      0.60     154.0     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  197779.2      0.60     153.7     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197789.9      0.60     153.4     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:06  197797.1      0.60     153.1     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:06  197854.8      0.60     149.6     218.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  197886.4      0.60     147.8     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  197918.1      0.60     146.0     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  197943.9      0.59     145.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:07  197960.7      0.59     144.0     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  197960.9      0.59     143.9     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  197976.6      0.59     143.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07  197985.4      0.58     143.3     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  197987.8      0.58     143.2     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198007.2      0.58     142.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198021.0      0.58     142.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198042.6      0.57     141.9     218.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198059.1      0.57     141.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198069.7      0.56     141.2     218.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198102.4      0.56     139.5     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198113.6      0.56     139.2     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198121.3      0.56     138.8     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198147.7      0.56     137.6     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198174.0      0.56     136.4     218.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198188.9      0.56     135.6     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198188.6      0.56     135.6     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198191.8      0.56     135.4     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198211.2      0.55     134.9     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198229.6      0.55     134.4     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198251.4      0.55     133.8     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198262.6      0.55     133.5     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  198282.0      0.55     132.6     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198300.9      0.55     132.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198329.9      0.55     131.6     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198354.3      0.54     130.4     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:09  198376.7      0.54     129.5     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  198418.2      0.54     127.3     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198438.9      0.54     126.5     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:09  198441.8      0.54     126.2     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198466.9      0.53     125.9     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198492.9      0.53     124.9     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198513.9      0.53     123.9     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:10  198523.0      0.53     123.7     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:10  198531.0      0.53     123.4     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10  198547.5      0.52     123.0     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  198551.4      0.52     122.9     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:10  198570.1      0.52     122.5     314.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  198591.1      0.52     121.4     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  198602.8      0.52     121.0     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:10  198629.4      0.52     119.8     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  198636.3      0.52     119.5     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  198646.9      0.51     119.0     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  198674.6      0.51     117.7     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  198693.8      0.51     116.9     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:10  198700.7      0.51     116.7     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  198720.9      0.51     116.1     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:11  198733.9      0.50     115.8     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:11  198760.8      0.50     115.1     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  198768.0      0.50     115.0     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:11  198789.0      0.50     114.4     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  198806.8      0.50     113.9     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:11  198825.4      0.50     113.0     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  198840.1      0.50     112.4     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  198857.6      0.50     111.7     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  198864.5      0.50     111.5     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  198878.1      0.50     110.8     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:11  198890.1      0.50     110.6     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:11  198908.9      0.50     110.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  198920.1      0.50     109.8     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:12  198927.8      0.50     109.8     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  198952.3      0.49     108.7     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  198978.9      0.49     108.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:12  198991.9      0.49     107.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199009.5      0.49     107.4     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199019.9      0.49     106.7     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199033.7      0.48     106.2     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199033.7      0.48     106.1     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199048.1      0.48     105.8     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:12  199080.0      0.48     104.7     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199093.3      0.48     104.4     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199108.7      0.48     104.0     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199117.5      0.48     103.4     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199130.8      0.48     102.8     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199144.4      0.47     102.4     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:13  199175.2      0.47     100.9     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199186.1      0.47     100.6     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199205.0      0.47     100.2     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199207.4      0.47     100.0     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199219.9      0.46      99.8     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199221.0      0.46      99.7     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199220.4      0.46      99.6     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199230.0      0.46      99.4     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199233.7      0.46      99.2     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199251.8      0.46      98.5     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199267.2      0.46      97.6     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199282.9      0.46      97.0     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199299.2      0.46      96.0     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199309.0      0.46      95.7     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199322.8      0.45      95.1     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199334.0      0.45      94.6     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199345.5      0.45      93.9     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199364.9      0.45      93.6     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:14  199364.9      0.45      93.5     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199369.9      0.45      93.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199379.0      0.45      93.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:14  199395.2      0.45      92.7     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199423.7      0.45      91.8     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199438.6      0.45      91.0     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199453.2      0.44      90.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199471.5      0.44      90.2     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199484.3      0.44      90.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199502.7      0.44      89.6     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199509.6      0.44      89.5     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199530.9      0.43      88.3     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199548.7      0.43      87.7     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199560.1      0.43      87.5     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199579.5      0.43      86.9     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199596.3      0.43      86.6     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199612.8      0.43      86.4     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199612.5      0.43      86.4     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199632.5      0.43      86.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199654.0      0.43      84.9     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199681.9      0.43      84.0     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199684.1      0.42      83.9     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199697.9      0.42      83.6     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199711.2      0.42      83.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199711.2      0.42      83.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199714.4      0.42      83.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199714.4      0.42      83.1     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199737.0      0.42      82.4     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199737.3      0.42      82.3     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  199745.5      0.42      82.1     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199762.3      0.42      81.9     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199784.4      0.42      81.6     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199794.2      0.41      81.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199810.7      0.41      80.9     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199826.9      0.41      80.3     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199840.7      0.41      80.0     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199849.3      0.41      79.7     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199865.2      0.41      79.1     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199880.4      0.41      78.4     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199896.9      0.40      77.9     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199912.0      0.40      77.4     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199912.8      0.40      77.4     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199925.1      0.40      77.2     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199925.9      0.40      77.2     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199942.1      0.40      76.8     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199953.0      0.39      76.5     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199959.1      0.39      76.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199969.2      0.39      76.0     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199976.4      0.39      75.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199984.9      0.39      75.6     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:19  199997.4      0.38      75.3     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  200005.7      0.38      75.0     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200014.2      0.38      74.7     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200024.0      0.38      74.5     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200032.8      0.38      74.2     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  200044.0      0.38      73.8     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200056.2      0.38      73.4     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  200073.2      0.37      73.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  200083.1      0.37      72.7     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  200094.5      0.37      72.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200108.9      0.37      71.9     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:20  200118.4      0.37      71.5     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200133.9      0.37      71.0     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200144.0      0.37      70.8     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200152.5      0.36      70.5     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200167.7      0.36      70.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200170.1      0.36      70.1     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200179.9      0.36      69.9     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200188.9      0.36      69.6     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200202.2      0.36      69.3     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200209.7      0.36      69.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  200221.1      0.36      68.8     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200233.9      0.36      68.3     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  200245.6      0.36      68.0     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200257.8      0.35      67.6     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200272.7      0.35      67.4     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200287.6      0.35      67.0     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200295.3      0.35      66.7     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200306.0      0.35      66.5     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200316.9      0.35      66.1     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200329.1      0.35      65.9     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200343.2      0.35      65.4     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200350.4      0.35      65.1     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  200352.3      0.35      65.0     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  200367.4      0.34      64.6     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  200387.4      0.34      64.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  200401.2      0.34      64.0     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  200410.8      0.34      63.6     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200425.7      0.34      63.3     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200432.3      0.34      63.1     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200437.9      0.34      63.1     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200450.7      0.34      62.8     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:22  200459.5      0.34      62.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200470.9      0.34      62.5     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200479.4      0.34      62.3     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200487.9      0.33      62.1     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200500.2      0.33      61.6     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200513.5      0.33      61.5     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200521.2      0.33      61.3     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200529.7      0.33      61.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200539.8      0.33      60.8     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:22  200549.6      0.33      60.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  200559.2      0.33      60.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200567.7      0.33      60.1     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200578.9      0.33      59.9     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200584.5      0.33      59.8     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200594.6      0.32      59.6     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200604.7      0.32      59.3     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200611.9      0.32      59.1     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200620.9      0.32      59.0     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200626.8      0.32      58.8     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200633.2      0.32      58.6     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200640.6      0.32      58.4     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200649.9      0.32      58.2     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  200659.5      0.32      58.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200669.3      0.32      57.8     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:23  200677.0      0.32      57.7     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200686.9      0.32      57.5     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200693.8      0.32      57.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200699.7      0.31      57.2     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200710.3      0.31      57.0     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200723.6      0.31      56.8     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200731.8      0.31      56.6     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200736.4      0.31      56.5     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200743.0      0.31      56.4     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200749.9      0.31      56.3     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200754.7      0.31      56.1     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200763.0      0.31      55.9     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200770.9      0.31      55.7     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200777.9      0.31      55.5     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200786.9      0.31      55.2     339.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200795.9      0.31      55.1     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200802.3      0.31      55.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200811.1      0.30      54.7     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200817.5      0.30      54.6     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200819.9      0.30      54.5     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200826.8      0.30      54.3     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200828.9      0.30      54.3     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200834.8      0.30      54.1     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200840.4      0.30      53.9     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200848.6      0.30      53.7     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200854.7      0.30      53.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200862.4      0.30      53.4     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200869.4      0.30      53.2     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200876.0      0.30      53.2     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200883.7      0.30      53.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200889.3      0.30      53.1     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200892.8      0.30      53.0     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200897.8      0.30      52.9     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200900.5      0.30      52.8     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200908.5      0.30      52.6     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200917.0      0.30      52.3     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200923.9      0.29      52.0     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200932.4      0.29      51.7     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200938.3      0.29      51.7     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200944.9      0.29      51.6     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200944.9      0.29      51.6     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200948.6      0.29      51.5     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200955.0      0.29      51.4     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200960.3      0.29      51.3     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:26  200969.1      0.29      51.1     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200971.0      0.29      51.0     339.0                          
    0:02:36  192480.5      0.29      51.0     339.0                          
    0:02:37  192466.4      0.29      51.0     339.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:37  192466.4      0.29      51.0     339.0                          
    0:02:37  192362.4      0.29      50.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  192371.7      0.29      50.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:37  192376.5      0.29      49.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  192380.2      0.29      49.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:37  192385.3      0.29      49.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  192386.6      0.29      49.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:38  192386.6      0.29      49.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192386.6      0.29      49.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  192389.0      0.29      49.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192396.2      0.29      49.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192405.5      0.29      49.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  192414.0      0.29      48.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192418.8      0.29      48.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192422.3      0.29      48.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  192426.0      0.29      48.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192430.8      0.29      47.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192441.7      0.29      47.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:38  192463.5      0.29      47.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192472.8      0.29      46.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  192472.8      0.29      46.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  192474.1      0.29      46.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  192473.9      0.29      46.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192476.0      0.29      46.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192476.0      0.29      46.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:39  192476.3      0.28      46.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:39  192478.7      0.28      46.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  192482.4      0.28      46.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192492.0      0.28      46.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192495.2      0.28      46.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192495.2      0.28      46.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192495.2      0.28      46.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  192499.1      0.28      46.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  192499.7      0.28      45.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:39  192507.7      0.28      45.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  192510.0      0.28      45.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  192515.6      0.28      45.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  192518.8      0.28      45.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:40  192523.9      0.28      45.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:40  192522.8      0.28      45.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:40  192522.8      0.28      45.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  192531.9      0.28      44.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  192531.6      0.28      44.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:40  192536.6      0.28      44.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:40  192541.4      0.28      44.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  192541.4      0.28      44.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:40  192546.5      0.28      44.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  192546.5      0.28      44.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  192546.5      0.28      44.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  192546.5      0.28      44.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192546.0      0.28      44.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192552.9      0.28      43.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  192553.4      0.28      43.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192553.4      0.28      43.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192555.8      0.27      43.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192561.4      0.27      43.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192574.7      0.27      43.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  192580.8      0.27      43.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192581.9      0.27      43.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192584.3      0.27      43.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:41  192594.6      0.27      42.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192600.8      0.27      42.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192617.8      0.27      42.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192619.1      0.27      42.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192629.2      0.27      42.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192629.2      0.27      42.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192636.7      0.27      42.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  192644.4      0.27      42.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192648.4      0.27      41.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192656.9      0.27      41.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  192667.0      0.27      41.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  192676.0      0.27      41.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:43  192678.2      0.27      41.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:43  192678.2      0.27      41.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  192678.2      0.27      41.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  192680.6      0.27      41.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  192690.4      0.27      40.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  192689.9      0.26      40.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  192695.7      0.26      40.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  192708.8      0.26      40.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  192708.8      0.26      40.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:43  192713.3      0.26      40.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:44  192713.3      0.26      40.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:44  192718.1      0.26      39.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  192718.6      0.26      39.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:44  192724.2      0.26      39.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:44  192730.6      0.26      39.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:44  192730.6      0.26      39.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  192733.0      0.26      39.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:44  192740.1      0.26      39.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  192740.1      0.26      39.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  192740.4      0.26      39.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:44  192742.3      0.26      39.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:44  192755.0      0.26      38.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  192757.4      0.25      38.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  192758.2      0.25      38.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  192759.0      0.25      38.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:45  192759.0      0.25      38.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  192770.5      0.25      38.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:45  192773.7      0.25      38.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:45  192774.2      0.25      38.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:45  192783.2      0.25      38.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192784.3      0.25      38.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192788.6      0.25      38.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192795.7      0.25      38.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:46  192805.3      0.25      37.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  192816.5      0.25      37.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192827.4      0.25      37.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  192834.0      0.25      37.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192834.0      0.25      37.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192833.2      0.25      37.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192835.1      0.25      37.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:46  192835.1      0.25      37.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:47  192847.1      0.25      36.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:47  192855.1      0.25      36.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:47  192872.6      0.25      36.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  192872.6      0.25      36.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  192873.4      0.25      36.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:47  192882.2      0.25      36.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:47  192887.8      0.25      36.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:47  192894.7      0.25      36.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  192897.9      0.24      35.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  192897.9      0.24      35.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:48  192906.1      0.24      35.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:48  192909.0      0.24      35.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  192910.6      0.24      35.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:48  192913.3      0.24      35.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:48  192929.0      0.24      35.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  192929.0      0.24      35.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:49  192930.9      0.24      35.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:49  192931.4      0.24      35.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:49  192932.2      0.24      35.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:49  192936.4      0.24      35.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:49  192936.4      0.24      35.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:49  192937.2      0.24      35.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  192938.0      0.24      35.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:49  192940.2      0.24      35.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:49  192940.2      0.24      35.0       0.0                          
    0:02:50  192940.2      0.24      35.0       0.0                          
    0:02:55  192236.3      0.24      34.9       0.0                          
    0:02:56  191966.9      0.24      34.9       0.0                          
    0:02:58  191683.9      0.24      34.9       0.0                          
    0:02:59  191480.1      0.24      35.0       0.0                          
    0:02:59  191276.3      0.24      35.1       0.0                          
    0:03:00  191083.8      0.24      35.1       0.0                          
    0:03:01  190891.2      0.24      35.1       0.0                          
    0:03:01  190698.6      0.24      35.1       0.0                          
    0:03:02  190506.0      0.24      35.1       0.0                          
    0:03:03  190314.0      0.24      35.1       0.0                          
    0:03:03  190121.9      0.24      35.1       0.0                          
    0:03:05  189866.0      0.24      35.1       0.0                          
    0:03:06  189695.2      0.24      35.1       0.0                          
    0:03:06  189560.6      0.24      35.1       0.0                          
    0:03:07  189475.5      0.24      35.1       0.0                          
    0:03:08  189358.5      0.24      35.1       0.0                          
    0:03:08  189358.5      0.24      35.1       0.0                          
    0:03:09  189358.5      0.24      35.1       0.0                          
    0:03:10  189199.1      0.24      35.5       0.0                          
    0:03:10  189198.3      0.24      35.5       0.0                          
    0:03:10  189198.3      0.24      35.5       0.0                          
    0:03:10  189198.3      0.24      35.5       0.0                          
    0:03:10  189198.3      0.24      35.5       0.0                          
    0:03:10  189198.3      0.24      35.5       0.0                          
    0:03:10  189198.3      0.24      35.5       0.0                          
    0:03:11  189204.5      0.24      35.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:11  189214.6      0.24      35.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  189226.0      0.24      34.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  189248.1      0.24      34.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  189250.8      0.24      34.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  189252.6      0.24      34.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:11  189259.3      0.23      34.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:11  189259.3      0.23      34.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  189260.1      0.23      34.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  189262.2      0.23      34.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:11  189262.7      0.23      34.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189265.1      0.23      33.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189265.6      0.23      33.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189265.6      0.23      33.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189265.9      0.23      33.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189266.4      0.23      33.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189269.1      0.23      33.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189281.3      0.23      33.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189283.7      0.23      33.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189286.4      0.23      33.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189297.3      0.23      33.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  189300.0      0.23      33.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:12  189314.3      0.23      33.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:13  189324.2      0.23      32.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:13  189335.1      0.23      32.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189343.3      0.23      32.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:13  189343.9      0.23      32.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189358.2      0.23      32.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189364.3      0.23      32.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  189369.4      0.23      31.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:13  189370.7      0.23      31.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:13  189372.3      0.23      31.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:13  189372.8      0.23      31.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189372.6      0.23      31.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189372.6      0.23      31.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189373.9      0.23      31.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189387.7      0.22      31.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189388.5      0.22      31.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  189388.5      0.22      31.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189394.7      0.22      31.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189394.7      0.22      31.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:14  189394.7      0.22      31.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:15  189414.6      0.22      31.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:15  189414.6      0.22      31.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  189431.4      0.22      30.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  189433.5      0.22      30.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:15  189442.8      0.22      30.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:15  189443.6      0.22      30.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:15  189443.6      0.22      30.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:15  189452.9      0.22      30.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  189474.2      0.22      30.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  189481.9      0.22      30.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:16  189490.4      0.22      30.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:16  189490.4      0.22      30.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:16  189506.6      0.22      29.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  189519.9      0.22      29.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  189525.8      0.22      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:16  189527.7      0.22      29.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189527.7      0.22      29.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189529.5      0.22      29.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189551.3      0.22      28.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:17  189562.2      0.22      28.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189563.6      0.22      28.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189571.0      0.22      28.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189574.5      0.22      28.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189574.5      0.22      28.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:17  189574.5      0.22      28.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:17  189575.0      0.21      28.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189575.0      0.21      28.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189575.0      0.21      28.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189577.1      0.21      28.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189577.1      0.21      28.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189579.0      0.21      28.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189579.5      0.21      28.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189579.5      0.21      28.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189580.3      0.21      28.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189582.5      0.21      28.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:18  189585.9      0.21      28.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:19  189592.3      0.21      28.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  189595.2      0.21      28.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:19  189595.2      0.21      28.0       0.0                          
    0:03:19  189516.2      0.21      28.0       0.0                          
    0:03:22  189413.5      0.21      28.0       0.0                          
    0:03:22  189323.4      0.21      27.9       0.0                          
    0:03:23  189260.6      0.21      27.9       0.0                          
    0:03:23  189206.6      0.21      27.9       0.0                          
    0:03:23  189165.6      0.21      27.9       0.0                          
    0:03:23  189101.3      0.21      27.9       0.0                          
    0:03:24  189041.1      0.21      27.9       0.0                          
    0:03:24  188979.7      0.21      27.9       0.0                          
    0:03:24  188917.5      0.21      27.8       0.0                          
    0:03:24  188856.8      0.21      27.8       0.0                          
    0:03:25  188794.8      0.21      27.8       0.0                          
    0:03:25  188731.8      0.21      27.7       0.0                          
    0:03:25  188600.9      0.21      27.7       0.0                          
    0:03:26  188448.5      0.21      27.7       0.0                          
    0:03:26  188295.3      0.21      27.7       0.0                          
    0:03:27  188142.9      0.21      27.7       0.0                          
    0:03:27  187990.4      0.21      27.7       0.0                          
    0:03:27  187837.2      0.21      27.7       0.0                          
    0:03:28  187684.8      0.21      27.7       0.0                          
    0:03:28  187532.4      0.21      27.7       0.0                          
    0:03:28  187382.4      0.21      27.7       0.0                          
    0:03:29  187252.3      0.21      27.7       0.0                          
    0:03:29  187118.2      0.21      27.7       0.0                          
    0:03:30  186986.6      0.21      27.7       0.0                          
    0:03:30  186854.9      0.21      27.7       0.0                          
    0:03:31  186760.7      0.21      27.8       0.0                          
    0:03:31  186640.2      0.21      27.8       0.0                          
    0:03:31  186620.0      0.21      27.8       0.0                          
    0:03:32  186562.6      0.21      27.8       0.0                          
    0:03:32  186463.6      0.21      27.8       0.0                          
    0:03:33  186384.6      0.21      27.8       0.0                          
    0:03:34  186367.3      0.21      27.8       0.0                          
    0:03:34  186360.9      0.21      27.7       0.0                          
    0:03:34  186360.1      0.21      27.7       0.0                          
    0:03:34  186359.1      0.21      27.7       0.0                          
    0:03:35  186355.6      0.21      27.7       0.0                          
    0:03:35  186354.0      0.21      27.6       0.0                          
    0:03:37  186353.2      0.21      27.6       0.0                          
    0:03:37  186335.9      0.22      27.8       0.0                          
    0:03:38  186335.9      0.22      27.8       0.0                          
    0:03:38  186335.9      0.22      27.8       0.0                          
    0:03:38  186335.9      0.22      27.8       0.0                          
    0:03:38  186335.9      0.22      27.8       0.0                          
    0:03:38  186335.9      0.22      27.8       0.0                          
    0:03:38  186339.1      0.21      27.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:38  186339.9      0.21      27.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186339.9      0.21      27.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186339.9      0.21      27.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186342.6      0.21      27.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:39  186355.9      0.21      27.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186363.1      0.21      27.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186362.8      0.21      27.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:39  186381.1      0.21      27.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186396.3      0.21      26.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186405.9      0.21      26.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186405.9      0.21      26.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186406.4      0.21      26.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186411.2      0.21      26.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:40  186412.5      0.21      26.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186432.5      0.20      26.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  186432.5      0.20      26.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186438.6      0.20      26.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186439.1      0.20      26.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:40  186439.1      0.20      26.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186439.4      0.20      26.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186440.2      0.20      26.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186441.3      0.20      26.0       0.0                          
    0:03:41  186450.8      0.20      25.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186453.0      0.20      25.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186453.8      0.20      25.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:41  186455.6      0.20      25.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186456.4      0.20      25.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186457.2      0.20      25.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186459.1      0.20      25.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186460.1      0.20      25.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186462.5      0.20      25.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186463.6      0.20      25.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186473.7      0.20      25.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186480.4      0.20      25.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186480.4      0.20      25.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186483.8      0.20      25.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:42  186500.3      0.20      25.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  186500.6      0.20      25.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:43  186501.9      0.20      25.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:43  186502.7      0.20      25.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:43  186502.7      0.20      25.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:43  186502.7      0.20      25.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  186516.5      0.20      24.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  186520.0      0.20      24.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:43  186519.2      0.20      24.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186520.0      0.20      24.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186524.3      0.20      24.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186524.3      0.20      24.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186524.3      0.19      24.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  186524.3      0.19      24.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186524.3      0.19      24.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186529.8      0.19      24.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:44  186534.6      0.19      24.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  186534.6      0.19      24.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:45  186538.3      0.19      24.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  186546.1      0.19      24.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  186547.4      0.19      24.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:45  186547.9      0.19      24.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:45  186548.5      0.19      24.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186548.5      0.19      24.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186550.3      0.19      24.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186561.5      0.19      24.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  186574.0      0.19      24.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186578.8      0.19      24.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186579.0      0.19      24.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186579.6      0.19      24.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:46  186580.9      0.19      23.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186581.4      0.19      23.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  186584.6      0.19      23.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186585.4      0.19      23.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186587.8      0.19      23.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186589.2      0.19      23.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186595.8      0.19      23.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  186602.7      0.19      23.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:47  186610.7      0.19      23.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186619.2      0.18      23.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:47  186630.1      0.18      23.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186637.3      0.18      23.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186643.2      0.18      23.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186655.1      0.18      23.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186662.3      0.18      22.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:48  186667.6      0.18      22.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186678.3      0.18      22.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186686.0      0.18      22.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186692.4      0.18      22.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:48  186698.5      0.17      22.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186707.8      0.17      22.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186714.2      0.17      22.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:48  186723.8      0.17      22.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186728.8      0.17      22.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:48  186739.2      0.17      21.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186747.2      0.17      21.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186753.8      0.17      21.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186759.7      0.17      21.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186760.5      0.17      21.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186767.1      0.17      21.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:49  186780.1      0.17      21.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186786.0      0.17      21.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186796.6      0.16      21.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:49  186805.1      0.16      20.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:49  186811.8      0.16      20.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186813.4      0.16      20.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186820.0      0.16      20.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:49  186827.2      0.16      20.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186835.5      0.16      20.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186844.2      0.16      20.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186851.7      0.16      20.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  186857.5      0.16      20.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186862.9      0.16      19.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186872.2      0.16      19.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186879.6      0.16      19.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186887.3      0.16      19.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186900.1      0.15      19.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  186905.4      0.15      19.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186911.8      0.15      19.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  186918.5      0.15      19.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  186937.3      0.15      18.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:50  186943.2      0.15      18.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:51  186949.6      0.15      18.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:51  186958.1      0.15      18.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:51  186966.3      0.15      18.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:51  186969.8      0.15      18.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:51  186977.5      0.15      18.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:51  186986.8      0.15      18.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:51  186995.6      0.15      17.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:51  187002.8      0.15      17.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:51  187010.2      0.15      17.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:51  187016.1      0.14      17.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:51  187020.1      0.14      17.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:51  187030.2      0.14      17.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:51  187036.0      0.14      17.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:51  187042.4      0.14      17.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:52  187046.1      0.14      17.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187048.8      0.14      17.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:52  187054.7      0.14      17.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187062.4      0.14      17.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187064.2      0.14      17.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187070.1      0.14      16.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187070.1      0.14      16.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187071.7      0.14      16.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187074.1      0.14      16.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187081.3      0.14      16.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:52  187085.2      0.14      16.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Vec_x_Mem/Mem/reset': 2003 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:33:11 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83850.116620
Buf/Inv area:                     3720.807988
Noncombinational area:          103235.128422
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187085.245042
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:33:20 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.6927 mW   (93%)
  Net Switching Power  =   2.8748 mW    (7%)
                         ---------
Total Dynamic Power    =  41.5675 mW  (100%)

Cell Leakage Power     =   3.9062 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7477e+04          413.8712        1.7437e+06        3.9634e+04  (  87.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2147e+03        2.4609e+03        2.1625e+06        5.8382e+03  (  12.84%)
--------------------------------------------------------------------------------------------------
Total          3.8692e+04 uW     2.8747e+03 uW     3.9062e+06 nW     4.5473e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:33:21 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE20_LOGSIZE5_22)
                                                          0.00       0.21 f
  path/genblk1[9].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE20_22)
                                                          0.00       0.21 f
  path/genblk1[9].path/path/in0[1] (mac_b20_g1_11)        0.00       0.21 f
  path/genblk1[9].path/path/mult_21/a[1] (mac_b20_g1_11_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[9].path/path/mult_21/U1202/ZN (INV_X1)     0.04       0.26 r
  path/genblk1[9].path/path/mult_21/U1128/Z (XOR2_X1)     0.07       0.33 r
  path/genblk1[9].path/path/mult_21/U838/ZN (AND2_X2)     0.05       0.38 r
  path/genblk1[9].path/path/mult_21/U1031/ZN (INV_X1)     0.02       0.40 f
  path/genblk1[9].path/path/mult_21/U1244/ZN (OAI22_X1)
                                                          0.05       0.45 r
  path/genblk1[9].path/path/mult_21/U273/S (HA_X1)        0.05       0.50 f
  path/genblk1[9].path/path/mult_21/U1060/ZN (NAND2_X1)
                                                          0.04       0.54 r
  path/genblk1[9].path/path/mult_21/U1061/ZN (NAND3_X1)
                                                          0.04       0.58 f
  path/genblk1[9].path/path/mult_21/U1028/ZN (NAND2_X1)
                                                          0.04       0.62 r
  path/genblk1[9].path/path/mult_21/U1029/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[9].path/path/mult_21/U964/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[9].path/path/mult_21/U859/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[9].path/path/mult_21/U970/ZN (NAND2_X1)
                                                          0.04       0.77 r
  path/genblk1[9].path/path/mult_21/U973/ZN (NAND3_X1)
                                                          0.04       0.81 f
  path/genblk1[9].path/path/mult_21/U796/ZN (NAND2_X1)
                                                          0.04       0.85 r
  path/genblk1[9].path/path/mult_21/U797/ZN (NAND3_X1)
                                                          0.03       0.88 f
  path/genblk1[9].path/path/mult_21/U1174/ZN (NAND2_X1)
                                                          0.03       0.91 r
  path/genblk1[9].path/path/mult_21/U1176/ZN (NAND3_X1)
                                                          0.03       0.94 f
  path/genblk1[9].path/path/mult_21/U93/CO (FA_X1)        0.10       1.04 f
  path/genblk1[9].path/path/mult_21/U904/ZN (NAND2_X1)
                                                          0.04       1.07 r
  path/genblk1[9].path/path/mult_21/U906/ZN (NAND3_X1)
                                                          0.04       1.11 f
  path/genblk1[9].path/path/mult_21/U985/ZN (NAND2_X1)
                                                          0.04       1.15 r
  path/genblk1[9].path/path/mult_21/U875/ZN (NAND3_X1)
                                                          0.04       1.19 f
  path/genblk1[9].path/path/mult_21/U939/ZN (NAND2_X1)
                                                          0.04       1.22 r
  path/genblk1[9].path/path/mult_21/U877/ZN (NAND3_X1)
                                                          0.04       1.26 f
  path/genblk1[9].path/path/mult_21/U854/ZN (NAND2_X1)
                                                          0.04       1.30 r
  path/genblk1[9].path/path/mult_21/U894/ZN (NAND3_X1)
                                                          0.04       1.34 f
  path/genblk1[9].path/path/mult_21/U800/ZN (NAND2_X1)
                                                          0.03       1.37 r
  path/genblk1[9].path/path/mult_21/U861/ZN (NAND3_X1)
                                                          0.03       1.41 f
  path/genblk1[9].path/path/mult_21/U1142/ZN (NAND2_X1)
                                                          0.03       1.44 r
  path/genblk1[9].path/path/mult_21/U953/ZN (NAND3_X1)
                                                          0.04       1.48 f
  path/genblk1[9].path/path/mult_21/U1009/ZN (NAND2_X1)
                                                          0.03       1.51 r
  path/genblk1[9].path/path/mult_21/U1012/ZN (NAND3_X1)
                                                          0.03       1.54 f
  path/genblk1[9].path/path/mult_21/U85/CO (FA_X1)        0.10       1.64 f
  path/genblk1[9].path/path/mult_21/U1179/ZN (NAND2_X1)
                                                          0.04       1.68 r
  path/genblk1[9].path/path/mult_21/U1170/ZN (NAND3_X1)
                                                          0.04       1.72 f
  path/genblk1[9].path/path/mult_21/U1197/ZN (NAND2_X1)
                                                          0.04       1.75 r
  path/genblk1[9].path/path/mult_21/U951/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[9].path/path/mult_21/U801/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[9].path/path/mult_21/U890/ZN (NAND3_X1)
                                                          0.03       1.86 f
  path/genblk1[9].path/path/mult_21/U909/ZN (NAND2_X1)
                                                          0.03       1.90 r
  path/genblk1[9].path/path/mult_21/U874/ZN (NAND3_X1)
                                                          0.04       1.93 f
  path/genblk1[9].path/path/mult_21/U1148/ZN (NAND2_X1)
                                                          0.04       1.97 r
  path/genblk1[9].path/path/mult_21/U1151/ZN (NAND3_X1)
                                                          0.04       2.01 f
  path/genblk1[9].path/path/mult_21/U1132/ZN (NAND2_X1)
                                                          0.04       2.04 r
  path/genblk1[9].path/path/mult_21/U900/ZN (NAND3_X1)
                                                          0.04       2.08 f
  path/genblk1[9].path/path/mult_21/U978/ZN (NAND2_X1)
                                                          0.04       2.11 r
  path/genblk1[9].path/path/mult_21/U975/ZN (NAND3_X1)
                                                          0.04       2.16 f
  path/genblk1[9].path/path/mult_21/U804/ZN (NAND2_X1)
                                                          0.04       2.19 r
  path/genblk1[9].path/path/mult_21/U949/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[9].path/path/mult_21/U802/ZN (NAND2_X1)
                                                          0.03       2.27 r
  path/genblk1[9].path/path/mult_21/U1006/ZN (NAND3_X1)
                                                          0.03       2.30 f
  path/genblk1[9].path/path/mult_21/U934/ZN (NAND2_X1)
                                                          0.03       2.33 r
  path/genblk1[9].path/path/mult_21/U936/ZN (NAND3_X1)
                                                          0.04       2.37 f
  path/genblk1[9].path/path/mult_21/U1048/ZN (NAND2_X1)
                                                          0.03       2.40 r
  path/genblk1[9].path/path/mult_21/U1050/ZN (NAND3_X1)
                                                          0.03       2.43 f
  path/genblk1[9].path/path/mult_21/U73/CO (FA_X1)        0.10       2.53 f
  path/genblk1[9].path/path/mult_21/U1036/ZN (NAND2_X1)
                                                          0.04       2.57 r
  path/genblk1[9].path/path/mult_21/U956/ZN (NAND3_X1)
                                                          0.04       2.61 f
  path/genblk1[9].path/path/mult_21/U1043/ZN (NAND2_X1)
                                                          0.04       2.65 r
  path/genblk1[9].path/path/mult_21/U957/ZN (NAND3_X1)
                                                          0.04       2.68 f
  path/genblk1[9].path/path/mult_21/U1161/ZN (NAND2_X1)
                                                          0.04       2.72 r
  path/genblk1[9].path/path/mult_21/U928/ZN (NAND3_X1)
                                                          0.04       2.76 f
  path/genblk1[9].path/path/mult_21/U1168/ZN (NAND2_X1)
                                                          0.04       2.79 r
  path/genblk1[9].path/path/mult_21/U1169/ZN (NAND3_X1)
                                                          0.04       2.83 f
  path/genblk1[9].path/path/mult_21/U1136/ZN (NAND2_X1)
                                                          0.03       2.86 r
  path/genblk1[9].path/path/mult_21/U860/ZN (NAND3_X1)
                                                          0.04       2.90 f
  path/genblk1[9].path/path/mult_21/U946/ZN (NAND2_X1)
                                                          0.04       2.94 r
  path/genblk1[9].path/path/mult_21/U948/ZN (NAND3_X1)
                                                          0.04       2.97 f
  path/genblk1[9].path/path/mult_21/U1184/ZN (NAND2_X1)
                                                          0.04       3.01 r
  path/genblk1[9].path/path/mult_21/U1186/ZN (NAND3_X1)
                                                          0.04       3.05 f
  path/genblk1[9].path/path/mult_21/U1190/ZN (NAND2_X1)
                                                          0.04       3.08 r
  path/genblk1[9].path/path/mult_21/U1191/ZN (NAND3_X1)
                                                          0.04       3.12 f
  path/genblk1[9].path/path/mult_21/U1193/ZN (NAND2_X1)
                                                          0.03       3.15 r
  path/genblk1[9].path/path/mult_21/U1101/ZN (AND3_X1)
                                                          0.05       3.20 r
  path/genblk1[9].path/path/mult_21/product[39] (mac_b20_g1_11_DW_mult_tc_0)
                                                          0.00       3.20 r
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       3.21 r
  data arrival time                                                  3.21

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       3.10 r
  library setup time                                     -0.03       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
