#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 18:58:33 2025
# Process ID: 3580108
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3580342
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.137 ; gain = 241.801 ; free physical = 90290 ; free virtual = 200730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.562; parent = 2372.347; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.219; parent = 3039.141; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3121.105 ; gain = 323.770 ; free physical = 90254 ; free virtual = 200695
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.562; parent = 2372.347; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.188; parent = 3121.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.918 ; gain = 341.582 ; free physical = 90216 ; free virtual = 200657
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.562; parent = 2372.347; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.000; parent = 3138.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.918 ; gain = 341.582 ; free physical = 90200 ; free virtual = 200641
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.562; parent = 2372.347; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.000; parent = 3138.922; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3138.918 ; gain = 0.000 ; free physical = 90188 ; free virtual = 200629
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.637 ; gain = 0.000 ; free physical = 89913 ; free virtual = 200355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3303.637 ; gain = 0.000 ; free physical = 89905 ; free virtual = 200348
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.637 ; gain = 506.301 ; free physical = 89687 ; free virtual = 200128
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.147; parent = 2387.933; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.703; parent = 3271.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.637 ; gain = 506.301 ; free physical = 89682 ; free virtual = 200123
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.147; parent = 2387.933; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.703; parent = 3271.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.637 ; gain = 506.301 ; free physical = 89683 ; free virtual = 200124
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.147; parent = 2387.933; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.703; parent = 3271.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3303.637 ; gain = 506.301 ; free physical = 89659 ; free virtual = 200101
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.147; parent = 2387.933; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.703; parent = 3271.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 99    
+---Registers : 
	               24 Bit    Registers := 102   
	               17 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3303.637 ; gain = 506.301 ; free physical = 88482 ; free virtual = 199095
Synthesis current peak Physical Memory [PSS] (MB): peak = 2647.744; parent = 2393.566; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.703; parent = 3271.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3711.871 ; gain = 914.535 ; free physical = 87662 ; free virtual = 198150
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.305; parent = 2993.125; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.953; parent = 3711.875; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3739.012 ; gain = 941.676 ; free physical = 87371 ; free virtual = 197859
Synthesis current peak Physical Memory [PSS] (MB): peak = 3271.637; parent = 3017.457; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.094; parent = 3739.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 87083 ; free virtual = 197572
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.164; parent = 3037.984; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86789 ; free virtual = 197279
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.633; parent = 3038.453; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86782 ; free virtual = 197271
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.688; parent = 3038.508; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86742 ; free virtual = 197232
Synthesis current peak Physical Memory [PSS] (MB): peak = 3294.691; parent = 3040.512; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86742 ; free virtual = 197232
Synthesis current peak Physical Memory [PSS] (MB): peak = 3294.754; parent = 3040.574; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86744 ; free virtual = 197234
Synthesis current peak Physical Memory [PSS] (MB): peak = 3295.477; parent = 3041.297; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86738 ; free virtual = 197227
Synthesis current peak Physical Memory [PSS] (MB): peak = 3295.477; parent = 3041.297; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[3][18] | 4      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|dotprod     | vld_layer8_reg    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1797|
|3     |LUT2   |  8395|
|4     |LUT3   |   600|
|5     |LUT4   |  3000|
|6     |LUT5   |   400|
|7     |LUT6   |  7200|
|8     |SRL16E |    20|
|9     |FDRE   |  3605|
|10    |IBUF   |  3203|
|11    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3931.207 ; gain = 1133.871 ; free physical = 86730 ; free virtual = 197219
Synthesis current peak Physical Memory [PSS] (MB): peak = 3295.477; parent = 3041.297; children = 254.215
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4904.289; parent = 3931.211; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3931.207 ; gain = 969.152 ; free physical = 86696 ; free virtual = 197185
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3931.215 ; gain = 1133.871 ; free physical = 86664 ; free virtual = 197154
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3931.215 ; gain = 0.000 ; free physical = 86626 ; free virtual = 197116
INFO: [Netlist 29-17] Analyzing 5001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3955.219 ; gain = 0.000 ; free physical = 86367 ; free virtual = 196857
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3203 instances

Synth Design complete, checksum: 793b0e7b
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 3955.219 ; gain = 2250.703 ; free physical = 86374 ; free virtual = 196864
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4638.410 ; gain = 683.191 ; free physical = 84708 ; free virtual = 195199
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:59:54 2025...
