<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: memory_dff.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/d92/memory__dff_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">memory_dff.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &lt;sstream&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for memory_dff.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d9e/memory__dff_8cc__incl.png" border="0" usemap="#memory__dff_8cc" alt=""/></div>
<map name="memory__dff_8cc" id="memory__dff_8cc">
<area shape="rect" id="node2" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="825,80,940,107"/><area shape="rect" id="node21" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1557,229,1645,256"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="831,155,935,181"/><area shape="rect" id="node25" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="643,229,731,256"/></map>
</div>
</div>
<p><a href="../../d9/d92/memory__dff_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d77/structMemoryDffPass.html">MemoryDffPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a003c067380b6b163c1cb8d7b8f8bcb33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig)</td></tr>
<tr class="separator:a003c067380b6b163c1cb8d7b8f8bcb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920b1df63fa52e86fd36241e8de0434d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;dff_cells, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;clk, bool &amp;<a class="el" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>, bool after=false)</td></tr>
<tr class="separator:a920b1df63fa52e86fd36241e8de0434d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e5200e96dad9d69b26b0a1f1802ffc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">handle_wr_cell</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;dff_cells, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:aa2e5200e96dad9d69b26b0a1f1802ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3620b3fb63afcdfcc86d43cd4798119f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">disconnect_dff</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig)</td></tr>
<tr class="separator:a3620b3fb63afcdfcc86d43cd4798119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4b635ec3784b3677db3384c764bf85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">handle_rd_cell</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;dff_cells, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:aef4b635ec3784b3677db3384c764bf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dc741cd99335da6c6bb4ec482f7f17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17">handle_module</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, bool flag_wr_only)</td></tr>
<tr class="separator:a23dc741cd99335da6c6bb4ec482f7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ab04725ebbb8a3556e5b6a4666dc4eabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d77/structMemoryDffPass.html">MemoryDffPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d92/memory__dff_8cc.html#ab04725ebbb8a3556e5b6a4666dc4eabd">MemoryDffPass</a></td></tr>
<tr class="separator:ab04725ebbb8a3556e5b6a4666dc4eabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a3620b3fb63afcdfcc86d43cd4798119f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void disconnect_dff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d92/memory__dff_8cc_source.html#l00111">111</a> of file <a class="el" href="../../d9/d92/memory__dff_8cc_source.html">memory_dff.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(module, sig);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$memory_dff_disconnected$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(sstr.str(), sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$dff&quot;</span>) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_q = cell-&gt;getPort(<span class="stringliteral">&quot;\\Q&quot;</span>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            new_q.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(sig, new_sig);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            cell-&gt;setPort(<span class="stringliteral">&quot;\\Q&quot;</span>, new_q);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        }</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a2cb755aa8d61546cf354c72766678992"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">RTLIL::SigSpec::sort_and_unify</a></div><div class="ttdeci">void sort_and_unify()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02291">rtlil.cc:2291</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a003c067380b6b163c1cb8d7b8f8bcb33"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN void normalize_sig(RTLIL::Module *module, RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00028">memory_dff.cc:28</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_cgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_cgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_cgraph" id="d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_cgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="189,259,291,285"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="379,284,541,311"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="722,512,865,539"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992" title="RTLIL::SigSpec::sort\l_and_unify" alt="" coords="169,411,311,453"/><area shape="rect" id="node20" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="160,477,320,504"/><area shape="rect" id="node21" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="170,528,310,555"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="369,233,551,260"/><area shape="rect" id="node5" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="600,284,664,311"/><area shape="rect" id="node6" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="715,5,871,32"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="764,56,823,83"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="721,107,866,133"/><area shape="rect" id="node11" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="744,157,843,184"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="726,208,861,235"/><area shape="rect" id="node13" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="712,259,875,285"/><area shape="rect" id="node14" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="749,309,837,336"/><area shape="rect" id="node16" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="750,360,837,387"/><area shape="rect" id="node17" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="726,411,861,437"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="715,461,871,488"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="923,56,989,83"/><area shape="rect" id="node9" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1038,56,1082,83"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_icgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_icgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_icgraph" id="d9/d92/memory__dff_8cc_a3620b3fb63afcdfcc86d43cd4798119f_icgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="161,5,266,32"/><area shape="rect" id="node3" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="315,5,424,32"/><area shape="rect" id="node4" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="472,5,637,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a920b1df63fa52e86fd36241e8de0434d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool find_sig_before_dff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>dff_cells</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>clk_polarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>after</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d92/memory__dff_8cc_source.html#l00034">34</a> of file <a class="el" href="../../d9/d92/memory__dff_8cc_source.html">memory_dff.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;{</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(module, sig);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        <span class="keywordflow">if</span> (bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : dff_cells)</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keywordflow">if</span> (clk != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>)) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\CLK&quot;</span>) != clk)</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].as_bool() != <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>)</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            }</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> q_norm = cell-&gt;getPort(after ? <span class="stringliteral">&quot;\\D&quot;</span> : <span class="stringliteral">&quot;\\Q&quot;</span>);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            <a class="code" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a>(module, q_norm);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> d = q_norm.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(bit, &amp;cell-&gt;getPort(after ? <span class="stringliteral">&quot;\\Q&quot;</span> : <span class="stringliteral">&quot;\\D&quot;</span>));</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <span class="keywordflow">if</span> (d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() != 1)</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            bit = d;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            clk = cell-&gt;getPort(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <span class="keywordflow">goto</span> replaced_this_bit;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    replaced_this_bit:;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    }</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a003c067380b6b163c1cb8d7b8f8bcb33"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33">normalize_sig</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN void normalize_sig(RTLIL::Module *module, RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00028">memory_dff.cc:28</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_cgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_cgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_cgraph" id="d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_cgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="216,284,317,311"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="751,512,894,539"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="187,465,346,492"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69" title="RTLIL::SigSpec::as_bool" alt="" coords="184,528,349,555"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="398,233,581,260"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="408,284,571,311"/><area shape="rect" id="node5" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="629,284,693,311"/><area shape="rect" id="node6" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="745,5,901,32"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="793,56,852,83"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="750,107,895,133"/><area shape="rect" id="node11" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="773,157,872,184"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="755,208,890,235"/><area shape="rect" id="node13" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="741,259,904,285"/><area shape="rect" id="node14" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="779,309,867,336"/><area shape="rect" id="node16" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="779,360,866,387"/><area shape="rect" id="node17" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="755,411,890,437"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="745,461,901,488"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="953,56,1018,83"/><area shape="rect" id="node9" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1067,56,1111,83"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="424,462,555,503"/><area shape="rect" id="node22" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="455,528,523,555"/><area shape="rect" id="node23" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="414,579,565,605"/></map>
</div>
</p>

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_icgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_icgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_icgraph" id="d9/d92/memory__dff_8cc_a920b1df63fa52e86fd36241e8de0434d_icgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc" title="handle_wr_cell" alt="" coords="185,5,293,32"/><area shape="rect" id="node5" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="186,56,291,83"/><area shape="rect" id="node3" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="341,31,451,57"/><area shape="rect" id="node4" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="499,31,664,57"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a23dc741cd99335da6c6bb4ec482f7f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void handle_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flag_wr_only</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d92/memory__dff_8cc_source.html#l00167">167</a> of file <a class="el" href="../../d9/d92/memory__dff_8cc_source.html">memory_dff.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; dff_cells;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$dff&quot;</span>)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            dff_cells.push_back(cell);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a>())</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$memwr&quot;</span> &amp;&amp; !cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>].as_bool())</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">handle_wr_cell</a>(module, dff_cells, cell);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">if</span> (!flag_wr_only)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a>())</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$memrd&quot;</span> &amp;&amp; !cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>].as_bool())</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                <a class="code" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">handle_rd_cell</a>(module, dff_cells, cell);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div>
<div class="ttc" id="memory__dff_8cc_html_aa2e5200e96dad9d69b26b0a1f1802ffc"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc">handle_wr_cell</a></div><div class="ttdeci">void handle_wr_cell(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00072">memory_dff.cc:72</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_aef4b635ec3784b3677db3384c764bf85"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85">handle_rd_cell</a></div><div class="ttdeci">void handle_rd_cell(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00129">memory_dff.cc:129</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a7d20a1ce90d981def4395359a06e420c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">RTLIL::Module::selected_cells</a></div><div class="ttdeci">std::vector&lt; RTLIL::Cell * &gt; selected_cells() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01103">rtlil.cc:1103</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_cgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_cgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_cgraph" id="d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="565,5,705,32"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c" title="RTLIL::Module::selected\l_cells" alt="" coords="163,621,325,662"/><area shape="rect" id="node4" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc" title="handle_wr_cell" alt="" coords="190,569,298,596"/><area shape="rect" id="node31" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="191,519,297,545"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="419,589,458,616"/><area shape="rect" id="node12" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1118,341,1263,368"/><area shape="rect" id="node13" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="1123,797,1258,824"/><area shape="rect" id="node14" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="373,443,504,469"/><area shape="rect" id="node21" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="1123,899,1258,925"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="611,627,658,653"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1321,721,1386,748"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="823,595,891,621"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="806,696,909,723"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1161,696,1220,723"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1435,721,1479,748"/><area shape="rect" id="node15" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="584,376,685,403"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="1119,224,1262,251"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="555,443,714,469"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69" title="RTLIL::SigSpec::as_bool" alt="" coords="552,544,717,571"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="766,376,949,403"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="776,325,939,352"/><area shape="rect" id="node18" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="997,544,1061,571"/><area shape="rect" id="node19" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="1113,595,1269,621"/><area shape="rect" id="node20" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="1141,645,1240,672"/><area shape="rect" id="node22" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="1109,392,1272,419"/><area shape="rect" id="node23" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="1147,443,1235,469"/><area shape="rect" id="node25" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="1147,493,1234,520"/><area shape="rect" id="node26" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="1113,544,1269,571"/><area shape="rect" id="node28" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="792,427,923,469"/><area shape="rect" id="node30" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="782,544,933,571"/><area shape="rect" id="node32" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="385,173,492,200"/><area shape="rect" id="node33" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992" title="RTLIL::SigSpec::sort\l_and_unify" alt="" coords="563,57,706,98"/><area shape="rect" id="node34" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="555,123,715,149"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_icgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_icgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_icgraph" id="d9/d92/memory__dff_8cc_a23dc741cd99335da6c6bb4ec482f7f17_icgraph">
<area shape="rect" id="node2" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="163,5,328,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aef4b635ec3784b3677db3384c764bf85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void handle_rd_cell </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>dff_cells</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d92/memory__dff_8cc_source.html#l00129">129</a> of file <a class="el" href="../../d9/d92/memory__dff_8cc_source.html">memory_dff.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Checking cell `%s&#39; in module `%s&#39;: &quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = 0;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_data = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_data, clk_data, clk_polarity, <span class="keyword">true</span>) &amp;&amp;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            clk_data != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>))</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">disconnect_dff</a>(module, sig_data);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk_data);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>, sig_data);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\TRANSPARENT&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;merged data $dff to cell.\n&quot;</span>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_addr = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_addr, clk_addr, clk_polarity) &amp;&amp;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            clk_addr != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>))</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    {</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk_addr);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>, sig_addr);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\TRANSPARENT&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;merged address $dff to cell.\n&quot;</span>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff found.\n&quot;</span>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a3620b3fb63afcdfcc86d43cd4798119f"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f">disconnect_dff</a></div><div class="ttdeci">void disconnect_dff(RTLIL::Module *module, RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00111">memory_dff.cc:111</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a920b1df63fa52e86fd36241e8de0434d"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a></div><div class="ttdeci">bool find_sig_before_dff(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::SigSpec &amp;sig, RTLIL::SigSpec &amp;clk, bool &amp;clk_polarity, bool after=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00034">memory_dff.cc:34</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_cgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_cgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_cgraph" id="d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="206,81,245,108"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="905,139,1050,165"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="910,196,1045,223"/><area shape="rect" id="node11" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="160,393,291,420"/><area shape="rect" id="node18" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="910,259,1045,285"/><area shape="rect" id="node28" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="172,604,279,631"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="398,81,445,108"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1107,5,1173,32"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="610,233,678,260"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="593,81,695,108"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="948,31,1007,57"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1222,5,1266,32"/><area shape="rect" id="node12" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="371,452,472,479"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="906,613,1049,640"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="342,393,501,420"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69" title="RTLIL::SigSpec::as_bool" alt="" coords="339,335,504,361"/><area shape="rect" id="node13" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="553,452,735,479"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="563,503,725,529"/><area shape="rect" id="node15" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="784,411,848,437"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="899,563,1055,589"/><area shape="rect" id="node17" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="928,309,1027,336"/><area shape="rect" id="node19" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="896,360,1059,387"/><area shape="rect" id="node20" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="933,411,1021,437"/><area shape="rect" id="node22" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="934,461,1021,488"/><area shape="rect" id="node23" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="899,512,1055,539"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="579,386,709,427"/><area shape="rect" id="node27" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="569,335,719,361"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992" title="RTLIL::SigSpec::sort\l_and_unify" alt="" coords="350,757,493,798"/><area shape="rect" id="node30" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="341,604,501,631"/><area shape="rect" id="node31" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="351,655,491,681"/></map>
</div>
</p>

<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_icgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_icgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_icgraph" id="d9/d92/memory__dff_8cc_aef4b635ec3784b3677db3384c764bf85_icgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="160,5,269,32"/><area shape="rect" id="node3" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="317,5,483,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa2e5200e96dad9d69b26b0a1f1802ffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void handle_wr_cell </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>dff_cells</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d92/memory__dff_8cc_source.html#l00072">72</a> of file <a class="el" href="../../d9/d92/memory__dff_8cc_source.html">memory_dff.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Checking cell `%s&#39; in module `%s&#39;: &quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = 0;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_addr, clk, clk_polarity)) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff for address input found.\n&quot;</span>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_data, clk, clk_polarity)) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff for data input found.\n&quot;</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a>(module, dff_cells, sig_en, clk, clk_polarity)) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff for enable input found.\n&quot;</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> (clk != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>)) {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>, sig_addr);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>, sig_data);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>, sig_en);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;merged $dff to cell.\n&quot;</span>);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;no (compatible) $dff found.\n&quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="memory__dff_8cc_html_a920b1df63fa52e86fd36241e8de0434d"><div class="ttname"><a href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d">find_sig_before_dff</a></div><div class="ttdeci">bool find_sig_before_dff(RTLIL::Module *module, std::vector&lt; RTLIL::Cell * &gt; &amp;dff_cells, RTLIL::SigSpec &amp;sig, RTLIL::SigSpec &amp;clk, bool &amp;clk_polarity, bool after=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d92/memory__dff_8cc_source.html#l00034">memory_dff.cc:34</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_cgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_cgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_cgraph" id="d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="209,93,247,120"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="907,144,1053,171"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="913,195,1047,221"/><area shape="rect" id="node11" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="163,372,293,399"/><area shape="rect" id="node18" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="913,600,1047,627"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="401,93,447,120"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1110,43,1175,69"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="613,144,681,171"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="595,43,698,69"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="951,93,1009,120"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1225,43,1269,69"/><area shape="rect" id="node12" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="373,372,475,399"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="909,549,1051,576"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="345,503,503,529"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69" title="RTLIL::SigSpec::as_bool" alt="" coords="341,296,507,323"/><area shape="rect" id="node13" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="555,397,738,424"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="565,347,728,373"/><area shape="rect" id="node15" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="787,347,851,373"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="902,245,1058,272"/><area shape="rect" id="node17" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="931,296,1029,323"/><area shape="rect" id="node19" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="899,347,1061,373"/><area shape="rect" id="node20" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="936,397,1024,424"/><area shape="rect" id="node22" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="937,448,1023,475"/><area shape="rect" id="node23" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="902,499,1058,525"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="581,499,712,541"/><area shape="rect" id="node27" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="571,296,722,323"/></map>
</div>
</p>

<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_icgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_icgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_icgraph" id="d9/d92/memory__dff_8cc_aa2e5200e96dad9d69b26b0a1f1802ffc_icgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="163,5,272,32"/><area shape="rect" id="node3" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="320,5,485,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a003c067380b6b163c1cb8d7b8f8bcb33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> void normalize_sig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d92/memory__dff_8cc_source.html#l00028">28</a> of file <a class="el" href="../../d9/d92/memory__dff_8cc_source.html">memory_dff.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;{</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>())</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(conn.first, conn.second);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Module_html_aa093cc84407f5e461655a356b1b0f6e9"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">RTLIL::Module::connections</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigSig &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01307">rtlil.cc:1307</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_cgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_cgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_cgraph" id="d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="155,208,338,235"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="165,259,328,285"/><area shape="rect" id="node4" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="387,259,451,285"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="502,5,658,32"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="551,56,609,83"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="507,107,653,133"/><area shape="rect" id="node10" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="531,157,629,184"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="513,208,647,235"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="499,259,661,285"/><area shape="rect" id="node13" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="536,309,624,336"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="509,360,651,387"/><area shape="rect" id="node15" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="537,411,623,437"/><area shape="rect" id="node16" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="513,461,647,488"/><area shape="rect" id="node17" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="502,512,658,539"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="710,56,775,83"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="825,56,869,83"/></map>
</div>
</p>

<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_icgraph.png" border="0" usemap="#d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_icgraph" alt=""/></div>
<map name="d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_icgraph" id="d9/d92/memory__dff_8cc_a003c067380b6b163c1cb8d7b8f8bcb33_icgraph">
<area shape="rect" id="node2" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="155,5,285,32"/><area shape="rect" id="node7" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="167,56,273,83"/><area shape="rect" id="node3" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc" title="handle_wr_cell" alt="" coords="334,5,442,32"/><area shape="rect" id="node6" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="335,56,441,83"/><area shape="rect" id="node4" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="491,31,600,57"/><area shape="rect" id="node5" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="648,31,813,57"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ab04725ebbb8a3556e5b6a4666dc4eabd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d0/d77/structMemoryDffPass.html">MemoryDffPass</a>  <a class="el" href="../../d0/d77/structMemoryDffPass.html">MemoryDffPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_9cab486c2d28b37417cace1ecdf02367.html">memory</a></li><li class="navelem"><a class="el" href="../../d9/d92/memory__dff_8cc.html">memory_dff.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
