0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Saroj/Vivado/Master Project/Mast_Projt_6_RTL/Mast_Projt_6_RTL.srcs/sim_1/new/Mast_Projt_6_RTL_tb.vhd,1746402954,vhdl,,,,processor_tb,,,,,,,,
C:/Users/Saroj/Vivado/Master Project/Mast_Projt_6_RTL/Mast_Projt_6_RTL.srcs/sources_1/imports/vhdl/processor.vhd,1746402957,vhdl,,,,processor,,,,,,,,
C:/Users/Saroj/Vivado/Master Project/Mast_Projt_6_RTL/Mast_Projt_6_RTL.srcs/sources_1/imports/vhdl/processor_main_memory_2_RAM_AUTO_1R1W.vhd,1746401929,vhdl,,,,processor_main_memory_2_ram_auto_1r1w,,,,,,,,
C:/Users/Saroj/Vivado/Master Project/Mast_Projt_6_RTL/Mast_Projt_6_RTL.srcs/sources_1/imports/vhdl/processor_register_file_1_RAM_AUTO_1R1W.vhd,1746401929,vhdl,,,,processor_register_file_1_ram_auto_1r1w,,,,,,,,
