$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module sistema_y_tb $end
  $var wire 4 # A [3:0] $end
  $var wire 4 $ B [3:0] $end
  $var wire 1 - E $end
  $scope module sy1 $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 1 - E $end
   $var wire 6 . T [5:0] $end
   $scope module and1 $end
    $var wire 1 / a $end
    $var wire 1 0 b $end
    $var wire 1 1 c $end
   $upscope $end
   $scope module and2 $end
    $var wire 1 2 a $end
    $var wire 1 3 b $end
    $var wire 1 4 c $end
   $upscope $end
   $scope module and3 $end
    $var wire 1 1 a $end
    $var wire 1 4 b $end
    $var wire 1 - c $end
   $upscope $end
   $scope module xnor1 $end
    $var wire 1 % a $end
    $var wire 1 & b $end
    $var wire 1 / c $end
   $upscope $end
   $scope module xnor2 $end
    $var wire 1 ' a $end
    $var wire 1 ( b $end
    $var wire 1 0 c $end
   $upscope $end
   $scope module xnor3 $end
    $var wire 1 ) a $end
    $var wire 1 * b $end
    $var wire 1 2 c $end
   $upscope $end
   $scope module xnor4 $end
    $var wire 1 + a $end
    $var wire 1 , b $end
    $var wire 1 3 c $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
0%
0&
0'
0(
0)
0*
0+
0,
1-
b111111 .
1/
10
11
12
13
14
#5
b0001 #
b0001 $
1+
1,
#10
b0010 #
b0010 $
1)
1*
0+
0,
#15
b0011 #
b0011 $
1+
1,
#20
b0100 #
b0100 $
1'
1(
0)
0*
0+
0,
#25
b0101 #
b0101 $
1+
1,
#30
b0110 #
b0110 $
1)
1*
0+
0,
#35
b0111 #
b0100 $
0*
1+
0-
b011100 .
02
03
04
#40
b1000 #
b0111 $
1%
0'
0)
1*
0+
1,
b000000 .
0/
00
01
#45
b1001 #
b0100 $
0*
1+
0,
b000010 .
12
#50
b1010 #
b0000 $
0(
1)
0+
b000101 .
10
02
13
#55
b1011 #
b1110 $
1&
1(
1*
1+
b001010 .
1/
00
12
03
#60
b1100 #
b0001 $
0&
1'
0(
0)
0*
0+
1,
b000010 .
0/
#65
b1101 #
b1101 $
1&
1(
1+
1-
b111111 .
1/
10
11
13
14
#70
b1110 #
b1110 $
1)
1*
0+
0,
#75
b1111 #
1+
0-
b011110 .
03
04
#80
