; BTOR description generated by Yosys 0.14 (git sha1 UNKNOWN, clang 13.0.0 -fPIC -Os) for module rbFIFO.
1 sort bitvec 1
2 input 1 clock ; test.sv:14.15-14.20
3 sort bitvec 4
4 input 3 dataIn ; test.sv:15.21-15.27
5 input 3 dataOut ; test.sv:18.21-18.28
6 input 1 full ; test.sv:19.16-19.20
7 input 1 pop ; test.sv:17.15-17.18
8 input 1 push ; test.sv:16.15-16.19
9 output 5 dataOut ; test.sv:18.21-18.28
10 const 1 1
11 output 10 empty ; test.sv:20.16-20.21
12 output 6 full ; test.sv:19.16-19.20
13 const 3 0000
14 state 3 tail
15 init 3 14 13
16 sort bitvec 2
17 const 16 10
18 uext 3 17 2
19 add 3 14 18
20 output 19 test ; test.sv:21.25-21.29
21 uext 3 13 0 head ; test.sv:24.21-24.25
22 sort bitvec 32
23 const 22 00000000000000000000000000010000
24 uext 22 23 0 i ; test.sv:27.17-27.18
25 uext 3 10 3
26 add 3 14 25
27 next 3 14 26
; end of yosys output
