#Design name ("system" recommended)
set design system

#Project directory
set projdir ./parallella_riscv_rv64g/

#Device name
set partname "xc7z020clg400-1"

#Board part
set boardpart ""

#Paths to all IP blocks to use in Vivado "system.bd"

set ip_repos [list "./parallella_riscv_rv64g"]

#All source files
set hdl_files []

#All constraints files
set constraints_files []
