{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685841462152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685841462153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  3 22:17:41 2023 " "Processing started: Sat Jun  3 22:17:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685841462153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841462153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841462153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685841462556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685841462557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../hdl/processor.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_combined " "Found entity 1: fsm_combined" {  } { { "../hdl/Control_Unit/FSM/fsm_combined.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory_management.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_management " "Found entity 1: memory_management" {  } { { "../hdl/memory_management.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory_management.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../hdl/DataFlow/program_counter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "../hdl/Control_Unit/clock_gen.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478772 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/cpu.v " "Can't analyze file -- file ../hdl/cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685841478773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685841478775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841478775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_management " "Elaborating entity \"memory_management\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685841478865 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory_management.v(54) " "Verilog HDL Case Statement information at memory_management.v(54): all case item expressions in this case statement are onehot" {  } { { "../hdl/memory_management.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory_management.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685841478870 "|memory_management"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec2to4_size " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec2to4_size\"" {  } { { "../hdl/memory_management.v" "dec2to4_size" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/memory_management.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685841478909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685841479912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685841480551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685841480800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685841480800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "141 " "Implemented 141 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685841480903 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685841480903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685841480903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685841480903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685841480913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  3 22:18:00 2023 " "Processing ended: Sat Jun  3 22:18:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685841480913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685841480913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685841480913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685841480913 ""}
