Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "system.ngc"
Target Device                      : xc6slx16-csg324-3

---- Source Options
Top Module Name                    : system
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : AREA
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v\" into library work
Parsing module <system>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v\" into library work
Parsing module <lac>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 23: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 24: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 25: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 86: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 87: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 88: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 89: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 90: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 91: Parameter declaration becomes local in lac with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/lac.v" Line 92: Parameter declaration becomes local in lac with formal parameter declaration list
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v\" into library work
Parsing module <uart>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v" Line 24: Parameter declaration becomes local in uart with formal parameter declaration list
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/dp_ram.v\" into library work
Parsing module <dp_ram>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/dp_ram.v" Line 20: Parameter declaration becomes local in dp_ram with formal parameter declaration list
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_cpu.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing verilog file "system_conf.v" included at line 28.
Parsing module <lm32_cpu>.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" included at line 670.
WARNING:HDLCompiler:224 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" Line 27: Assignment to input value
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_instruction_unit.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_instruction_unit>.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" included at line 291.
WARNING:HDLCompiler:224 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" Line 27: Assignment to input value
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_decoder.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_decoder>.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" included at line 298.
WARNING:HDLCompiler:224 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" Line 27: Assignment to input value
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_simtrace.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 10.
Parsing module <lm32_simtrace>.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" included at line 63.
WARNING:HDLCompiler:224 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" Line 27: Assignment to input value
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_load_store_unit.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_load_store_unit>.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" included at line 208.
WARNING:HDLCompiler:224 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" Line 27: Assignment to input value
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_adder.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_adder>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_addsub.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 23.
Parsing module <lm32_addsub>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_logic_op.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_logic_op>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_shifter.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_shifter>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_multiplier.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_multiplier>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_mc_arithmetic.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_interrupt.v\" into library work
Parsing verilog file "system_conf.v" included at line 24.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 25.
Parsing module <lm32_interrupt>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_icache.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_icache>.
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" included at line 162.
WARNING:HDLCompiler:224 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_functions.v" Line 27: Assignment to input value
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_dcache.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 24.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_ram.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_include.v" included at line 23.
Parsing module <lm32_ram>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_bram/wb_bram.v\" into library work
Parsing module <wb_bram>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_bram/wb_bram.v" Line 25: Parameter declaration becomes local in wb_bram with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_bram/wb_bram.v" Line 26: Parameter declaration becomes local in wb_bram with formal parameter declaration list
Parsing module <wb_bram_milk>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_bram/wb_bram.v" Line 94: Parameter declaration becomes local in wb_bram_milk with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_bram/wb_bram.v" Line 95: Parameter declaration becomes local in wb_bram_milk with formal parameter declaration list
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v\" into library work
Parsing module <wb_sram16>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 53: Parameter declaration becomes local in wb_sram16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 54: Parameter declaration becomes local in wb_sram16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 55: Parameter declaration becomes local in wb_sram16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 56: Parameter declaration becomes local in wb_sram16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 57: Parameter declaration becomes local in wb_sram16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 58: Parameter declaration becomes local in wb_sram16 with formal parameter declaration list
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_uart/wb_uart.v\" into library work
Parsing module <wb_uart>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_timer/wb_timer.v\" into library work
Parsing module <wb_timer>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_gpio/wb_gpio.v\" into library work
Parsing module <wb_gpio>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_conbus/wb_conbus_top.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_conbus/wb_conbus_defines.v" included at line 48.
Parsing module <wb_conbus_top>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_conbus/wb_conbus_arb.v\" into library work
Parsing verilog file "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_conbus/wb_conbus_defines.v" included at line 48.
Parsing module <wb_conbus_arb>.
Analyzing Verilog file \"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_norflash/norflash16.v\" into library work
Parsing module <norflash16>.
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_norflash/norflash16.v" Line 112: Parameter declaration becomes local in norflash16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_norflash/norflash16.v" Line 113: Parameter declaration becomes local in norflash16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_norflash/norflash16.v" Line 114: Parameter declaration becomes local in norflash16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_norflash/norflash16.v" Line 115: Parameter declaration becomes local in norflash16 with formal parameter declaration list

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 163: Port m0_cab_i is not connected to this instance

Elaborating module <system>.

Elaborating module <wb_conbus_top(s0_addr_w=3,s0_addr=3'b100,s1_addr_w=3,s1_addr=3'b101,s27_addr_w=15,s2_addr=15'b0,s3_addr=15'b111000000000000,s4_addr=15'b111000000000001,s5_addr=15'b111000000000010,s6_addr=15'b111000000000011,s7_addr=15'b111000000000100)>.

Elaborating module <wb_conbus_arb>.

Elaborating module <lm32_cpu>.

Elaborating module <lm32_instruction_unit(associativity=1,sets=512,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=512,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=11)>.

Elaborating module <lm32_ram(data_width=20,address_width=9)>.
"/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_instruction_unit.v" Line 611. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_cpu.v" Line 726: Assignment to pc_x ignored, since the identifier is never used

Elaborating module <lm32_simtrace>.
WARNING:HDLCompiler:1499 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_simtrace.v" Line 20: Empty module <lm32_simtrace> remains a black box.

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_decoder.v" Line 559: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_shifter.v" Line 123: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lm32/lm32_cpu.v" Line 1896: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 331: Assignment to lm32i_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 332: Assignment to lm32i_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 333: Assignment to lm32i_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 345: Assignment to lm32d_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 346: Assignment to lm32d_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 347: Assignment to lm32d_bte ignored, since the identifier is never used

Elaborating module <wb_bram(adr_width=12,mem_file_name="../../firmware/insa_firmware/image.ram")>.
Reading initialization file \"../../firmware/insa_firmware/image.ram\".

Elaborating module <wb_sram16(adr_width=23,latency=5)>.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 100: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 115: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 127: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/wb_sram/wb_sram16.v" Line 150: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <norflash16(adr_width=24)>.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 484: Signal <sram_adr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 485: Signal <sram_oe_n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 486: Signal <sram_we_n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 490: Signal <sram_d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 493: Signal <mem_d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 498: Signal <flash_adr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 499: Signal <flash_oe_n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 500: Signal <flash_we_n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 504: Signal <flash_d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 507: Signal <mem_d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <wb_uart(clk_freq=100000000,baud=115200)>.

Elaborating module <uart(freq_hz=100000000,baud=115200)>.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v" Line 39: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v" Line 88: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v" Line 135: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/../../rtl/lac/uart.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <wb_timer(clk_freq=100000000)>.

Elaborating module <wb_gpio>.
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 595: Assignment to gpio0_oe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 605: Assignment to lac_rts ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 649: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 649: Assignment to lac_rxd ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 650: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 575: Net <gpio0_in[16]> does not have a driver.
WARNING:HDLCompiler:634 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 602: Net <lac_txd> does not have a driver.
WARNING:HDLCompiler:552 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" Line 175: Input port m0_cab_i is not connected on this instance
WARNING:Xst:2972 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_cpu.v" line 761. All outputs of instance <simtrace> of block <lm32_simtrace> are unconnected in block <lm32_cpu>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v".
        bootram_file = "../../firmware/insa_firmware/image.ram"
        clk_freq = 100000000
        uart_baud_rate = 115200
WARNING:Xst:2898 - Port 'm0_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm1_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_we_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_we_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_we_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_we_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm6_we_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm6_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm7_we_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:2898 - Port 'm7_cab_i', unconnected in block instance 'conmax0', is tied to GND.
WARNING:Xst:647 - Input <sw<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m2_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m3_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m4_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m5_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m6_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m7_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_adr_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_sel_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_dat_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_adr_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_sel_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m2_ack_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m2_err_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m2_rty_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m3_ack_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m3_err_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m3_rty_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m4_ack_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m4_err_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m4_rty_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m5_ack_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m5_err_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m5_rty_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m6_ack_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m6_err_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m6_rty_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m7_ack_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m7_err_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <m7_rty_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s0_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s1_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s2_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s3_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s4_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s5_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_we_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_cyc_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_stb_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s6_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_we_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_cyc_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_stb_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 175: Output port <s7_cab_o> of the instance <conmax0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 318: Output port <I_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 318: Output port <I_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 318: Output port <D_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 318: Output port <D_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 318: Output port <I_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 318: Output port <D_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/boards/digilent-nexys3/system.v" line 579: Output port <gpio_oe> of the instance <gpio0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gpio0_in<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lac_txd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <flash_d_t<15>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<14>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<13>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<12>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<11>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<10>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<9>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<8>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<7>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<6>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<5>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<4>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<3>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<2>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<1>> created at line 480
    Found 1-bit tristate buffer for signal <flash_d_t<0>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<15>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<14>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<13>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<12>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<11>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<10>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<9>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<8>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<7>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<6>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<5>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<4>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<3>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<2>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<1>> created at line 480
    Found 1-bit tristate buffer for signal <sram_d_t<0>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<15>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<14>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<13>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<12>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<11>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<10>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<9>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<8>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<7>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<6>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<5>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<4>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<3>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<2>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<1>> created at line 480
    Found 1-bit tristate buffer for signal <mem_d_t<0>> created at line 480
    Summary:
	inferred  25 Latch(s).
	inferred  35 Multiplexer(s).
	inferred  48 Tristate(s).
Unit <system> synthesized.

Synthesizing Unit <wb_conbus_top>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_conbus/wb_conbus_top.v".
        s0_addr_w = 3
        s0_addr = 3'b100
        s1_addr_w = 3
        s1_addr = 3'b101
        s27_addr_w = 15
        s2_addr = 15'b000000000000000
        s3_addr = 15'b111000000000000
        s4_addr = 15'b111000000000001
        s5_addr = 15'b111000000000010
        s6_addr = 15'b111000000000011
        s7_addr = 15'b111000000000100
    Found 72-bit 8-to-1 multiplexer for signal <i_bus_m> created at line 506.
    Summary:
	inferred  31 Multiplexer(s).
Unit <wb_conbus_top> synthesized.

Synthesizing Unit <wb_conbus_arb>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_conbus/wb_conbus_arb.v".
        grant0 = 3'b000
        grant1 = 3'b001
        grant2 = 3'b010
        grant3 = 3'b011
        grant4 = 3'b100
        grant5 = 3'b101
        grant6 = 3'b110
        grant7 = 3'b111
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 72                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <wb_conbus_arb> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 512
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 4'b0000
        breakpoints = 4'b0000
        interrupts = 32
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_cpu.v" line 683: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_cpu.v" line 773: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 32-bit register for signal <operand_m>.
    Found 32-bit register for signal <operand_w>.
    Found 30-bit register for signal <branch_target_x>.
    Found 30-bit register for signal <branch_target_m>.
    Found 5-bit register for signal <write_idx_x>.
    Found 5-bit register for signal <write_idx_m>.
    Found 5-bit register for signal <write_idx_w>.
    Found 3-bit register for signal <csr_x>.
    Found 3-bit register for signal <condition_x>.
    Found 2-bit register for signal <size_x>.
    Found 4-bit register for signal <logic_op_x>.
    Found 24-bit register for signal <eba>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <system_call_exception>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <instruction_bus_error_exception>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit adder for signal <pc_d[31]_branch_offset_d[31]_add_172_OUT> created at line 2017.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1273.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1306.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1217
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1218
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1219
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1220
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1221
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1222
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1300
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_45_o> created at line 1313
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 314 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_instruction_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <i_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pc_f>.
    Found 3-bit register for signal <i_cti_o>.
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 32-bit register for signal <i_adr_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit adder for signal <pc_f[31]_GND_5_o_add_4_OUT> created at line 397.
    Found 2-bit adder for signal <i_adr_o[3]_GND_5_o_add_39_OUT> created at line 600.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_icache.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <flush_set>.
    Found 2-bit register for signal <refill_offset>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <restart_request>.
    Found 1-bit register for signal <refilling>.
    Found 30-bit register for signal <refill_address>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <flush_set[8]_GND_6_o_sub_20_OUT> created at line 349.
    Found 2-bit adder for signal <refill_offset[3]_GND_6_o_add_53_OUT> created at line 419.
    Found 20-bit comparator equal for signal <way_match> created at line 223
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_ram.v".
        data_width = 32
        address_width = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 11-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_ram.v".
        data_width = 20
        address_width = 9
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 512x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_decoder.v".
WARNING:Xst:647 - Input <instruction<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_load_store_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 32-bit register for signal <data_w>.
    Found 4-bit register for signal <d_sel_o>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 2-bit register for signal <size_m>.
    Found 2-bit register for signal <size_w>.
    Found 1-bit register for signal <d_stb_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 309.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 63.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 63.
    Found 33-bit adder for signal <n0025> created at line 62.
    Found 33-bit adder for signal <tmp_addResult> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 67.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <right_shift_result>.
    Found 1-bit register for signal <direction_m>.
    Found 64-bit shifter logical right for signal <n0026> created at line 123
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0019> created at line 89.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 130.
    Found 6-bit subtractor for signal <cycles[5]_GND_20_o_sub_20_OUT> created at line 224.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lm32/lm32_interrupt.v".
        interrupts = 32
WARNING:Xst:647 - Input <csr_write_data<2:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <ip>.
    Found 1-bit register for signal <eie>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 97.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_bram>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_bram/wb_bram.v".
        mem_file_name = "../../firmware/insa_firmware/image.ram"
        adr_width = 12
WARNING:Xst:647 - Input <wb_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <wb_bram> synthesized.

Synthesizing Unit <wb_sram16>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_sram/wb_sram16.v".
        adr_width = 23
        latency = 5
WARNING:Xst:647 - Input <wb_adr_i<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <lcount>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <sram_ce_n>.
    Found 1-bit register for signal <sram_oe_n>.
    Found 1-bit register for signal <sram_we_n>.
    Found 1-bit register for signal <wdat_oe>.
    Found 23-bit register for signal <sram_adr>.
    Found 2-bit register for signal <sram_be_n>.
    Found 16-bit register for signal <wdat>.
    Found 1-bit register for signal <wb_dat_o<31>>.
    Found 1-bit register for signal <wb_dat_o<30>>.
    Found 1-bit register for signal <wb_dat_o<29>>.
    Found 1-bit register for signal <wb_dat_o<28>>.
    Found 1-bit register for signal <wb_dat_o<27>>.
    Found 1-bit register for signal <wb_dat_o<26>>.
    Found 1-bit register for signal <wb_dat_o<25>>.
    Found 1-bit register for signal <wb_dat_o<24>>.
    Found 1-bit register for signal <wb_dat_o<23>>.
    Found 1-bit register for signal <wb_dat_o<22>>.
    Found 1-bit register for signal <wb_dat_o<21>>.
    Found 1-bit register for signal <wb_dat_o<20>>.
    Found 1-bit register for signal <wb_dat_o<19>>.
    Found 1-bit register for signal <wb_dat_o<18>>.
    Found 1-bit register for signal <wb_dat_o<17>>.
    Found 1-bit register for signal <wb_dat_o<16>>.
    Found 1-bit register for signal <wb_dat_o<15>>.
    Found 1-bit register for signal <wb_dat_o<14>>.
    Found 1-bit register for signal <wb_dat_o<13>>.
    Found 1-bit register for signal <wb_dat_o<12>>.
    Found 1-bit register for signal <wb_dat_o<11>>.
    Found 1-bit register for signal <wb_dat_o<10>>.
    Found 1-bit register for signal <wb_dat_o<9>>.
    Found 1-bit register for signal <wb_dat_o<8>>.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_23_o_GND_23_o_sub_32_OUT<4:0>> created at line 150.
    Found 1-bit tristate buffer for signal <sram_dat<15>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<14>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<13>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<12>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<11>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<10>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<9>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<8>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<7>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<6>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<5>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<4>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<3>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<2>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<1>> created at line 44
    Found 1-bit tristate buffer for signal <sram_dat<0>> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <wb_sram16> synthesized.

Synthesizing Unit <norflash16>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_norflash/norflash16.v".
        adr_width = 24
        rd_timing = 4'b1100
        wr_timing = 4'b0110
WARNING:Xst:647 - Input <wb_adr_i<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <flash_we_n>.
    Found 24-bit register for signal <flash_adr_r>.
    Found 16-bit register for signal <flash_do>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <lsb>.
    Found 4-bit register for signal <counter>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <flash_oe_n>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_40_o_add_29_OUT> created at line 106.
    Found 1-bit tristate buffer for signal <flash_d<15>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<14>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<13>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<12>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<11>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<10>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<9>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<8>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<7>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<6>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<5>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<4>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<3>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<2>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<1>> created at line 48
    Found 1-bit tristate buffer for signal <flash_d<0>> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <norflash16> synthesized.

Synthesizing Unit <wb_uart>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_uart/wb_uart.v".
        clk_freq = 100000000
        baud = 115200
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <tx_wr>.
    Found 1-bit register for signal <rx_ack>.
    Found 1-bit register for signal <ack>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><2:2>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><19:19>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><30:30>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><21:21>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><31:31>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><29:29>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><28:28>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><27:27>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><26:26>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><25:25>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><23:23>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><22:22>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><20:20>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><18:18>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><17:17>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><16:16>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><15:15>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><14:14>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><13:13>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><12:12>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><11:11>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><9:9>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><24:24>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><10:10>> (without init value) have a constant value of 0 in block <wb_uart>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_uart> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/lac/uart.v".
        freq_hz = 100000000
        baud = 115200
    Found 1-bit register for signal <uart_rxd1>.
    Found 1-bit register for signal <uart_rxd2>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_count16>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 1-bit register for signal <rx_avail>.
    Found 1-bit register for signal <rx_error>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rxd_reg>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <uart_txd>.
    Found 8-bit register for signal <txd_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 4-bit register for signal <tx_count16>.
    Found 16-bit register for signal <enable16_counter>.
    Found 4-bit adder for signal <rx_count16[3]_GND_132_o_add_11_OUT> created at line 88.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_132_o_add_13_OUT> created at line 91.
    Found 4-bit adder for signal <tx_count16[3]_GND_132_o_add_41_OUT> created at line 135.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_132_o_add_43_OUT> created at line 138.
    Found 16-bit subtractor for signal <GND_132_o_GND_132_o_sub_3_OUT<15:0>> created at line 39.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <wb_timer>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_timer/wb_timer.v".
        clk_freq = 100000000
WARNING:Xst:647 - Input <wb_adr_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<4:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <ar0>.
    Found 1-bit register for signal <ar1>.
    Found 1-bit register for signal <trig0>.
    Found 1-bit register for signal <trig1>.
    Found 32-bit register for signal <counter0>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <compare0>.
    Found 32-bit register for signal <compare1>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <irqen0>.
    Found 1-bit register for signal <irqen1>.
    Found 1-bit register for signal <ack>.
    Found 32-bit adder for signal <counter0[31]_GND_133_o_add_6_OUT> created at line 92.
    Found 32-bit adder for signal <counter1[31]_GND_133_o_add_9_OUT> created at line 98.
    Found 32-bit 7-to-1 multiplexer for signal <_n0179> created at line 109.
    Found 32-bit comparator equal for signal <match0> created at line 64
    Found 32-bit comparator equal for signal <match1> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <wb_timer> synthesized.

Synthesizing Unit <wb_gpio>.
    Related source file is "/media/30FD58A66C5042BE/Documents/INSA_2011_-/4IR_B1_S2/Ptut/insasheep_the_dark_side/rtl/wb_gpio/wb_gpio.v".
WARNING:Xst:647 - Input <wb_adr_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <intr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <gpio_out>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 32-bit register for signal <gpio_oe>.
    Found 1-bit register for signal <ack>.
    Summary:
	inferred  97 D-type flip-flop(s).
Unit <wb_gpio> synthesized.
RTL-Simplification CPUSTAT: 1.12 
RTL-BasicInf CPUSTAT: 1.33 
RTL-BasicOpt CPUSTAT: 0.02 
RTL-Remain-Bus CPUSTAT: 0.12 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit single-port RAM                           : 1
 2048x32-bit dual-port RAM                             : 1
 32x32-bit dual-port RAM                               : 2
 512x20-bit dual-port RAM                              : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 20
 16-bit subtractor                                     : 1
 2-bit adder                                           : 2
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 3
 4-bit adder                                           : 5
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 207
 1-bit register                                        : 131
 11-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 5
 23-bit register                                       : 1
 24-bit register                                       : 2
 3-bit register                                        : 3
 30-bit register                                       : 9
 32-bit register                                       : 34
 4-bit register                                        : 8
 5-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 2
# Latches                                              : 25
 1-bit latch                                           : 25
# Comparators                                          : 11
 1-bit comparator equal                                : 1
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 248
 1-bit 2-to-1 multiplexer                              : 121
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 7
 23-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 55
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 1
 72-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 80
 1-bit tristate buffer                                 : 80
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3040 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3040 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <norflash16>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <norflash16> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <enable16_counter>: 1 register on signal <enable16_counter>.
The following registers are absorbed into counter <rx_count16>: 1 register on signal <rx_count16>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <tx_count16>: 1 register on signal <tx_count16>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <wb_bram>.
INFO:Xst:3040 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <wb_we_i>       | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i>      |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <wb_bram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit single-port block RAM                     : 1
 2048x32-bit dual-port block RAM                       : 1
 32x32-bit dual-port distributed RAM                   : 2
 512x20-bit dual-port block RAM                        : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 2
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 8
 16-bit down counter                                   : 1
 4-bit up counter                                      : 5
 6-bit down counter                                    : 1
 9-bit down counter                                    : 1
# Registers                                            : 1655
 Flip-Flops                                            : 1655
# Comparators                                          : 11
 1-bit comparator equal                                : 1
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 367
 1-bit 2-to-1 multiplexer                              : 247
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 23-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 51
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 8
 72-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mem_adr_24> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <conmax0/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 001
 110   | 010
 101   | 011
 100   | 100
 011   | 101
 010   | 110
 001   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm0/instruction_unit/icache/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm0/mc_arithmetic/FSM_2> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sram0/FSM_3> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <norflash0/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00193> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
WARNING:Xst:2040 - Unit system: 32 multi-source signals are replaced by logic (pull-up yes): flash_d_t<0>, flash_d_t<10>, flash_d_t<11>, flash_d_t<12>, flash_d_t<13>, flash_d_t<14>, flash_d_t<15>, flash_d_t<1>, flash_d_t<2>, flash_d_t<3>, flash_d_t<4>, flash_d_t<5>, flash_d_t<6>, flash_d_t<7>, flash_d_t<8>, flash_d_t<9>, sram_d_t<0>, sram_d_t<10>, sram_d_t<11>, sram_d_t<12>, sram_d_t<13>, sram_d_t<14>, sram_d_t<15>, sram_d_t<1>, sram_d_t<2>, sram_d_t<3>, sram_d_t<4>, sram_d_t<5>, sram_d_t<6>, sram_d_t<7>, sram_d_t<8>, sram_d_t<9>.
WARNING:Xst:2042 - Unit wb_sram16: 16 internal tristates are replaced by logic (pull-up yes): sram_dat<0>, sram_dat<10>, sram_dat<11>, sram_dat<12>, sram_dat<13>, sram_dat<14>, sram_dat<15>, sram_dat<1>, sram_dat<2>, sram_dat<3>, sram_dat<4>, sram_dat<5>, sram_dat<6>, sram_dat<7>, sram_dat<8>, sram_dat<9>.
WARNING:Xst:2042 - Unit norflash16: 16 internal tristates are replaced by logic (pull-up yes): flash_d<0>, flash_d<10>, flash_d<11>, flash_d<12>, flash_d<13>, flash_d<14>, flash_d<15>, flash_d<1>, flash_d<2>, flash_d<3>, flash_d<4>, flash_d<5>, flash_d<6>, flash_d<7>, flash_d<8>, flash_d<9>.

Optimizing unit <system> ...

Optimizing unit <wb_conbus_top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_uart> ...

Optimizing unit <uart> ...

Optimizing unit <wb_timer> ...

Optimizing unit <wb_gpio> ...
WARNING:Xst:1710 - FF/Latch <lm0/interrupt/ip_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_31> of sequential type is unconnected in block <system>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <lm0/logic_op_x_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/size_x_0> <lm0/condition_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/load_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <lm0/logic_op_x_1> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/size_x_1> <lm0/condition_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_0> 
INFO:Xst:2261 - The FF/Latch <lm0/sign_extend_x> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_2> <lm0/condition_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/direction_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_1> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_2> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_3> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_4> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_5> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_6> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_7> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_8> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_9> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_0> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_1> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_2> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_3> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_4> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_5> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_6> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_7> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_8> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_9> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_10> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_11> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_12> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_13> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_14> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_20> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_15> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_21> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_16> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_22> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_17> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_23> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_18> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_24> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_19> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_30> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_25> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_31> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_26> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_27> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_28> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_1_x_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/multiplier_29> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_10> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_11> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_12> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_13> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_14> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_20> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_15> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_21> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_16> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_22> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_17> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_18> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_23> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_19> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_24> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_25> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_30> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_31> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_26> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_27> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_28> 
INFO:Xst:2261 - The FF/Latch <lm0/operand_0_x_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/multiplier/muliplicand_29> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm0/instruction_unit/icache/memories[0].way_0_data_ram/ra_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/instruction_unit/icache/memories[0].way_0_tag_ram/ra_8> 
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 35.
Forward register balancing over carry chain lm0/Mcompar_cmp_zero_cy<0>
Forward register balancing over carry chain lm0/adder/addsub/Madd_tmp_addResult_Madd_cy<0>
Forward register balancing over carry chain lm0/adder/addsub/Msub_tmp_subResult_Madd_cy<0>
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_0> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_8_BRB1> <lm0/load_store_unit/store_data_m_16_BRB0> <lm0/load_store_unit/store_data_m_24_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_1> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_9_BRB1> <lm0/load_store_unit/store_data_m_17_BRB0> <lm0/load_store_unit/store_data_m_25_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_2> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_10_BRB1> <lm0/load_store_unit/store_data_m_18_BRB0> <lm0/load_store_unit/store_data_m_26_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_3> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_11_BRB1> <lm0/load_store_unit/store_data_m_19_BRB0> <lm0/load_store_unit/store_data_m_27_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_4> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_12_BRB1> <lm0/load_store_unit/store_data_m_20_BRB0> <lm0/load_store_unit/store_data_m_28_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_5> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_13_BRB1> <lm0/load_store_unit/store_data_m_21_BRB0> <lm0/load_store_unit/store_data_m_29_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_6> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_14_BRB1> <lm0/load_store_unit/store_data_m_22_BRB0> <lm0/load_store_unit/store_data_m_30_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_7> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB1> <lm0/load_store_unit/store_data_m_23_BRB0> <lm0/load_store_unit/store_data_m_31_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/direction_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/m_bypass_enable_x_BRB2> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/size_m_1> in Unit <system> is equivalent to the following 16 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB0> <lm0/load_store_unit/store_data_m_14_BRB0> <lm0/load_store_unit/store_data_m_13_BRB0> <lm0/load_store_unit/store_data_m_12_BRB0> <lm0/load_store_unit/store_data_m_11_BRB0> <lm0/load_store_unit/store_data_m_10_BRB0> <lm0/load_store_unit/store_data_m_9_BRB0> <lm0/load_store_unit/store_data_m_8_BRB0> <lm0/load_store_unit/store_data_m_31_BRB0> <lm0/load_store_unit/store_data_m_30_BRB0> <lm0/load_store_unit/store_data_m_29_BRB0> <lm0/load_store_unit/store_data_m_28_BRB0> <lm0/load_store_unit/store_data_m_27_BRB0> <lm0/load_store_unit/store_data_m_26_BRB0> <lm0/load_store_unit/store_data_m_25_BRB0> <lm0/load_store_unit/store_data_m_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm0/logic_op_x_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_mul_x_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <system> :
	Register(s) lm0/branch_x has(ve) been backward balanced into : lm0/branch_x_BRB1 .
	Register(s) lm0/load_store_unit/byte_enable_m_1 has(ve) been backward balanced into : lm0/load_store_unit/byte_enable_m_1_BRB1 .
	Register(s) lm0/load_store_unit/byte_enable_m_3 has(ve) been backward balanced into : lm0/load_store_unit/byte_enable_m_3_BRB0 lm0/load_store_unit/byte_enable_m_3_BRB1 lm0/load_store_unit/byte_enable_m_3_BRB2 lm0/load_store_unit/byte_enable_m_3_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_10 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_10_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_11 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_11_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_12 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_12_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_13 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_13_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_14 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_14_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_15 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_15_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_16 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_16_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_17 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_17_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_18 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_18_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_19 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_19_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_20 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_20_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_21 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_21_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_22 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_22_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_23 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_23_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_24 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_24_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_25 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_25_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_26 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_26_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_27 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_27_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_28 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_28_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_29 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_29_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_30 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_30_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_31 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_31_BRB1 lm0/load_store_unit/store_data_m_31_BRB2 .
	Register(s) lm0/load_store_unit/store_data_m_8 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_8_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_9 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_9_BRB2.
	Register(s) lm0/m_bypass_enable_x has(ve) been backward balanced into : lm0/m_bypass_enable_x_BRB0 .
	Register(s) lm0/m_result_sel_compare_x has(ve) been backward balanced into : lm0/m_result_sel_compare_x_BRB0 .
	Register(s) lm0/m_result_sel_shift_x has(ve) been backward balanced into : lm0/m_result_sel_shift_x_BRB0 lm0/m_result_sel_shift_x_BRB1 lm0/m_result_sel_shift_x_BRB2 lm0/m_result_sel_shift_x_BRB3 lm0/m_result_sel_shift_x_BRB4.
	Register(s) lm0/store_x has(ve) been backward balanced into : lm0/store_x_BRB0 lm0/store_x_BRB5.
	Register(s) lm0/w_result_sel_load_m has(ve) been backward balanced into : lm0/w_result_sel_load_m_BRB1.
	Register(s) lm0/w_result_sel_mul_m has(ve) been backward balanced into : lm0/w_result_sel_mul_m_BRB0 lm0/w_result_sel_mul_m_BRB1.
Unit <system> processed.
FlipFlop sram0/sram_ce_n has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1642
 Flip-Flops                                            : 1642

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2660
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 93
#      LUT2                        : 95
#      LUT3                        : 397
#      LUT4                        : 270
#      LUT5                        : 383
#      LUT6                        : 766
#      MUXCY                       : 279
#      MUXF7                       : 98
#      VCC                         : 1
#      XORCY                       : 247
# FlipFlops/Latches                : 1666
#      FD                          : 14
#      FDC                         : 133
#      FDCE                        : 846
#      FDE                         : 316
#      FDPE                        : 78
#      FDR                         : 37
#      FDRE                        : 149
#      FDS                         : 4
#      FDSE                        : 65
#      LD                          : 24
# RAMS                             : 21
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAMB16BWER                  : 7
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 66
#      IBUF                        : 8
#      IOBUF                       : 16
#      OBUF                        : 42
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1639  out of  18224     8%  
 Number of Slice LUTs:                 2082  out of   9112    22%  
    Number used as Logic:              2034  out of   9112    22%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2495
   Number with an unused Flip Flop:     856  out of   2495    34%  
   Number with an unused LUT:           413  out of   2495    16%  
   Number of fully used LUT-FF pairs:  1226  out of   2495    49%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  66  out of    232    28%  
    IOB Flip Flops/Latches:              27

Specific Feature Utilization:
 Number of Block RAM/FIFO:                7  out of     32    21%  
    Number using Block RAM only:          7
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
sram_ce_n_flash_ce_n_OR_346_o(sram_ce_n_flash_ce_n_OR_346_o1:O)| BUFG(*)(mem_adr_23)    | 24    |
clk                                                            | IBUF+BUFG              | 1663  |
---------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.858ns (Maximum Frequency: 67.304MHz)
   Minimum input arrival time before clock: 7.407ns
   Maximum output required time after clock: 12.401ns
   Maximum combinational path delay: 6.580ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.858ns (frequency: 67.304MHz)
  Total number of paths / destination ports: 1813206 / 3563
-------------------------------------------------------------------------
Delay:               14.858ns (Levels of Logic = 3)
  Source:            lm0/operand_1_x_1 (FF)
  Destination:       lm0/multiplier/product_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lm0/operand_1_x_1 to lm0/multiplier/product_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            72   0.525   1.692  lm0/operand_1_x_1 (lm0/operand_1_x_1)
     DSP48A1:B1->P47      18   5.145   1.049  lm0/multiplier/Mmult_n0019 (lm0/multiplier/Mmult_n0019_P47_to_Mmult_n00191)
     DSP48A1:C30->PCOUT30    1   3.149   0.000  lm0/multiplier/Mmult_n00191 (lm0/multiplier/Mmult_n00191_PCOUT_to_Mmult_n00192_PCIN_30)
     DSP48A1:PCIN30->P2    1   2.645   0.579  lm0/multiplier/Mmult_n00192 (lm0/multiplier/n0019<19>)
     FDCE:D                    0.074          lm0/multiplier/product_19
    ----------------------------------------
    Total                     14.858ns (11.538ns logic, 3.320ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3182 / 1606
-------------------------------------------------------------------------
Offset:              7.407ns (Levels of Logic = 3)
  Source:            sw<1> (PAD)
  Destination:       sram0/sram_be_n_1 (FF)
  Destination Clock: clk rising

  Data Path: sw<1> to sram0/sram_be_n_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.228   1.457  sw_1_IBUF (sw_1_IBUF)
     LUT2:I0->O         1258   0.250   2.725  Mmux_led111 (rst)
     LUT6:I0->O           25   0.254   1.192  sram0/_n0557_inv1 (sram0/_n0557_inv)
     FDE:CE                    0.302          sram0/sram_adr_0
    ----------------------------------------
    Total                      7.407ns (2.034ns logic, 5.373ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 796 / 31
-------------------------------------------------------------------------
Offset:              12.401ns (Levels of Logic = 9)
  Source:            lm0/instruction_unit/i_adr_o_25 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clk rising

  Data Path: lm0/instruction_unit/i_adr_o_25 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   0.893  lm0/instruction_unit/i_adr_o_25 (lm0/instruction_unit/i_adr_o_25)
     LUT4:I0->O            1   0.254   0.580  conmax0/m0_ssel_dec<2><30>1_SW0 (N12)
     LUT6:I5->O            2   0.254   0.617  conmax0/m0_ssel_dec<2><30>1 (conmax0/N9)
     LUT4:I3->O            3   0.254   0.651  conmax0/m0_ssel_dec<3><30>11 (conmax0/N4)
     LUT5:I4->O            1   0.254   0.580  conmax0/Mmux_i_ssel_dec<5>1_SW0 (N8)
     LUT6:I5->O           36   0.254   1.457  conmax0/Mmux_i_ssel_dec<5>1 (conmax0/i_ssel_dec<5>)
     LUT5:I3->O            3   0.250   0.759  conmax0/i_bus_s<2>21 (conmax0/i_bus_s<2>2)
     LUT5:I3->O            6   0.250   1.021  conmax0/i_bus_s<2>3 (conmax0/i_bus_s<2>)
     LUT6:I2->O            1   0.254   0.579  Mmux_led31 (led_2_OBUF)
     OBUF:I->O                 2.715          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                     12.401ns (5.264ns logic, 7.137ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sram_ce_n_flash_ce_n_OR_346_o'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 1)
  Source:            mem_adr_23 (LATCH)
  Destination:       mem_adr<23> (PAD)
  Source Clock:      sram_ce_n_flash_ce_n_OR_346_o falling

  Data Path: mem_adr_23 to mem_adr<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.579  mem_adr_23 (mem_adr_23)
     OBUF:I->O                 2.715          mem_adr_23_OBUF (mem_adr<23>)
    ----------------------------------------
    Total                      3.875ns (3.296ns logic, 0.579ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 45 / 25
-------------------------------------------------------------------------
Delay:               6.580ns (Levels of Logic = 3)
  Source:            sw<1> (PAD)
  Destination:       led<2> (PAD)

  Data Path: sw<1> to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.228   1.804  sw_1_IBUF (sw_1_IBUF)
     LUT6:I0->O            1   0.254   0.579  Mmux_led31 (led_2_OBUF)
     OBUF:I->O                 2.715          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      6.580ns (4.197ns logic, 2.383ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.858|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sram_ce_n_flash_ce_n_OR_346_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.822|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 42.46 secs
 
--> 


Total memory usage is 506236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  268 (   0 filtered)
Number of infos    :  150 (   0 filtered)

