{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639070296383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639070296389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 19:18:16 2021 " "Processing started: Thu Dec 09 19:18:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639070296389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070296389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_filters -c Digital_filters " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_filters -c Digital_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070296390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639070296788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639070296788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/iir_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/iir_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "src/models/IIR_filter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/cic_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/cic_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_filter " "Found entity 1: CIC_filter" {  } { { "src/models/CIC_filter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/CIC_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "src/testbenches/tb.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/fir_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/fir_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "src/models/FIR_filter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/FIR_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/nco15bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/nco15bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco15bit " "Found entity 1: nco15bit" {  } { { "nco15bit/synthesis/nco15bit.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/nco15bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "nco15bit/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "nco15bit/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "nco15bit/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070305987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070305987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "nco15bit/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "nco15bit/synthesis/submodules/asj_dxx.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "nco15bit/synthesis/submodules/asj_gal.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "nco15bit/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "nco15bit/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco15bit_nco_ii_0 " "Found entity 1: nco15bit_nco_ii_0" {  } { { "nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070306279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070306279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639070306308 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ARDUINO_IO top.sv(20) " "Output port \"ARDUINO_IO\" at top.sv(20) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070306309 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST top.sv(15) " "Output port \"ADC_CONVST\" at top.sv(15) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070306310 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK top.sv(16) " "Output port \"ADC_SCK\" at top.sv(16) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070306310 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI top.sv(17) " "Output port \"ADC_SDI\" at top.sv(17) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070306310 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter FIR_filter:fir " "Elaborating entity \"FIR_filter\" for hierarchy \"FIR_filter:fir\"" {  } { { "src/models/top.sv" "fir" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070306315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_filter CIC_filter:cic " "Elaborating entity \"CIC_filter\" for hierarchy \"CIC_filter:cic\"" {  } { { "src/models/top.sv" "cic" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070306369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_filter IIR_filter:iir " "Elaborating entity \"IIR_filter\" for hierarchy \"IIR_filter:iir\"" {  } { { "src/models/top.sv" "iir" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070306372 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Digital_filter_stp " "Analysis and Synthesis generated Signal Tap or debug node instance \"Digital_filter_stp\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070309060 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639070309421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.09.19:18:33 Progress: Loading sld24136505/alt_sld_fab_wrapper_hw.tcl " "2021.12.09.19:18:33 Progress: Loading sld24136505/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070313357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070318171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070318474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070324027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070324285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070324549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070324825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070324830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070324830 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639070326059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld24136505/alt_sld_fab.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070326642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070326711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070326727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070326780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070326851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070326909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070326909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070330188 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CIC_filter:cic\|first_comb_mem_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"CIC_filter:cic\|first_comb_mem_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070330511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070330511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 40 " "Parameter WIDTH set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070330511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070330511 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070330511 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639070330511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0 " "Elaborated megafunction instantiation \"CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070331380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0 " "Instantiated megafunction \"CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070331380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070331380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 40 " "Parameter \"WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070331380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070331380 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639070331380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gev " "Found entity 1: shift_taps_gev" {  } { { "db/shift_taps_gev.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/shift_taps_gev.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070331538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070331538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oic1 " "Found entity 1: altsyncram_oic1" {  } { { "db/altsyncram_oic1.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/altsyncram_oic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070331655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070331655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070331906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070331906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23h " "Found entity 1: cntr_23h" {  } { { "db/cntr_23h.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_23h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070332089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070332089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639070332283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[0\] GND " "Pin \"ARDUINO_IO\[0\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[1\] GND " "Pin \"ARDUINO_IO\[1\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[2\] GND " "Pin \"ARDUINO_IO\[2\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[3\] GND " "Pin \"ARDUINO_IO\[3\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[4\] GND " "Pin \"ARDUINO_IO\[4\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[5\] GND " "Pin \"ARDUINO_IO\[5\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[6\] GND " "Pin \"ARDUINO_IO\[6\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[7\] GND " "Pin \"ARDUINO_IO\[7\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[8\] GND " "Pin \"ARDUINO_IO\[8\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[9\] GND " "Pin \"ARDUINO_IO\[9\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[10\] GND " "Pin \"ARDUINO_IO\[10\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[11\] GND " "Pin \"ARDUINO_IO\[11\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[12\] GND " "Pin \"ARDUINO_IO\[12\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[13\] GND " "Pin \"ARDUINO_IO\[13\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[14\] GND " "Pin \"ARDUINO_IO\[14\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[15\] GND " "Pin \"ARDUINO_IO\[15\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|ARDUINO_IO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_cic\[20\] GND " "Pin \"o_data_cic\[20\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|o_data_cic[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_cic\[21\] GND " "Pin \"o_data_cic\[21\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|o_data_cic[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_cic\[22\] GND " "Pin \"o_data_cic\[22\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|o_data_cic[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_cic\[23\] GND " "Pin \"o_data_cic\[23\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070332730 "|top|o_data_cic[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639070332730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639070333722 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco15bit 22 " "Ignored 22 assignments for entity \"nco15bit\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639070334061 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639070334061 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639070334061 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639070334061 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco15bit_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco15bit_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639070334061 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Digital_filter_stp 33 " "Successfully connected in-system debug instance \"Digital_filter_stp\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1639070336889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639070336974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070336974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070338307 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070338307 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070338307 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639070338307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1604 " "Implemented 1604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639070338338 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639070338338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1428 " "Implemented 1428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639070338338 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639070338338 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639070338338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639070338338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639070338376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 19:18:58 2021 " "Processing ended: Thu Dec 09 19:18:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639070338376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639070338376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639070338376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070338376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639070342750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639070342754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 19:19:02 2021 " "Processing started: Thu Dec 09 19:19:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639070342754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639070342754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_filters -c Digital_filters " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_filters -c Digital_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639070342755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1639070342832 ""}
{ "Info" "0" "" "Project  = Digital_filters" {  } {  } 0 0 "Project  = Digital_filters" 0 0 "Fitter" 0 0 1639070342833 ""}
{ "Info" "0" "" "Revision = Digital_filters" {  } {  } 0 0 "Revision = Digital_filters" 0 0 "Fitter" 0 0 1639070342833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639070342998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639070342998 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_filters 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Digital_filters\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639070343031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639070343071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639070343071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639070343725 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639070345248 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639070345344 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 105 " "No exact pin location assignment(s) for 80 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639070345644 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639070361293 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "80 pins " "The Fitter cannot place 80 pins." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin o_data_fir\[18\], o_data_fir\[14\], o_data_iir\[14\], o_data_fir\[10\], o_data_fir\[15\] and other 75 pins " "The pin name(s): o_data_fir\[18\], o_data_fir\[14\], o_data_iir\[14\], o_data_fir\[10\], o_data_fir\[15\] and other 75 pins" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_EQC_INFO" "These pins are 80 " "These pins are in a group of 80 components with similar legality requirements" {  } {  } 0 15647 "%1!s! in a group of %2!d! components with similar legality requirements" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "124 " "No legal location could be found out of 124 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCIO 2.5V " "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)" { { "Info" "IFPP_NAME" "Y8 " "Y8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "Y4 " "Y4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "W8 " "W8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "Y5 " "Y5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "T8 " "T8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AB4 " "AB4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AA4 " "AA4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "U10 " "U10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AA11 " "AA11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AE6 " "AE6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "Y11 " "Y11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AD5 " "AD5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "and 52 more locations not displayed " "and 52 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22164 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22166 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22163 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22165 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22172 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22174 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22173 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22179 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22188 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22190 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22187 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22189 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22364 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22390 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22389 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22406 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22408 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22405 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22407 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22416 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22414 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22415 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22413 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22422 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22424 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22421 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22423 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22426 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22427 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22425 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22434 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22436 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22433 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22435 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22448 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22446 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22447 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22445 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22456 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22455 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22458 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22459 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22457 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22466 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22468 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22465 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22480 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22478 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22479 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22477 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22492 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22491 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22494 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22495 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22493 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22498 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22500 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22497 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22504 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22502 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22503 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22501 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22508 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (64 locations affected)"} 22507 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCPD 2.5V " "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)" { { "Info" "IFPP_NAME" "AF4 " "AF4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AE9 " "AE9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AE4 " "AE4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AD10 " "AD10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "U11 " "U11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AF8 " "AF8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "T11 " "T11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AE7 " "AE7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AF9 " "AF9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AE11 " "AE11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AE8 " "AE8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AD11 " "AD11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "and 19 more locations not displayed " "and 19 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22282 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22280 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22281 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22279 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22288 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22290 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22287 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22289 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22298 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22296 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22297 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22295 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22304 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22306 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22305 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22314 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22312 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22313 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22311 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22320 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22322 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22319 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22321 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22330 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22328 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22329 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22327 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22336 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22338 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22335 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (31 locations affected)"} 22337 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Error" "ECIO_IO_NONE" "single-ended output " "There were not enough single-ended output pin locations available (29 locations affected)" { { "Info" "IFPP_NAME" "Y9 " "Y9. Already placed at this location: pin altera_reserved_tdo" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdo location PIN_Y9 due to: JTAG placement " "The I/O pad altera_reserved_tdo is constrained to the location PIN_Y9 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AC7 " "AC7. Already placed at this location: pin altera_reserved_tms" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tms location PIN_AC7 due to: JTAG placement " "The I/O pad altera_reserved_tms is constrained to the location PIN_AC7 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AB5 " "AB5. Already placed at this location: pin altera_reserved_tck" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tck location PIN_AB5 due to: JTAG placement " "The I/O pad altera_reserved_tck is constrained to the location PIN_AB5 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "W10 " "W10. Already placed at this location: pin altera_reserved_tdi" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdi location PIN_W10 due to: JTAG placement " "The I/O pad altera_reserved_tdi is constrained to the location PIN_W10 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "U9 " "U9. Already placed at this location: pin ADC_CONVST" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ADC_CONVST location PIN_U9 due to: User Location Constraints (PIN_U9) " "The I/O pad ADC_CONVST is constrained to the location PIN_U9 due to: User Location Constraints (PIN_U9)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 15 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "V10 " "V10. Already placed at this location: pin ADC_SCK" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ADC_SCK location PIN_V10 due to: User Location Constraints (PIN_V10) " "The I/O pad ADC_SCK is constrained to the location PIN_V10 due to: User Location Constraints (PIN_V10)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 16 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AD4 " "AD4. Already placed at this location: pin ADC_SDO" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ADC_SDO location PIN_AD4 due to: User Location Constraints (PIN_AD4) " "The I/O pad ADC_SDO is constrained to the location PIN_AD4 due to: User Location Constraints (PIN_AD4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 13 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AC4 " "AC4. Already placed at this location: pin ADC_SDI" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ADC_SDI location PIN_AC4 due to: User Location Constraints (PIN_AC4) " "The I/O pad ADC_SDI is constrained to the location PIN_AC4 due to: User Location Constraints (PIN_AC4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 17 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "V11 " "V11. Already placed at this location: pin FPGA_CLK1_50" { { "Info" "IFPP_VALID_PROPAGATED_REGION" "pin (19, 0) to (32, 0) " "The pin is constrained to the region (19, 0) to (32, 0) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad FPGA_CLK1_50 location PIN_V11 due to: User Location Constraints (PIN_V11) " "The I/O pad FPGA_CLK1_50 is constrained to the location PIN_V11 due to: User Location Constraints (PIN_V11)" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 11 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AF13 " "AF13. Already placed at this location: pin ARDUINO_IO\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ARDUINO_IO\[1\] location PIN_AF13 due to: User Location Constraints (PIN_AF13) " "The I/O pad ARDUINO_IO\[1\] is constrained to the location PIN_AF13 due to: User Location Constraints (PIN_AF13)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AG8 " "AG8. Already placed at this location: pin ARDUINO_IO\[6\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ARDUINO_IO\[6\] location PIN_AG8 due to: User Location Constraints (PIN_AG8) " "The I/O pad ARDUINO_IO\[6\] is constrained to the location PIN_AG8 due to: User Location Constraints (PIN_AG8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "AG13 " "AG13. Already placed at this location: pin ARDUINO_IO\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad ARDUINO_IO\[0\] location PIN_AG13 due to: User Location Constraints (PIN_AG13) " "The I/O pad ARDUINO_IO\[0\] is constrained to the location PIN_AG13 due to: User Location Constraints (PIN_AG13)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639070365307 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""} { "Info" "IFPP_NAME" "and 17 more locations not displayed " "and 17 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639070365307 ""}  } { { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 1 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} { { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22207 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22209 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22223 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22225 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22171 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22180 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22182 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22181 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22303 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22362 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22363 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22361 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22366 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22368 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22365 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22367 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22380 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22378 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22379 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22377 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22392 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22391 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22398 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22399 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22397 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22549 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22550 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22553 } { 11 { 0 "There were not enough single-ended output pin locations available (29 locations affected)"} 22554 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1639070365307 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1639070365307 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639070365333 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639070365342 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639070368559 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_data_cic\[20\] GND " "Pin o_data_cic\[20\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { o_data_cic[20] } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639070368575 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_data_cic\[21\] GND " "Pin o_data_cic\[21\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { o_data_cic[21] } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639070368575 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_data_cic\[22\] GND " "Pin o_data_cic\[22\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { o_data_cic[22] } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639070368575 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_data_cic\[23\] GND " "Pin o_data_cic\[23\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { o_data_cic[23] } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639070368575 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639070368575 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639070368644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 8 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5487 " "Peak virtual memory: 5487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639070369445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 09 19:19:29 2021 " "Processing ended: Thu Dec 09 19:19:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639070369445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639070369445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639070369445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639070369445 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 44 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 44 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639070370895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639070496599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639070496604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 19:21:36 2021 " "Processing started: Thu Dec 09 19:21:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639070496604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1639070496604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Digital_filters -c Digital_filters --netlist_type=sgate " "Command: quartus_npp Digital_filters -c Digital_filters --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1639070496604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1639070496743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639070496928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 19:21:36 2021 " "Processing ended: Thu Dec 09 19:21:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639070496928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639070496928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639070496928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1639070496928 ""}
