<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_T_C_S_C_L_R_Bm_I2o1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Bm_I2o1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_T_C_S_C_L_R_Bm_I2o1')">rsnoc_z_T_C_S_C_L_R_Bm_I2o1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod76.html#Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10219"  onclick="showContent('inst_tag_10219')">config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10219_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10219_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10219_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10220"  onclick="showContent('inst_tag_10220')">config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10220_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10220_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10220_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10221"  onclick="showContent('inst_tag_10221')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10221_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10221_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10221_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10222"  onclick="showContent('inst_tag_10222')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10222_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10222_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10222_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10223"  onclick="showContent('inst_tag_10223')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10223_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10223_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10223_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10224"  onclick="showContent('inst_tag_10224')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10224_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10224_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10224_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10225"  onclick="showContent('inst_tag_10225')">config_ss_tb.DUT.flexnoc.Switch23_main.DtpTxSerAdapt_sram_axi_s0_T.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10225_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10225_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10225_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10226"  onclick="showContent('inst_tag_10226')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10226_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10226_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10226_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10227"  onclick="showContent('inst_tag_10227')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10227_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10227_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10227_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10228"  onclick="showContent('inst_tag_10228')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10228_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10228_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10228_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10229"  onclick="showContent('inst_tag_10229')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10229_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10229_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10229_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10230"  onclick="showContent('inst_tag_10230')">config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxSerAdapt_fpga_ahb_s0_T.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10230_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10230_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10230_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10231"  onclick="showContent('inst_tag_10231')">config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10231_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10231_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10231_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10232"  onclick="showContent('inst_tag_10232')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10232_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10232_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10232_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10233"  onclick="showContent('inst_tag_10233')">config_ss_tb.DUT.flexnoc.Switch4Resp001_main.DtpRxSerAdapt_Switch15Resp.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10233_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10233_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10233_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10236"  onclick="showContent('inst_tag_10236')">config_ss_tb.DUT.flexnoc.Switch20_main.DtpTxSerAdapt_sram_axi_s3_T.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10236_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10236_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10236_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10237"  onclick="showContent('inst_tag_10237')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10237_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10237_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10237_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10238"  onclick="showContent('inst_tag_10238')">config_ss_tb.DUT.flexnoc.Switch14_main.DtpTxSerAdapt_sram_axi_s2_T.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10238_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10238_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10238_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10239"  onclick="showContent('inst_tag_10239')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10239_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10239_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10239_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10240"  onclick="showContent('inst_tag_10240')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10240_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10240_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10240_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10241"  onclick="showContent('inst_tag_10241')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10241_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10241_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10241_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10242"  onclick="showContent('inst_tag_10242')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10242_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10242_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10242_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10243"  onclick="showContent('inst_tag_10243')">config_ss_tb.DUT.flexnoc.Switch13_main.DtpTxSerAdapt_sram_axi_s1_T.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10243_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10243_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10243_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10244"  onclick="showContent('inst_tag_10244')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10244_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10244_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10244_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10245"  onclick="showContent('inst_tag_10245')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10245_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10245_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10245_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10246"  onclick="showContent('inst_tag_10246')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10246_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10246_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10246_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10247"  onclick="showContent('inst_tag_10247')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10247_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10247_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10247_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10248"  onclick="showContent('inst_tag_10248')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxSerAdapt_Switch1Resp003.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10248_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10248_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10248_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10249"  onclick="showContent('inst_tag_10249')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.DtpTxSerAdapt_Link.Iu.A0.ubm</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10249_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10249_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10249_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10235"  onclick="showContent('inst_tag_10235')">config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch4.Iu.A0.ubm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10235_Cond" >100.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10235_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10235_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod76.html#inst_tag_10234"  onclick="showContent('inst_tag_10234')">config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch7.Iu.A0.ubm</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10234_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod76.html#inst_tag_10234_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10234_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_10219'>
<hr>
<a name="inst_tag_10219"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10219" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10219_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10219_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10219_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216398" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10220'>
<hr>
<a name="inst_tag_10220"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10220" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10220_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10220_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10220_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216399" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10221'>
<hr>
<a name="inst_tag_10221"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10221" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10221_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10221_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10221_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216400" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10222'>
<hr>
<a name="inst_tag_10222"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10222" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10222_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10222_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10222_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216401" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10223'>
<hr>
<a name="inst_tag_10223"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10223" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10223_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10223_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10223_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216402" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10224'>
<hr>
<a name="inst_tag_10224"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10224" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10224_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10224_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10224_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216403" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10225'>
<hr>
<a name="inst_tag_10225"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10225" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpTxSerAdapt_sram_axi_s0_T.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10225_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10225_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10225_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216404" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10226'>
<hr>
<a name="inst_tag_10226"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10226" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10226_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10226_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10226_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216405" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10227'>
<hr>
<a name="inst_tag_10227"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10227" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10227_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10227_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10227_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216406" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10228'>
<hr>
<a name="inst_tag_10228"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10228" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10228_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10228_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10228_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216407" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10229'>
<hr>
<a name="inst_tag_10229"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10229" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10229_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10229_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10229_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216408" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10230'>
<hr>
<a name="inst_tag_10230"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10230" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxSerAdapt_fpga_ahb_s0_T.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10230_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10230_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10230_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216409" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10231'>
<hr>
<a name="inst_tag_10231"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10231" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10231_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10231_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10231_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216410" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10232'>
<hr>
<a name="inst_tag_10232"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_10232" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10232_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10232_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10232_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216411" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10233'>
<hr>
<a name="inst_tag_10233"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10233" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.DtpRxSerAdapt_Switch15Resp.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10233_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10233_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10233_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216412" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10236'>
<hr>
<a name="inst_tag_10236"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10236" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpTxSerAdapt_sram_axi_s3_T.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10236_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10236_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10236_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216415" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10237'>
<hr>
<a name="inst_tag_10237"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_10237" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10237_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10237_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10237_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216416" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10238'>
<hr>
<a name="inst_tag_10238"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10238" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpTxSerAdapt_sram_axi_s2_T.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10238_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10238_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10238_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216417" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10239'>
<hr>
<a name="inst_tag_10239"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10239" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10239_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10239_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10239_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216418" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10240'>
<hr>
<a name="inst_tag_10240"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10240" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10240_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10240_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10240_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216419" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10241'>
<hr>
<a name="inst_tag_10241"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10241" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10241_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10241_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10241_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216420" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10242'>
<hr>
<a name="inst_tag_10242"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10242" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10242_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10242_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10242_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216421" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10243'>
<hr>
<a name="inst_tag_10243"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10243" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpTxSerAdapt_sram_axi_s1_T.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10243_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10243_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10243_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216422" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10244'>
<hr>
<a name="inst_tag_10244"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10244" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10244_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10244_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10244_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216423" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10245'>
<hr>
<a name="inst_tag_10245"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10245" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10245_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10245_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10245_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216424" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10246'>
<hr>
<a name="inst_tag_10246"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10246" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10246_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10246_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10246_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_1.html#inst_tag_216425" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10247'>
<hr>
<a name="inst_tag_10247"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10247" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10247_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10247_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10247_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.85</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.65</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_1.html#inst_tag_216426" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10248'>
<hr>
<a name="inst_tag_10248"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_10248" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxSerAdapt_Switch1Resp003.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10248_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10248_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10248_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_1.html#inst_tag_216427" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10249'>
<hr>
<a name="inst_tag_10249"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10249" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.DtpTxSerAdapt_Link.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10249_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10249_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod76.html#inst_tag_10249_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.01</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="s0 cl rt">  1.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.29</td>
<td class="wht cl rt"></td>
<td><a href="mod676_1.html#inst_tag_216428" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10235'>
<hr>
<a name="inst_tag_10235"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10235" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch4.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10235_Cond" >100.00</a></td>
<td class="s0 cl rt"><a href="mod76.html#inst_tag_10235_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10235_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s0 cl rt">  2.18</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.57</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216414" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10234'>
<hr>
<a name="inst_tag_10234"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_10234" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch7.Iu.A0.ubm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10234_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod76.html#inst_tag_10234_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod76.html#inst_tag_10234_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.76</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s1 cl rt"> 18.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.57</td>
<td class="wht cl rt"></td>
<td><a href="mod676_0.html#inst_tag_216413" >A0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Bm_I2o1'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod76.html" >rsnoc_z_T_C_S_C_L_R_Bm_I2o1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod76.html" >rsnoc_z_T_C_S_C_L_R_Bm_I2o1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>I[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod76.html" >rsnoc_z_T_C_S_C_L_R_Bm_I2o1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10219'>
<a name="inst_tag_10219_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10219" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10219_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10219" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10219_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10219" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10220'>
<a name="inst_tag_10220_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10220" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10220_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10220" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10220_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10220" >config_ss_tb.DUT.flexnoc.Switch16Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10221'>
<a name="inst_tag_10221_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10221" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10221_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10221" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10221_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10221" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10222'>
<a name="inst_tag_10222_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10222" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10222_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10222" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10222_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10222" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10223'>
<a name="inst_tag_10223_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10223" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10223_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10223" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10223_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10223" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10224'>
<a name="inst_tag_10224_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10224" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10224_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10224" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10224_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10224" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10225'>
<a name="inst_tag_10225_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10225" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpTxSerAdapt_sram_axi_s0_T.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10225_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10225" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpTxSerAdapt_sram_axi_s0_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10225_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10225" >config_ss_tb.DUT.flexnoc.Switch23_main.DtpTxSerAdapt_sram_axi_s0_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10226'>
<a name="inst_tag_10226_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10226" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10226_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10226" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10226_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10226" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10227'>
<a name="inst_tag_10227_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10227" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10227_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10227" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10227_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10227" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10228'>
<a name="inst_tag_10228_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10228" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10228_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10228" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10228_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10228" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10229'>
<a name="inst_tag_10229_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10229" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10229_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10229" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10229_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10229" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10230'>
<a name="inst_tag_10230_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10230" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxSerAdapt_fpga_ahb_s0_T.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10230_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10230" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxSerAdapt_fpga_ahb_s0_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10230_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10230" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxSerAdapt_fpga_ahb_s0_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10231'>
<a name="inst_tag_10231_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10231" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10231_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10231" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10231_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10231" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10232'>
<a name="inst_tag_10232_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10232" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10232_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10232" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10232_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10232" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10233'>
<a name="inst_tag_10233_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10233" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.DtpRxSerAdapt_Switch15Resp.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10233_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10233" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.DtpRxSerAdapt_Switch15Resp.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10233_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10233" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.DtpRxSerAdapt_Switch15Resp.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10236'>
<a name="inst_tag_10236_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10236" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpTxSerAdapt_sram_axi_s3_T.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10236_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10236" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpTxSerAdapt_sram_axi_s3_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10236_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10236" >config_ss_tb.DUT.flexnoc.Switch20_main.DtpTxSerAdapt_sram_axi_s3_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10237'>
<a name="inst_tag_10237_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10237" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10237_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10237" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10237_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10237" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10238'>
<a name="inst_tag_10238_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10238" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpTxSerAdapt_sram_axi_s2_T.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10238_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10238" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpTxSerAdapt_sram_axi_s2_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10238_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10238" >config_ss_tb.DUT.flexnoc.Switch14_main.DtpTxSerAdapt_sram_axi_s2_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10239'>
<a name="inst_tag_10239_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10239" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10239_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10239" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10239_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10239" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10240'>
<a name="inst_tag_10240_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10240" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10240_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10240" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10240_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10240" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10241'>
<a name="inst_tag_10241_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10241" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10241_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10241" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10241_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10241" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10242'>
<a name="inst_tag_10242_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10242" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10242_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10242" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10242_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10242" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10243'>
<a name="inst_tag_10243_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10243" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpTxSerAdapt_sram_axi_s1_T.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10243_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10243" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpTxSerAdapt_sram_axi_s1_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10243_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10243" >config_ss_tb.DUT.flexnoc.Switch13_main.DtpTxSerAdapt_sram_axi_s1_T.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10244'>
<a name="inst_tag_10244_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10244" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10244_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10244" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10244_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10244" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch1Resp002.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10245'>
<a name="inst_tag_10245_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10245" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10245_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10245" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10245_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10245" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch2Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10246'>
<a name="inst_tag_10246_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10246" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10246_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10246" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10246_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10246" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch4Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10247'>
<a name="inst_tag_10247_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10247" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10247_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10247" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10247_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10247" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxSerAdapt_Switch6Resp001.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10248'>
<a name="inst_tag_10248_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10248" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxSerAdapt_Switch1Resp003.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10248_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10248" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxSerAdapt_Switch1Resp003.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10248_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10248" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxSerAdapt_Switch1Resp003.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10249'>
<a name="inst_tag_10249_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10249" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.DtpTxSerAdapt_Link.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10249_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10249" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.DtpTxSerAdapt_Link.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10249_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10249" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.DtpTxSerAdapt_Link.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10235'>
<a name="inst_tag_10235_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10235" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch4.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10235_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10235" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch4.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10235_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10235" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch4.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10234'>
<a name="inst_tag_10234_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod76.html#inst_tag_10234" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch7.Iu.A0.ubm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27163
 EXPRESSION (Sel ? I[1] : I[0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_10234_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod76.html#inst_tag_10234" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch7.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>I[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>I[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>O</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10234_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod76.html#inst_tag_10234" >config_ss_tb.DUT.flexnoc.Switch5_main.DtpTxSerAdapt_Switch7.Iu.A0.ubm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">27163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27163      ,	RspTx_Rdy
            	         
27164      ,	RspTx_Tail
            	          
27165      ,	RspTx_Vld
            	         
27166      ,	SubFound
            	        
27167      ,	Sys_Clk
            	       
27168      ,	Sys_Clk_ClkS
            	            
27169      ,	Sys_Clk_En
            	          
27170      ,	Sys_Clk_EnS
            	           
27171      ,	Sys_Clk_RetRstN
            	               
27172      ,	Sys_Clk_RstN
            	            
27173      ,	Sys_Clk_Tm
            	          
27174      ,	Sys_Pwr_Idle
            	            
27175      ,	Sys_Pwr_WakeUp
            	              
27176      ,	WrCxt
            	     
27177      );
             
27178      	input  [29:0]  AddrMask        ;
           	                                
27179      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
27180      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
27181      	input  [2:0]   CxtRd_Echo      ;
           	                                
27182      	input          CxtRd_Head      ;
           	                                
27183      	input  [5:0]   CxtRd_Len1      ;
           	                                
27184      	input  [3:0]   CxtRd_OpcT      ;
           	                                
27185      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
27186      	output [7:0]   CxtWr_AddLd0    ;
           	                                
27187      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
27188      	output [2:0]   CxtWr_Echo      ;
           	                                
27189      	output         CxtWr_Head      ;
           	                                
27190      	output [5:0]   CxtWr_Len1      ;
           	                                
27191      	output [3:0]   CxtWr_OpcT      ;
           	                                
27192      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
27193      	input          Debug           ;
           	                                
27194      	input          Empty           ;
           	                                
27195      	input          PathFound       ;
           	                                
27196      	input  [107:0] ReqRx_Data      ;
           	                                
27197      	input          ReqRx_Head      ;
           	                                
27198      	output         ReqRx_Rdy       ;
           	                                
27199      	input          ReqRx_Tail      ;
           	                                
27200      	input          ReqRx_Vld       ;
           	                                
27201      	output [107:0] ReqTx_Data      ;
           	                                
27202      	output         ReqTx_Head      ;
           	                                
27203      	input          ReqTx_Rdy       ;
           	                                
27204      	output         ReqTx_Tail      ;
           	                                
27205      	output         ReqTx_Vld       ;
           	                                
27206      	input  [107:0] RspRx_Data      ;
           	                                
27207      	input          RspRx_Head      ;
           	                                
27208      	output         RspRx_Rdy       ;
           	                                
27209      	input          RspRx_Tail      ;
           	                                
27210      	input          RspRx_Vld       ;
           	                                
27211      	output [107:0] RspTx_Data      ;
           	                                
27212      	output         RspTx_Head      ;
           	                                
27213      	input          RspTx_Rdy       ;
           	                                
27214      	output         RspTx_Tail      ;
           	                                
27215      	output         RspTx_Vld       ;
           	                                
27216      	input          SubFound        ;
           	                                
27217      	input          Sys_Clk         ;
           	                                
27218      	input          Sys_Clk_ClkS    ;
           	                                
27219      	input          Sys_Clk_En      ;
           	                                
27220      	input          Sys_Clk_EnS     ;
           	                                
27221      	input          Sys_Clk_RetRstN ;
           	                                
27222      	input          Sys_Clk_RstN    ;
           	                                
27223      	input          Sys_Clk_Tm      ;
           	                                
27224      	output         Sys_Pwr_Idle    ;
           	                                
27225      	output         Sys_Pwr_WakeUp  ;
           	                                
27226      	output         WrCxt           ;
           	                                
27227      	wire [3:0]   u_4c36              ;
           	                                  
27228      	wire         u_6_IDLE_WAIT       ;
           	                                  
27229      	wire         u_6_RSP_IDLE        ;
           	                                  
27230      	wire         u_6_WAIT_RSP        ;
           	                                  
27231      	wire         u_7df2_2            ;
           	                                  
27232      	wire [13:0]  u_7df2_3            ;
           	                                  
27233      	wire [1:0]   u_7df2_4            ;
           	                                  
27234      	wire         u_8bb4_2            ;
           	                                  
27235      	wire [13:0]  u_8bb4_3            ;
           	                                  
27236      	wire [1:0]   u_8bb4_4            ;
           	                                  
27237      	wire         u_9d54              ;
           	                                  
27238      	wire [3:0]   u_ab1f              ;
           	                                  
27239      	wire [1:0]   u_b9ec              ;
           	                                  
27240      	wire [1:0]   u_bdb6              ;
           	                                  
27241      	wire [1:0]   u_cc76              ;
           	                                  
27242      	wire [1:0]   Arb_Gnt             ;
           	                                  
27243      	wire         Arb_Rdy             ;
           	                                  
27244      	wire [1:0]   Arb_Req             ;
           	                                  
27245      	wire         Arb_Vld             ;
           	                                  
27246      	wire [1:0]   CurState            ;
           	                                  
27247      	wire         CxtRdy              ;
           	                                  
27248      	wire         CxtVld              ;
           	                                  
27249      	wire         LoopBack            ;
           	                                  
27250      	wire         LoopPld             ;
           	                                  
27251      	wire         NullRx_Len1H        ;
           	                                  
27252      	wire [13:0]  NullRx_RouteId      ;
           	                                  
27253      	wire [1:0]   NullRx_Status       ;
           	                                  
27254      	wire         NullTx_Len1H        ;
           	                                  
27255      	wire [13:0]  NullTx_RouteId      ;
           	                                  
27256      	wire [1:0]   NullTx_Status       ;
           	                                  
27257      	wire         Pwr_BusErr_Idle     ;
           	                                  
27258      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
27259      	wire         Pwr_Cxt_Idle        ;
           	                                  
27260      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
27261      	wire         Req_HdrVld          ;
           	                                  
27262      	wire [107:0] ReqTx0_Data         ;
           	                                  
27263      	wire         ReqTx0_Head         ;
           	                                  
27264      	wire         ReqTx0_Rdy          ;
           	                                  
27265      	wire         ReqTx0_Tail         ;
           	                                  
27266      	wire         ReqTx0_Vld          ;
           	                                  
27267      	wire [107:0] Rsp_Data            ;
           	                                  
27268      	wire         Rsp_Rdy             ;
           	                                  
27269      	wire         Rsp_Vld             ;
           	                                  
27270      	wire [3:0]   RspBe               ;
           	                                  
27271      	wire [37:0]  RspDatum            ;
           	                                  
27272      	wire [69:0]  RspHdr              ;
           	                                  
27273      	wire         RspRdy              ;
           	                                  
27274      	wire [7:0]   RspUser             ;
           	                                  
27275      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
27276      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
27277      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
27278      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
27279      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
27280      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
27281      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
27282      	wire [107:0] RxErr_Data          ;
           	                                  
27283      	wire         RxErr_Head          ;
           	                                  
27284      	wire         RxErr_Rdy           ;
           	                                  
27285      	wire         RxErr_Tail          ;
           	                                  
27286      	wire         RxErr_Vld           ;
           	                                  
27287      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
27288      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
27289      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
27290      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
27291      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
27292      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
27293      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
27294      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
27295      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
27296      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
27297      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
27298      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
27299      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
27300      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
27301      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
27302      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
27303      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
27304      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
27305      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
27306      	assign u_8bb4_4 = NullRx_Status;
           	                                
27307      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
27308      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
27309      		.Gnt( Arb_Gnt )
           		               
27310      	,	.Rdy( Arb_Rdy )
           	 	               
27311      	,	.Req( Arb_Req )
           	 	               
27312      	,	.ReqArbIn( 2'b0 )
           	 	                 
27313      	,	.Sys_Clk( Sys_Clk )
           	 	                   
27314      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
27315      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
27316      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
27317      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
27318      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
27319      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
27320      	,	.Sys_Pwr_Idle( )
           	 	                
27321      	,	.Sys_Pwr_WakeUp( )
           	 	                  
27322      	,	.Vld( Arb_Vld )
           	 	               
27323      	);
           	  
27324      	assign NullTx_RouteId = u_7df2_3;
           	                                 
27325      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
27326      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
27327      	assign NullTx_Status = u_7df2_4;
           	                                
27328      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
27329      	assign NullTx_Len1H = u_7df2_2;
           	                               
27330      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
27331      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
27332      	assign RspUser = { 8'b0 };
           	                          
27333      	assign RspWord_Hdr_User = RspUser;
           	                                  
27334      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
27335      	assign RspHdr =
           	               
27336      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
27337      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
27338      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_10219">
    <li>
      <a href="#inst_tag_10219_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10219_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10219_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10220">
    <li>
      <a href="#inst_tag_10220_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10220_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10220_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10221">
    <li>
      <a href="#inst_tag_10221_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10221_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10221_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10222">
    <li>
      <a href="#inst_tag_10222_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10222_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10222_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10223">
    <li>
      <a href="#inst_tag_10223_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10223_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10223_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10224">
    <li>
      <a href="#inst_tag_10224_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10224_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10224_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10225">
    <li>
      <a href="#inst_tag_10225_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10225_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10225_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10226">
    <li>
      <a href="#inst_tag_10226_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10226_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10226_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10227">
    <li>
      <a href="#inst_tag_10227_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10227_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10227_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10228">
    <li>
      <a href="#inst_tag_10228_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10228_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10228_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10229">
    <li>
      <a href="#inst_tag_10229_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10229_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10229_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10230">
    <li>
      <a href="#inst_tag_10230_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10230_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10230_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10231">
    <li>
      <a href="#inst_tag_10231_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10231_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10231_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10232">
    <li>
      <a href="#inst_tag_10232_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10232_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10232_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10233">
    <li>
      <a href="#inst_tag_10233_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10233_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10233_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10234">
    <li>
      <a href="#inst_tag_10234_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10234_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10234_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10235">
    <li>
      <a href="#inst_tag_10235_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10235_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10235_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10236">
    <li>
      <a href="#inst_tag_10236_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10236_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10236_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10237">
    <li>
      <a href="#inst_tag_10237_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10237_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10237_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10238">
    <li>
      <a href="#inst_tag_10238_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10238_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10238_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10239">
    <li>
      <a href="#inst_tag_10239_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10239_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10239_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10240">
    <li>
      <a href="#inst_tag_10240_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10240_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10240_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10241">
    <li>
      <a href="#inst_tag_10241_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10241_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10241_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10242">
    <li>
      <a href="#inst_tag_10242_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10242_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10242_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10243">
    <li>
      <a href="#inst_tag_10243_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10243_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10243_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10244">
    <li>
      <a href="#inst_tag_10244_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10244_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10244_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10245">
    <li>
      <a href="#inst_tag_10245_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10245_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10245_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10246">
    <li>
      <a href="#inst_tag_10246_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10246_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10246_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10247">
    <li>
      <a href="#inst_tag_10247_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10247_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10247_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10248">
    <li>
      <a href="#inst_tag_10248_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10248_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10248_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10249">
    <li>
      <a href="#inst_tag_10249_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_10249_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10249_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_T_C_S_C_L_R_Bm_I2o1">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
