{"Hsien-Hsin S. Lee": [["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", "hpca", 2001]], "Mikhail Smelyanskiy": [["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", "hpca", 2001]], "Chris J. Newburn": [["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", "hpca", 2001]], "Gary S. Tyson": [["Stack Value File: Custom Microarchitecture for the Stack", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", "hpca", 2001], ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", "hpca", 2001]], "Perry H. Wang": [["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", "hpca", 2001]], "Hong Wang": [["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", "hpca", 2001]], "Ralph-Michael Kling": [["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", "hpca", 2001]], "Kalpana Ramakrishnan": [["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", "hpca", 2001]], "John Paul Shen": [["Register Renaming and Scheduling for Dynamic Execution of Predicated Code", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", "hpca", 2001]], "Pierre Michaud": [["Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors", ["Pierre Michaud", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2001.903249", "hpca", 2001]], "Andre Seznec": [["Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors", ["Pierre Michaud", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2001.903249", "hpca", 2001]], "Amir Roth": [["Speculative Data-Driven Multithreading", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903250", "hpca", 2001]], "Gurindar S. Sohi": [["Speculative Data-Driven Multithreading", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903250", "hpca", 2001], ["A Programmable Co-Processor for Profiling", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903267", "hpca", 2001]], "Xiaogang Qiu": [["Towards Virtually-Addressed Memory Hierarchies", ["Xiaogang Qiu", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2001.903251", "hpca", 2001]], "Michel Dubois": [["Towards Virtually-Addressed Memory Hierarchies", ["Xiaogang Qiu", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2001.903251", "hpca", 2001]], "Zhen Fang": [["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", "hpca", 2001]], "Lixin Zhang": [["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", "hpca", 2001]], "John B. Carter": [["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", "hpca", 2001]], "Wilson C. Hsieh": [["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", "hpca", 2001]], "Sally A. McKee": [["Reevaluating Online Superpage Promotion with Hardware Support", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", "hpca", 2001]], "Bulent Abali": [["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", "hpca", 2001]], "Hubertus Franke": [["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", "hpca", 2001]], "Xiaowei Shen": [["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", "hpca", 2001]], "Dan E. Poff": [["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", "hpca", 2001]], "T. Basil Smith": [["Performance of Hardware Compressed Main Memory", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", "hpca", 2001]], "Andreas Moshovos": [["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", "hpca", 2001]], "Gokhan Memik": [["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", "hpca", 2001]], "Babak Falsafi": [["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", "hpca", 2001], ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", "hpca", 2001]], "Alok N. Choudhary": [["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", "hpca", 2001]], "Manuel E. Acacio": [["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", "hpca", 2001]], "Jose Gonzalez": [["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", "hpca", 2001]], "Jose M. Garcia": [["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", "hpca", 2001]], "Jose Duato": [["A New Scalable Directory Architecture for Large-Scale Multiprocessors", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", "hpca", 2001]], "Mithuna Thottethodi": [["Self-Tuned Congestion Control for Multiprocessor Networks", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", "hpca", 2001]], "Alvin R. Lebeck": [["Self-Tuned Congestion Control for Multiprocessor Networks", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", "hpca", 2001]], "Shubhendu S. Mukherjee": [["Self-Tuned Congestion Control for Multiprocessor Networks", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", "hpca", 2001]], "Yan Solihin": [["Automatically Mapping Code on an Intelligent Memory Architecture", ["Jaejin Lee", "Yan Solihin", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2001.903257", "hpca", 2001]], "Josep Torrellas": [["Automatically Mapping Code on an Intelligent Memory Architecture", ["Jaejin Lee", "Yan Solihin", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2001.903257", "hpca", 2001]], "Krishnan Kailas": [["CARS: A New Code Generation Framework for Clustered ILP Processors", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", "hpca", 2001]], "Kemal Ebcioglu": [["CARS: A New Code Generation Framework for Clustered ILP Processors", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", "hpca", 2001]], "Ashok K. Agrawala": [["CARS: A New Code Generation Framework for Clustered ILP Processors", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", "hpca", 2001]], "Michael D. Powell": [["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", "hpca", 2001]], "Kaushik Roy": [["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", "hpca", 2001]], "T. N. Vijaykumar": [["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", "hpca", 2001]], "Victor Delaluz": [["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", "hpca", 2001]], "Mahmut T. Kandemir": [["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", "hpca", 2001]], "Narayanan Vijaykrishnan": [["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", "hpca", 2001]], "Anand Sivasubramaniam": [["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", "hpca", 2001]], "Mary Jane Irwin": [["DRAM Energy Management Using Software and Hardware Directed Power Mode Control", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", "hpca", 2001]], "David M. Brooks": [["Dynamic Thermal Management for High-Performance Microprocessors", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2001.903261", "hpca", 2001]], "Margaret Martonosi": [["Dynamic Thermal Management for High-Performance Microprocessors", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2001.903261", "hpca", 2001]], "Eric Tune": [["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", "hpca", 2001]], "Dongning Liang": [["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", "hpca", 2001]], "Dean M. Tullsen": [["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", "hpca", 2001]], "Brad Calder": [["Dynamic Prediction of Critical Path Instructions", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", "hpca", 2001]], "Daniel A. Jimenez": [["Dynamic Branch Prediction with Perceptrons", ["Daniel A. Jimenez", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2001.903263", "hpca", 2001]], "Calvin Lin": [["Dynamic Branch Prediction with Perceptrons", ["Daniel A. Jimenez", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2001.903263", "hpca", 2001]], "Bart Goeman": [["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", "hpca", 2001]], "Hans Vandierendonck": [["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", "hpca", 2001]], "Koenraad De Bosschere": [["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", "hpca", 2001]], "Jesus Corbal": [["DLP + TLP Processors for the Next Generation of Media Workloads", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", "hpca", 2001]], "Roger Espasa": [["DLP + TLP Processors for the Next Generation of Media Workloads", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", "hpca", 2001]], "Mateo Valero": [["DLP + TLP Processors for the Next Generation of Media Workloads", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", "hpca", 2001]], "Harold W. Cain": [["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", "hpca", 2001]], "Ravi Rajwar": [["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", "hpca", 2001]], "Morris Marden": [["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", "hpca", 2001]], "Mikko H. Lipasti": [["An Architectural Evaluation of Java TPC-W", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", "hpca", 2001]], "Craig B. Zilles": [["A Programmable Co-Processor for Profiling", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903267", "hpca", 2001]], "Li-Shiuan Peh": [["A Delay Model and Speculative Architecture for Pipelined Routers", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2001.903268", "hpca", 2001]], "William J. Dally": [["A Delay Model and Speculative Architecture for Pipelined Routers", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2001.903268", "hpca", 2001]], "Taliver Heath": [["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", "hpca", 2001]], "Samian Kaur": [["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", "hpca", 2001]], "Richard P. Martin": [["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", "hpca", 2001]], "Thu D. Nguyen": [["Quantifying the Impact of Architectural Scaling on Communication", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", "hpca", 2001]], "Murali Annavaram": [["Call Graph Prefetching for Database Applications", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", "hpca", 2001]], "Jignesh M. Patel": [["Call Graph Prefetching for Database Applications", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", "hpca", 2001]], "Edward S. Davidson": [["Call Graph Prefetching for Database Applications", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", "hpca", 2001], ["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", "hpca", 2001]], "Viji Srinivasan": [["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", "hpca", 2001]], "Mark J. Charney": [["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", "hpca", 2001]], "Thomas R. Puzak": [["Branch History Guided Instruction Prefetching", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", "hpca", 2001]], "Wei-Fen Lin": [["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", "hpca", 2001]], "Steven K. Reinhardt": [["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", "hpca", 2001]], "Doug Burger": [["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", "hpca", 2001]]}