Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 12 11:18:42 2017
| Host         : DESKTOP-PK5D2H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GreenGoblin_won_pos_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Wolvie_won_pos_reg[3]/Q (HIGH)

 There are 276 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: heart_pos_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Sbam_pos_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/Wolvie_lives_out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/attack_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_jump/jump_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_mov/movement_enable_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/GreenGoblin_lives_out_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/Sbam_pos_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: inst_graphic/GreenGoblin_enable_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 799 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 565 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.631        0.000                      0                 2184        0.054        0.000                      0                 2184        3.000        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         23.631        0.000                      0                 2184        0.152        0.000                      0                 2184       19.500        0.000                       0                   567  
  clkfbout_pixelClkGen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       23.635        0.000                      0                 2184        0.152        0.000                      0                 2184       19.500        0.000                       0                   567  
  clkfbout_pixelClkGen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         23.631        0.000                      0                 2184        0.054        0.000                      0                 2184  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       23.631        0.000                      0                 2184        0.054        0.000                      0                 2184  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       23.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.631ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.708ns  (logic 2.064ns (13.140%)  route 13.644ns (86.860%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.940    14.796    inst_graphic/pixel0
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X67Y109        FDRE (Setup_fdre_C_R)       -0.429    38.427    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 23.631    

Slack (MET) :             23.655ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X62Y110        FDRE (Setup_fdre_C_R)       -0.524    38.331    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.655    

Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.570ns  (logic 2.064ns (13.256%)  route 13.506ns (86.744%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.801    14.657    inst_graphic/pixel0
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X66Y108        FDSE (Setup_fdse_C_S)       -0.524    38.333    inst_graphic/pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.750ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.750    

Slack (MET) :             23.750ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.750    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 2.064ns (13.272%)  route 13.487ns (86.728%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.782    14.638    inst_graphic/pixel0
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X65Y108        FDRE (Setup_fdre_C_R)       -0.429    38.428    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.794ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 2.064ns (13.277%)  route 13.482ns (86.723%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.777    14.633    inst_graphic/pixel0
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X65Y109        FDSE (Setup_fdse_C_S)       -0.429    38.427    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 23.794    

Slack (MET) :             23.829ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 2.064ns (13.307%)  route 13.447ns (86.693%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.742    14.598    inst_graphic/pixel0
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.427    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.829    

Slack (MET) :             23.895ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 2.064ns (13.365%)  route 13.379ns (86.635%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.675    14.531    inst_graphic/pixel0
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y109        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                 23.895    

Slack (MET) :             23.919ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 2.064ns (13.384%)  route 13.358ns (86.616%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.653    14.509    inst_graphic/pixel0
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.429    38.428    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 23.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[7]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.022    -0.568    inst_graphic/map_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.340    inst_graphic/inst_vga/pixel_in_reg[11][1]
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.070    -0.495    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[5]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.016    -0.574    inst_graphic/map_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.411    inst_graphic/map_row[6]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.019    -0.571    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.346    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X70Y109        FDRE (Hold_fdre_C_D)         0.059    -0.506    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.037%)  route 0.286ns (66.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/brom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/brom_addr_reg[7]/Q
                         net (fo=10, routed)          0.286    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.336    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.090%)  route 0.285ns (66.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/brom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/brom_addr_reg[10]/Q
                         net (fo=10, routed)          0.285    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.336    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.766%)  route 0.115ns (41.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.560    -0.604    inst_graphic/inst_vga/clk_out1
    SLICE_X46Y103        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.325    inst_graphic/map_col[6]
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.495    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.344    inst_graphic/map_col[7]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.517    inst_graphic/map_col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.342    inst_graphic/map_col[4]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.517    inst_graphic/map_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y27     inst_graphic/inst_brom_wolvie/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y20     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y96     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y53     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_120_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y112    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_237_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y42     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_102_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y108    inst_graphic/inst_vga/blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    inst_graphic/inst_vga/blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y107    inst_graphic/inst_vga/blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y108    inst_graphic/inst_vga/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y109    inst_graphic/inst_vga/green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y107    inst_graphic/inst_vga/green_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y96     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y21     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_81_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y39     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y53     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_120_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X16Y22     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_144_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y72     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_168_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X18Y152    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_183_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X19Y152    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_216_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y112    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_237_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_60_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.635ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.708ns  (logic 2.064ns (13.140%)  route 13.644ns (86.860%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.940    14.796    inst_graphic/pixel0
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.094    38.859    
    SLICE_X67Y109        FDRE (Setup_fdre_C_R)       -0.429    38.430    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 23.635    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.094    38.858    
    SLICE_X62Y110        FDRE (Setup_fdre_C_R)       -0.524    38.334    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.679ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.570ns  (logic 2.064ns (13.256%)  route 13.506ns (86.744%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.801    14.657    inst_graphic/pixel0
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.094    38.860    
    SLICE_X66Y108        FDSE (Setup_fdse_C_S)       -0.524    38.336    inst_graphic/pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                 23.679    

Slack (MET) :             23.753ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.094    38.858    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.429    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.753    

Slack (MET) :             23.753ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.094    38.858    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.429    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.753    

Slack (MET) :             23.793ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 2.064ns (13.272%)  route 13.487ns (86.728%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.782    14.638    inst_graphic/pixel0
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.094    38.860    
    SLICE_X65Y108        FDRE (Setup_fdre_C_R)       -0.429    38.431    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                 23.793    

Slack (MET) :             23.797ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 2.064ns (13.277%)  route 13.482ns (86.723%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.777    14.633    inst_graphic/pixel0
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.094    38.859    
    SLICE_X65Y109        FDSE (Setup_fdse_C_S)       -0.429    38.430    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 23.797    

Slack (MET) :             23.832ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 2.064ns (13.307%)  route 13.447ns (86.693%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.742    14.598    inst_graphic/pixel0
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.094    38.859    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.430    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.832    

Slack (MET) :             23.899ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 2.064ns (13.365%)  route 13.379ns (86.635%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.675    14.531    inst_graphic/pixel0
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.094    38.858    
    SLICE_X63Y109        FDSE (Setup_fdse_C_S)       -0.429    38.429    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                 23.899    

Slack (MET) :             23.922ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 2.064ns (13.384%)  route 13.358ns (86.616%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.653    14.509    inst_graphic/pixel0
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.094    38.860    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.429    38.431    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 23.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[7]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.022    -0.568    inst_graphic/map_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.340    inst_graphic/inst_vga/pixel_in_reg[11][1]
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.070    -0.495    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[5]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.016    -0.574    inst_graphic/map_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.411    inst_graphic/map_row[6]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.019    -0.571    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.346    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X70Y109        FDRE (Hold_fdre_C_D)         0.059    -0.506    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.037%)  route 0.286ns (66.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/brom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/brom_addr_reg[7]/Q
                         net (fo=10, routed)          0.286    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.336    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.090%)  route 0.285ns (66.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/brom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/brom_addr_reg[10]/Q
                         net (fo=10, routed)          0.285    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.336    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.766%)  route 0.115ns (41.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.560    -0.604    inst_graphic/inst_vga/clk_out1
    SLICE_X46Y103        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.325    inst_graphic/map_col[6]
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.495    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.344    inst_graphic/map_col[7]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.517    inst_graphic/map_col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.342    inst_graphic/map_col[4]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.517    inst_graphic/map_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y27     inst_graphic/inst_brom_wolvie/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y20     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y96     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y53     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_120_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y112    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_237_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y42     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_102_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y108    inst_graphic/inst_vga/blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y109    inst_graphic/inst_vga/blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y107    inst_graphic/inst_vga/blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y108    inst_graphic/inst_vga/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y109    inst_graphic/inst_vga/green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y107    inst_graphic/inst_vga/green_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y96     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y21     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_81_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y39     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_99_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y53     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_120_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X16Y22     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_144_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y72     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_168_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X18Y152    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_183_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X19Y152    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_216_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y112    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_237_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_60_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       23.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.631ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.708ns  (logic 2.064ns (13.140%)  route 13.644ns (86.860%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.940    14.796    inst_graphic/pixel0
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X67Y109        FDRE (Setup_fdre_C_R)       -0.429    38.427    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 23.631    

Slack (MET) :             23.655ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X62Y110        FDRE (Setup_fdre_C_R)       -0.524    38.331    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.655    

Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.570ns  (logic 2.064ns (13.256%)  route 13.506ns (86.744%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.801    14.657    inst_graphic/pixel0
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X66Y108        FDSE (Setup_fdse_C_S)       -0.524    38.333    inst_graphic/pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.750ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.750    

Slack (MET) :             23.750ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.750    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 2.064ns (13.272%)  route 13.487ns (86.728%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.782    14.638    inst_graphic/pixel0
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X65Y108        FDRE (Setup_fdre_C_R)       -0.429    38.428    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.794ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 2.064ns (13.277%)  route 13.482ns (86.723%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.777    14.633    inst_graphic/pixel0
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X65Y109        FDSE (Setup_fdse_C_S)       -0.429    38.427    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 23.794    

Slack (MET) :             23.829ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 2.064ns (13.307%)  route 13.447ns (86.693%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.742    14.598    inst_graphic/pixel0
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.427    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.829    

Slack (MET) :             23.895ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 2.064ns (13.365%)  route 13.379ns (86.635%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.675    14.531    inst_graphic/pixel0
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y109        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                 23.895    

Slack (MET) :             23.919ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 2.064ns (13.384%)  route 13.358ns (86.616%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.653    14.509    inst_graphic/pixel0
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.429    38.428    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 23.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[7]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.022    -0.471    inst_graphic/map_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.340    inst_graphic/inst_vga/pixel_in_reg[11][1]
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.070    -0.398    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[5]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.016    -0.477    inst_graphic/map_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.411    inst_graphic/map_row[6]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.019    -0.474    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.346    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X70Y109        FDRE (Hold_fdre_C_D)         0.059    -0.409    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.037%)  route 0.286ns (66.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/brom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/brom_addr_reg[7]/Q
                         net (fo=10, routed)          0.286    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
                         clock uncertainty            0.098    -0.421    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.238    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.090%)  route 0.285ns (66.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/brom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/brom_addr_reg[10]/Q
                         net (fo=10, routed)          0.285    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
                         clock uncertainty            0.098    -0.421    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.238    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.766%)  route 0.115ns (41.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.560    -0.604    inst_graphic/inst_vga/clk_out1
    SLICE_X46Y103        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.325    inst_graphic/map_col[6]
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.398    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.344    inst_graphic/map_col[7]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.420    inst_graphic/map_col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.342    inst_graphic/map_col[4]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.420    inst_graphic/map_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.631ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.708ns  (logic 2.064ns (13.140%)  route 13.644ns (86.860%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.940    14.796    inst_graphic/pixel0
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X67Y109        FDRE (Setup_fdre_C_R)       -0.429    38.427    inst_graphic/pixel_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 23.631    

Slack (MET) :             23.655ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X62Y110        FDRE                                         r  inst_graphic/pixel_in_reg[11]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X62Y110        FDRE (Setup_fdre_C_R)       -0.524    38.331    inst_graphic/pixel_in_reg[11]
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.655    

Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.570ns  (logic 2.064ns (13.256%)  route 13.506ns (86.744%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.801    14.657    inst_graphic/pixel0
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X66Y108        FDSE                                         r  inst_graphic/pixel_in_reg[0]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X66Y108        FDSE (Setup_fdse_C_S)       -0.524    38.333    inst_graphic/pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.750ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[5]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.750    

Slack (MET) :             23.750ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.064ns (13.240%)  route 13.525ns (86.760%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.820    14.676    inst_graphic/pixel0
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y110        FDSE                                         r  inst_graphic/pixel_in_reg[9]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y110        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[9]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 23.750    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 2.064ns (13.272%)  route 13.487ns (86.728%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.782    14.638    inst_graphic/pixel0
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X65Y108        FDRE                                         r  inst_graphic/pixel_in_reg[3]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X65Y108        FDRE (Setup_fdre_C_R)       -0.429    38.428    inst_graphic/pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.794ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 2.064ns (13.277%)  route 13.482ns (86.723%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.777    14.633    inst_graphic/pixel0
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X65Y109        FDSE (Setup_fdse_C_S)       -0.429    38.427    inst_graphic/pixel_in_reg[1]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 23.794    

Slack (MET) :             23.829ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 2.064ns (13.307%)  route 13.447ns (86.693%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.742    14.598    inst_graphic/pixel0
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.494    38.473    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/pixel_in_reg[7]/C
                         clock pessimism              0.480    38.954    
                         clock uncertainty           -0.098    38.856    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.427    inst_graphic/pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                 23.829    

Slack (MET) :             23.895ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 2.064ns (13.365%)  route 13.379ns (86.635%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.675    14.531    inst_graphic/pixel0
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.493    38.472    inst_graphic/clk_out1
    SLICE_X63Y109        FDSE                                         r  inst_graphic/pixel_in_reg[4]/C
                         clock pessimism              0.480    38.953    
                         clock uncertainty           -0.098    38.855    
    SLICE_X63Y109        FDSE (Setup_fdse_C_S)       -0.429    38.426    inst_graphic/pixel_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                 23.895    

Slack (MET) :             23.919ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/pixel_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 2.064ns (13.384%)  route 13.358ns (86.616%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.627    -0.913    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y61         FDRE                                         r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=99, routed)          4.864     4.470    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.594 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.594    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     4.835 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.835     7.669    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.967 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.967    inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     8.179 r  inst_graphic/inst_brom_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           2.164    10.344    inst_graphic/brom_top_pixel_out[9]
    SLICE_X63Y80         LUT4 (Prop_lut4_I2_O)        0.299    10.643 f  inst_graphic/pixel_in[11]_i_22/O
                         net (fo=1, routed)           0.520    11.163    inst_graphic/pixel_in[11]_i_22_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  inst_graphic/pixel_in[11]_i_13/O
                         net (fo=1, routed)           1.000    12.287    inst_Green_Goblin_att/bbstub_douta[5]
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.411 f  inst_Green_Goblin_att/pixel_in[11]_i_5/O
                         net (fo=13, routed)          1.321    13.732    inst_graphic/map_col_reg[7]_2
    SLICE_X58Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  inst_graphic/pixel_in[11]_i_1/O
                         net (fo=12, routed)          0.653    14.509    inst_graphic/pixel0
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         1.495    38.474    inst_graphic/clk_out1
    SLICE_X67Y107        FDRE                                         r  inst_graphic/pixel_in_reg[10]/C
                         clock pessimism              0.480    38.955    
                         clock uncertainty           -0.098    38.857    
    SLICE_X67Y107        FDRE (Setup_fdre_C_R)       -0.429    38.428    inst_graphic/pixel_in_reg[10]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 23.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[7]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[7]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.022    -0.471    inst_graphic/map_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X65Y109        FDSE                                         r  inst_graphic/pixel_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.340    inst_graphic/inst_vga/pixel_in_reg[11][1]
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.070    -0.398    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.416    inst_graphic/map_row[5]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[5]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.016    -0.477    inst_graphic/map_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_graphic/inst_vga/map_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  inst_graphic/inst_vga/map_row_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.411    inst_graphic/map_row[6]
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y101        FDRE                                         r  inst_graphic/map_row_reg[6]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.019    -0.474    inst_graphic/map_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inst_graphic/pixel_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X67Y109        FDRE                                         r  inst_graphic/pixel_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/pixel_in_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.346    inst_graphic/inst_vga/pixel_in_reg[11][6]
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/inst_vga/clk_out1
    SLICE_X70Y109        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X70Y109        FDRE (Hold_fdre_C_D)         0.059    -0.409    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.037%)  route 0.286ns (66.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/brom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/brom_addr_reg[7]/Q
                         net (fo=10, routed)          0.286    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
                         clock uncertainty            0.098    -0.421    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.238    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_graphic/brom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.090%)  route 0.285ns (66.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/brom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/brom_addr_reg[10]/Q
                         net (fo=10, routed)          0.285    -0.173    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.879    -0.794    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.519    
                         clock uncertainty            0.098    -0.421    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.238    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.766%)  route 0.115ns (41.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.560    -0.604    inst_graphic/inst_vga/clk_out1
    SLICE_X46Y103        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  inst_graphic/inst_vga/map_col_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.325    inst_graphic/map_col[6]
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X45Y102        FDRE                                         r  inst_graphic/map_col_reg[6]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.398    inst_graphic/map_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.344    inst_graphic/map_col[7]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[7]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.420    inst_graphic/map_col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/map_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_graphic/inst_vga/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/map_col_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.342    inst_graphic/map_col[4]
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=565, routed)         0.832    -0.841    inst_graphic/clk_out1
    SLICE_X49Y100        FDRE                                         r  inst_graphic/map_col_reg[4]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.420    inst_graphic/map_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.077    





