Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:31:56 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.071        0.000                      0                27236        0.024        0.000                      0                27236        3.458        0.000                       0                 13336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.071        0.000                      0                27236        0.024        0.000                      0                27236        3.458        0.000                       0                 13336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 3.853ns (48.712%)  route 4.057ns (51.288%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.096     7.208 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[3]
                         net (fo=11, routed)          0.732     7.940    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[35]
    SLICE_X142Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y32        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 3.880ns (49.165%)  route 4.012ns (50.835%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     7.235 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[7]
                         net (fo=11, routed)          0.687     7.922    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[39]
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y33        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 3.880ns (49.328%)  route 3.986ns (50.672%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     7.235 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[5]
                         net (fo=11, routed)          0.661     7.896    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[37]
    SLICE_X143Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X143Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X143Y32        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 3.846ns (48.965%)  route 4.009ns (51.035%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     7.227 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[2]
                         net (fo=11, routed)          0.658     7.885    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/DSP_ALU_INST[8]
    SLICE_X141Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/ap_clk
    SLICE_X141Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X141Y33        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 3.895ns (49.596%)  route 3.958ns (50.404%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     7.276 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[7]
                         net (fo=11, routed)          0.608     7.883    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[47]
    SLICE_X141Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X141Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X141Y29        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 3.895ns (49.611%)  route 3.956ns (50.389%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     7.276 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[5]
                         net (fo=11, routed)          0.605     7.881    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[45]
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X139Y31        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_18
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 3.865ns (49.231%)  route 3.986ns (50.769%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     7.194 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/O[5]
                         net (fo=11, routed)          0.687     7.881    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[29]
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y34        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_21
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 3.895ns (49.680%)  route 3.945ns (50.320%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     7.276 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/O[7]
                         net (fo=11, routed)          0.594     7.870    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[47]
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X139Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X139Y31        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/i___186_psdsp_16
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 3.850ns (49.110%)  route 3.990ns (50.890%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.127 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.153    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0_n_4
    SLICE_X132Y24        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.168 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.194    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[48][0]
    SLICE_X132Y25        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     7.257 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[48]_i_1__0/O[0]
                         net (fo=11, routed)          0.613     7.870    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I8[48]
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y33        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_34
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 3.831ns (48.903%)  route 4.003ns (51.097%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     7.160 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/O[3]
                         net (fo=11, routed)          0.704     7.864    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[27]
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y34        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y34        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_23
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/phi_x_reg_299_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X107Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/phi_x_reg_299_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/phi_x_reg_299_reg[19]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[63]_0[19]
    SLICE_X107Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/ap_clk
    SLICE_X107Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X107Y61        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (61.858%)  route 0.036ns (38.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X108Y119       FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[2]/Q
                         net (fo=6, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[2]
    SLICE_X108Y119       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.102 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56[3]_i_2/O
                         net (fo=1, routed)           0.006     0.108    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/add_ln28_fu_228_p2[3]
    SLICE_X108Y119       FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X108Y119       FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X108Y119       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/j_fu_56_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/mul3_reg_333_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/din1_buf1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X117Y74        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/mul3_reg_333_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y74        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/mul3_reg_333_reg[7]/Q
                         net (fo=1, routed)           0.056     0.108    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/din1_buf1_reg[63]_0[7]
    SLICE_X117Y76        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/din1_buf1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/ap_clk
    SLICE_X117Y76        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/din1_buf1_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X117Y76        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63/din1_buf1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2108_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X123Y116       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y116       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_fu_1929_p2[58]
    SLICE_X123Y115       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2108_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X123Y115       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2108_reg[58]/C
                         clock pessimism              0.000     0.018    
    SLICE_X123Y115       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/reg_2108_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/trunc_ln408_reg_422_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/ap_clk
    SLICE_X98Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/trunc_ln408_reg_422_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/trunc_ln408_reg_422_reg[8]/Q
                         net (fo=1, routed)           0.058     0.110    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/trunc_ln408_reg_422[8]
    SLICE_X98Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/ap_clk
    SLICE_X98Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X98Y57         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/out_bits_3_reg_436_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U94/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2102_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.175%)  route 0.059ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U94/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X94Y94         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U94/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U94/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[28]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/grp_fu_1924_p2[28]
    SLICE_X94Y93         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2102_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y93         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2102_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X94Y93         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2102_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/reg_189_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X113Y60        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/r_tdata_0[56]
    SLICE_X113Y59        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/reg_189_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X113Y59        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/reg_189_reg[56]/C
                         clock pessimism              0.000     0.019    
    SLICE_X113Y59        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/reg_189_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2108_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X123Y116       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y116       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U95/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=1, routed)           0.059     0.110    bd_0_i/hls_inst/inst/grp_fu_1929_p2[57]
    SLICE_X123Y116       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2108_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X123Y116       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2108_reg[57]/C
                         clock pessimism              0.000     0.019    
    SLICE_X123Y116       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2108_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2114_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X82Y110        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[50]/Q
                         net (fo=1, routed)           0.058     0.110    bd_0_i/hls_inst/inst/grp_fu_1934_p2[50]
    SLICE_X82Y109        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2114_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y109        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2114_reg[50]/C
                         clock pessimism              0.000     0.019    
    SLICE_X82Y109        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2114_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/mul1_reg_323_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62/din1_buf1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X124Y70        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/mul1_reg_323_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y70        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/mul1_reg_323_reg[40]/Q
                         net (fo=1, routed)           0.058     0.110    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62/din1_buf1_reg[63]_0[40]
    SLICE_X124Y70        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62/din1_buf1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62/ap_clk
    SLICE_X124Y70        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62/din1_buf1_reg[40]/C
                         clock pessimism              0.000     0.019    
    SLICE_X124Y70        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62/din1_buf1_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y20  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y20  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y15  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y15  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.160ns  (logic 0.135ns (84.375%)  route 0.025ns (15.625%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X106Y129       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     0.135 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.025     0.160    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.063ns  (logic 0.048ns (76.190%)  route 0.015ns (23.810%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X106Y129       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     0.048 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.015     0.063    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 1.691ns (31.752%)  route 3.635ns (68.248%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X102Y109       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.182     0.290    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X102Y112       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.438 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.402     0.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_4
    SLICE_X104Y114       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     0.975 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.447     1.423    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_2
    SLICE_X108Y112       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.546 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.732    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X108Y112       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.786 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.487     2.273    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X15Y36       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.438 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X15Y36       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.979 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.979    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y36       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.516     3.603    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X105Y113       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.713 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.154     3.867    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2054_reg[54]
    SLICE_X105Y113       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     3.918 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.097     4.015    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X105Y113       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.104 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[54]_INST_0/O
                         net (fo=6, routed)           1.077     5.181    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[54]
    SLICE_X114Y113       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.218 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[54]_INST_0_i_1/O
                         net (fo=1, routed)           0.087     5.305    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[54]_INST_0_i_1_n_4
    SLICE_X114Y113       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.356 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[54]_INST_0/O
                         net (fo=0)                   0.000     5.356    work_y_d1[54]
                                                                      r  work_y_d1[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.255ns  (logic 1.815ns (34.536%)  route 3.440ns (65.464%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X121Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y110       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=13, routed)          0.478     0.586    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X119Y106       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.301     0.986    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X118Y110       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.086 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_58__0/O
                         net (fo=4, routed)           0.472     1.557    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[17]
    SLICE_X122Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.709 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_8__1/O
                         net (fo=1, routed)           0.177     1.886    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[39]
    DSP48E2_X16Y39       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[39]_C_DATA[39])
                                                      0.105     1.991 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     1.991    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X16Y39       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[47])
                                                      0.585     2.576 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.576    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y39       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.401     3.086    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X117Y110       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.244 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.150     3.394    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X118Y111       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.546 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.258     3.804    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y116       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.903 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.094     3.997    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_4
    SLICE_X117Y114       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.087 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=6, routed)           0.854     4.941    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[60]
    SLICE_X109Y117       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     4.978 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.256     5.234    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[60]_INST_0_i_1_n_4
    SLICE_X109Y117       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.285 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[60]_INST_0/O
                         net (fo=0)                   0.000     5.285    work_y_d1[60]
                                                                      r  work_y_d1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d0[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.245ns  (logic 1.693ns (32.281%)  route 3.552ns (67.719%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X102Y109       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.182     0.290    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X102Y112       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.438 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.402     0.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_4
    SLICE_X104Y114       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     0.975 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.447     1.423    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_2
    SLICE_X108Y112       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.546 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.732    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X108Y112       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.786 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.487     2.273    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X15Y36       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.438 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X15Y36       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.979 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.979    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y36       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.088 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.516     3.603    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X105Y113       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.713 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.154     3.867    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2054_reg[54]
    SLICE_X105Y113       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     3.918 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.097     4.015    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X105Y113       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.104 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[54]_INST_0/O
                         net (fo=6, routed)           1.081     5.185    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[54]
    SLICE_X114Y113       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.275 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[54]_INST_0/O
                         net (fo=0)                   0.000     5.275    work_y_d0[54]
                                                                      r  work_y_d0[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.237ns  (logic 2.020ns (38.572%)  route 3.217ns (61.428%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X85Y75         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.226     0.334    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X85Y75         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     0.484 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.222     0.706    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_4
    SLICE_X87Y77         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     0.873 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.215     1.088    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X84Y77         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.123 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.063     1.185    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_4
    SLICE_X84Y77         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.333 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.269     1.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X84Y77         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.656 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.325     1.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y26       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.146 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.687 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.796 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.429     3.225    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X87Y105        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.335 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.217     3.552    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X87Y105        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     3.700 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.148     3.849    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X86Y105        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     3.939 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.095     4.034    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_4
    SLICE_X86Y105        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.085 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=6, routed)           0.752     4.837    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[60]
    SLICE_X100Y116       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     4.960 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.256     5.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1_n_4
    SLICE_X100Y116       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.267 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0/O
                         net (fo=0)                   0.000     5.267    work_x_d1[60]
                                                                      r  work_x_d1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.192ns  (logic 1.964ns (37.827%)  route 3.228ns (62.173%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X121Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y110       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=13, routed)          0.478     0.586    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X119Y106       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.301     0.986    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X118Y110       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.086 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_58__0/O
                         net (fo=4, routed)           0.472     1.557    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[17]
    SLICE_X122Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.709 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_8__1/O
                         net (fo=1, routed)           0.177     1.886    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[39]
    DSP48E2_X16Y39       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[39]_C_DATA[39])
                                                      0.105     1.991 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     1.991    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X16Y39       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[47])
                                                      0.585     2.576 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.576    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y39       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.685 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.401     3.086    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X117Y110       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.244 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.143     3.387    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2068_reg[54]
    SLICE_X118Y111       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.537 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.143     3.680    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X118Y114       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.770 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.470     4.240    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_4
    SLICE_X115Y114       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.398 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O
                         net (fo=6, routed)           0.409     4.807    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[56]
    SLICE_X112Y113       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.897 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0_i_1/O
                         net (fo=1, routed)           0.235     5.132    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0_i_1_n_4
    SLICE_X111Y113       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.222 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0/O
                         net (fo=0)                   0.000     5.222    work_y_d1[56]
                                                                      r  work_y_d1[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.083ns  (logic 1.861ns (36.615%)  route 3.222ns (63.385%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X102Y109       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.182     0.290    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X102Y112       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.438 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.402     0.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_4
    SLICE_X104Y114       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     0.975 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.447     1.423    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_2
    SLICE_X108Y112       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.546 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.732    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X108Y112       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.786 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.487     2.273    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X15Y36       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.438 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.438    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X15Y36       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.979 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.979    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y36       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.088 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.516     3.603    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X105Y113       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.713 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.154     3.867    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2054_reg[54]
    SLICE_X105Y113       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     3.918 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.067     3.985    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X105Y113       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.133 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.142     4.275    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_4
    SLICE_X106Y113       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.326 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=6, routed)           0.513     4.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[55]
    SLICE_X114Y113       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     4.877 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.091     4.968    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1_n_4
    SLICE_X114Y113       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     5.079 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0/O
                         net (fo=0)                   0.034     5.113    work_y_d1[55]
                                                                      r  work_y_d1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.041ns  (logic 1.465ns (29.061%)  route 3.576ns (70.939%))
  Logic Levels:           9  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X121Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y110       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=13, routed)          0.478     0.586    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X119Y106       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.301     0.986    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X118Y110       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.086 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_58__0/O
                         net (fo=4, routed)           0.472     1.557    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[17]
    SLICE_X122Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.709 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_8__1/O
                         net (fo=1, routed)           0.177     1.886    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[39]
    DSP48E2_X16Y39       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[39]_C_DATA[39])
                                                      0.105     1.991 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     1.991    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X16Y39       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[41])
                                                      0.585     2.576 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     2.576    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<41>
    DSP48E2_X16Y39       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[41]_P[41])
                                                      0.109     2.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[41]
                         net (fo=1, routed)           0.473     3.158    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/P[40]
    SLICE_X121Y102       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.248 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_12/O
                         net (fo=6, routed)           1.590     4.838    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[40]
    SLICE_X116Y95        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.935 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[40]_INST_0_i_1/O
                         net (fo=1, routed)           0.086     5.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[40]_INST_0_i_1_n_4
    SLICE_X116Y95        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.071 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[40]_INST_0/O
                         net (fo=0)                   0.000     5.071    work_y_d1[40]
                                                                      r  work_y_d1[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 1.780ns (35.421%)  route 3.245ns (64.579%))
  Logic Levels:           12  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X121Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y110       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=13, routed)          0.478     0.586    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X119Y106       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.301     0.986    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X118Y110       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.086 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_58__0/O
                         net (fo=4, routed)           0.472     1.557    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[17]
    SLICE_X122Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.709 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_8__1/O
                         net (fo=1, routed)           0.177     1.886    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[39]
    DSP48E2_X16Y39       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[39]_C_DATA[39])
                                                      0.105     1.991 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     1.991    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X16Y39       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[47])
                                                      0.585     2.576 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.576    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y39       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.685 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.401     3.086    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X117Y110       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.244 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.150     3.394    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X118Y111       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.546 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.204     3.750    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y115       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.786 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.041     3.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_4
    SLICE_X117Y115       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     3.863 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=6, routed)           0.865     4.727    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[62]
    SLICE_X110Y114       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.776 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.157     4.933    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0_i_1_n_4
    SLICE_X110Y114       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.055 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0/O
                         net (fo=0)                   0.000     5.055    work_y_d1[62]
                                                                      r  work_y_d1[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d0[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 1.828ns (36.419%)  route 3.191ns (63.581%))
  Logic Levels:           11  (DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X121Y110       FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y110       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=13, routed)          0.478     0.586    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X119Y106       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/i_no_versal_es1_workaround.DSP_i_96__0/O
                         net (fo=44, routed)          0.301     0.986    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist__0[0]
    SLICE_X118Y110       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.086 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_58__0/O
                         net (fo=4, routed)           0.472     1.557    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[1].shifted_temp[17]
    SLICE_X122Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.709 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/i_no_versal_es1_workaround.DSP_i_8__1/O
                         net (fo=1, routed)           0.177     1.886    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[39]
    DSP48E2_X16Y39       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[39]_C_DATA[39])
                                                      0.105     1.991 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     1.991    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X16Y39       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[47])
                                                      0.585     2.576 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.576    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y39       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.685 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.401     3.086    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X117Y110       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.244 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.150     3.394    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X118Y111       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.546 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.258     3.804    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y116       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.903 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.094     3.997    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_4
    SLICE_X117Y114       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.087 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=6, routed)           0.861     4.948    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[63][60]
    SLICE_X109Y117       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     5.049 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[60]_INST_0/O
                         net (fo=0)                   0.000     5.049    work_y_d0[60]
                                                                      r  work_y_d0[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 1.887ns (37.872%)  route 3.096ns (62.128%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X81Y85         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.305     0.413    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X81Y89         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.132     0.690    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_4
    SLICE_X81Y90         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.800 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.469     1.269    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_2
    SLICE_X84Y86         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.417 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.157     1.574    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X84Y86         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.628 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.290     1.918    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y28       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.083 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.083    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.624 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.624    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.733 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.501     3.234    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X84Y103        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     3.302 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.124     3.426    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/ram_reg_bram_1
    SLICE_X84Y106        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.462 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.098     3.560    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X85Y106        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.661 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.103     3.764    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_4
    SLICE_X85Y106        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.909 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0/O
                         net (fo=6, routed)           0.807     4.716    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/d1[57]
    SLICE_X90Y114        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.805 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[57]_INST_0_i_1/O
                         net (fo=1, routed)           0.087     4.892    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[57]_INST_0_i_1_n_4
    SLICE_X90Y114        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     4.990 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[57]_INST_0/O
                         net (fo=0)                   0.023     5.013    work_x_d1[57]
                                                                      r  work_x_d1[57] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.053ns (64.885%)  route 0.029ns (35.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X104Y137       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[3]/Q
                         net (fo=2, routed)           0.029     0.081    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[3]
    SLICE_X104Y137       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/work_y_address1[3]_INST_0/O
                         net (fo=0)                   0.000     0.095    work_x_address1[3]
                                                                      r  work_x_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.053ns (64.885%)  route 0.029ns (35.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X104Y137       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[3]/Q
                         net (fo=2, routed)           0.029     0.081    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[3]
    SLICE_X104Y137       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/work_y_address1[3]_INST_0/O
                         net (fo=0)                   0.000     0.095    work_y_address1[3]
                                                                      r  work_y_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (71.056%)  route 0.025ns (28.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y136       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[4]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[4]
    SLICE_X105Y136       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[4]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address1[4]
                                                                      r  work_x_address1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (71.056%)  route 0.025ns (28.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y136       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[4]/Q
                         net (fo=2, routed)           0.025     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[4]
    SLICE_X105Y136       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[4]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address1[4]
                                                                      r  work_y_address1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y134       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[2]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[2]
    SLICE_X103Y134       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.111 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.111    work_x_address1[2]
                                                                      r  work_x_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.074ns (74.862%)  route 0.025ns (25.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y134       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[2]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[2]
    SLICE_X103Y134       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.111 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.111    work_y_address1[2]
                                                                      r  work_y_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.074ns (72.657%)  route 0.028ns (27.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y135       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y135       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[1]/Q
                         net (fo=2, routed)           0.028     0.080    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[1]
    SLICE_X103Y135       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.115 r  bd_0_i/hls_inst/inst/work_y_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.115    work_x_address0[1]
                                                                      r  work_x_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.074ns (72.657%)  route 0.028ns (27.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y135       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y135       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6264_reg[1]/Q
                         net (fo=2, routed)           0.028     0.080    bd_0_i/hls_inst/inst/xor_ln402_reg_6264[1]
    SLICE_X103Y135       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.115 r  bd_0_i/hls_inst/inst/work_y_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.115    work_y_address0[1]
                                                                      r  work_y_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_1975_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.061ns (57.179%)  route 0.046ns (42.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X112Y82        FDRE                                         r  bd_0_i/hls_inst/inst/reg_1975_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_1975_reg[12]/Q
                         net (fo=9, routed)           0.046     0.098    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[63][12]
    SLICE_X112Y82        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.120 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[12]_INST_0/O
                         net (fo=0)                   0.000     0.120    work_y_d1[12]
                                                                      r  work_y_d1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_1975_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.062ns (53.280%)  route 0.054ns (46.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y102       FDRE                                         r  bd_0_i/hls_inst/inst/reg_1975_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_1975_reg[32]/Q
                         net (fo=9, routed)           0.054     0.106    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[63][32]
    SLICE_X113Y102       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.129 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[32]_INST_0/O
                         net (fo=0)                   0.000     0.129    work_y_d1[32]
                                                                      r  work_y_d1[32] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          4823 Endpoints
Min Delay          4823 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 3.206ns (59.188%)  route 2.211ns (40.812%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.417    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[63]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 3.206ns (59.199%)  route 2.210ns (40.801%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.391 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.416    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[61]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[61]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 3.193ns (59.090%)  route 2.211ns (40.910%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.378 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.404    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[62]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[62]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.386ns  (logic 3.176ns (58.972%)  route 2.210ns (41.028%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.361 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.386    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[60]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[60]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 3.172ns (58.930%)  route 2.211ns (41.070%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.357 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.383    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[59]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[59]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 3.166ns (58.895%)  route 2.210ns (41.104%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.351 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.376    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[57]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[57]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.368ns  (logic 3.157ns (58.816%)  route 2.211ns (41.184%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.342 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[58]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[58]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 3.146ns (58.742%)  route 2.210ns (41.258%))
  Logic Levels:           21  (CARRY8=10 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.223 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.275    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1_n_4
    SLICE_X140Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.331 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.356    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[56]
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y30        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[56]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 3.191ns (59.649%)  route 2.159ns (40.351%))
  Logic Levels:           20  (CARRY8=9 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.324 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.350    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[55]
    SLICE_X140Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 3.191ns (59.660%)  route 2.158ns (40.340%))
  Logic Levels:           20  (CARRY8=9 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y10       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X18Y10       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X18Y10       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X18Y10       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X18Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/PCIN[47]
    DSP48E2_X18Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X18Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__2/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.727     2.731    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35_n_126
    SLICE_X140Y34        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.888 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0/O
                         net (fo=2, routed)           0.218     3.106    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_4__0_n_4
    SLICE_X140Y34        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.253 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/tmp_product__1_carry__1_i_9__1/O
                         net (fo=1, routed)           0.007     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_0[4]
    SLICE_X140Y34        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.413 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.439    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__1_n_4
    SLICE_X140Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.454 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.480    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__2_n_4
    SLICE_X140Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.495 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.521    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__3_n_4
    SLICE_X140Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.536 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.562    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__4_n_4
    SLICE_X140Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.678 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35/tmp_product__1_carry__5/O[5]
                         net (fo=2, routed)           0.724     4.402    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/I4[24]
    SLICE_X140Y26        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.563 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8/O
                         net (fo=2, routed)           0.252     4.815    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_8_n_4
    SLICE_X140Y26        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16/O
                         net (fo=1, routed)           0.009     4.914    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435[31]_i_16_n_4
    SLICE_X140Y26        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.100 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.126    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[31]_i_1_n_4
    SLICE_X140Y27        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.141 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.167    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[39]_i_1_n_4
    SLICE_X140Y28        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.182 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.208    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[47]_i_1_n_4
    SLICE_X140Y29        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.324 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.349    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_fu_863_p2[53]
    SLICE_X140Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X140Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/add_ln37_1_reg_1435_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 work_x_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[12] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[12]
    SLICE_X101Y83        FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X101Y83        FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[12]/C

Slack:                    inf
  Source:                 work_x_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[15] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[15]
    SLICE_X89Y88         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y88         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[15]/C

Slack:                    inf
  Source:                 work_x_q1[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[18] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[18]
    SLICE_X96Y88         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X96Y88         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[18]/C

Slack:                    inf
  Source:                 work_x_q1[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[19] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[19]
    SLICE_X93Y88         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y88         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[19]/C

Slack:                    inf
  Source:                 work_x_q1[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[22] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[22]
    SLICE_X90Y87         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y87         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[22]/C

Slack:                    inf
  Source:                 work_x_q1[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[23] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[23]
    SLICE_X89Y91         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y91         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[23]/C

Slack:                    inf
  Source:                 work_x_q1[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[24] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[24]
    SLICE_X88Y90         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y90         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[24]/C

Slack:                    inf
  Source:                 work_x_q1[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[26] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[26]
    SLICE_X91Y97         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y97         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[26]/C

Slack:                    inf
  Source:                 work_x_q1[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[27] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[27]
    SLICE_X90Y97         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y97         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[27]/C

Slack:                    inf
  Source:                 work_x_q1[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[29] (IN)
                         net (fo=2, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[29]
    SLICE_X92Y96         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y96         FDRE                                         r  bd_0_i/hls_inst/inst/c0_x_1_reg_5020_reg[29]/C





