// these are dedicated power pins and should not be
// instantiated as pins in the verilog
//
PVDD_08_08_NT_DR_V  PLL_VDD ();
PVSS_08_08_NT_DR_V  PLL_VSS ();
PDVDD_18_18_NT_DR_V  PLL_V33 ();
PDVSS_18_18_NT_DR_V  PLL_VZZ ();

// Top
PVDD_08_08_NT_DR_V  VDD_T_0 ();
PVDD_08_08_NT_DR_V  VDD_T_1 ();
PVDD_08_08_NT_DR_V  VDD_T_2 ();
PVDD_08_08_NT_DR_V  VDD_T_3 ();
PVDD_08_08_NT_DR_V  VDD_T_4 ();
PVDD_08_08_NT_DR_V  VDD_T_5 ();
PVDD_08_08_NT_DR_V  VDD_T_6 ();
PVDD_08_08_NT_DR_V  VDD_T_7 ();
PVDD_08_08_NT_DR_V  VDD_T_8 ();
PVDD_08_08_NT_DR_V  VDD_T_9 ();
PVDD_08_08_NT_DR_V  VDD_T_10 ();
PVDD_08_08_NT_DR_V  VDD_T_11 ();
PVDD_08_08_NT_DR_V  VDD_T_12 ();

PVSS_08_08_NT_DR_V VSS_T_0 ();
PVSS_08_08_NT_DR_V VSS_T_1 ();
PVSS_08_08_NT_DR_V VSS_T_2 ();
PVSS_08_08_NT_DR_V VSS_T_3 ();
PVSS_08_08_NT_DR_V VSS_T_4 ();
PVSS_08_08_NT_DR_V VSS_T_5 ();
PVSS_08_08_NT_DR_V VSS_T_6 ();
PVSS_08_08_NT_DR_V VSS_T_7 ();
PVSS_08_08_NT_DR_V VSS_T_8 ();
PVSS_08_08_NT_DR_V VSS_T_9 ();
PVSS_08_08_NT_DR_V VSS_T_10 ();
PVSS_08_08_NT_DR_V VSS_T_11 ();

PDVDD_18_18_NT_DR_V  DVDD_T_0 ();
PDVDD_18_18_NT_DR_V  DVDD_T_1 ();
PDVDD_18_18_NT_DR_V  DVDD_T_2 ();
PDVDD_18_18_NT_DR_V  DVDD_T_3 ();
PDVDD_18_18_NT_DR_V  DVDD_T_4 ();
PDVDD_18_18_NT_DR_V  DVDD_T_5 ();
PDVDD_18_18_NT_DR_V  DVDD_T_6 ();
PDVDD_18_18_NT_DR_V  DVDD_T_7 ();
PDVDD_18_18_NT_DR_V  DVDD_T_8 ();
PDVDD_18_18_NT_DR_V  DVDD_T_9 ();
PDVDD_18_18_NT_DR_V  DVDD_T_10 ();

PDVSS_18_18_NT_DR_V  DVSS_T_0 ();
PDVSS_18_18_NT_DR_V  DVSS_T_1 ();
PDVSS_18_18_NT_DR_V  DVSS_T_2 ();
PDVSS_18_18_NT_DR_V  DVSS_T_3 ();
PDVSS_18_18_NT_DR_V  DVSS_T_4 ();
PDVSS_18_18_NT_DR_V  DVSS_T_5 ();
PDVSS_18_18_NT_DR_V  DVSS_T_6 ();
PDVSS_18_18_NT_DR_V  DVSS_T_7 ();
PDVSS_18_18_NT_DR_V  DVSS_T_8 ();
PDVSS_18_18_NT_DR_V  DVSS_T_9 ();
PDVSS_18_18_NT_DR_V  DVSS_T_10 ();

// Left
PVDD_08_08_NT_DR_H  VDD_L_0 ();
PVDD_08_08_NT_DR_H  VDD_L_1 ();
PVDD_08_08_NT_DR_H  VDD_L_2 ();
PVDD_08_08_NT_DR_H  VDD_L_3 ();
PVDD_08_08_NT_DR_H  VDD_L_4 ();
PVDD_08_08_NT_DR_H  VDD_L_5 ();
PVDD_08_08_NT_DR_H  VDD_L_6 ();
PVDD_08_08_NT_DR_H  VDD_L_7 ();
PVDD_08_08_NT_DR_H  VDD_L_8 ();
PVDD_08_08_NT_DR_H  VDD_L_9 ();
PVDD_08_08_NT_DR_H  VDD_L_10 ();
PVDD_08_08_NT_DR_H  VDD_L_11 ();
PVDD_08_08_NT_DR_H  VDD_L_12 ();
PVDD_08_08_NT_DR_H  VDD_L_13 ();
PVDD_08_08_NT_DR_H  VDD_L_14 ();
PVDD_08_08_NT_DR_H  VDD_L_15 ();

PVSS_08_08_NT_DR_H VSS_L_0 ();
PVSS_08_08_NT_DR_H VSS_L_1 ();
PVSS_08_08_NT_DR_H VSS_L_2 ();
PVSS_08_08_NT_DR_H VSS_L_3 ();
PVSS_08_08_NT_DR_H VSS_L_4 ();
PVSS_08_08_NT_DR_H VSS_L_5 ();
PVSS_08_08_NT_DR_H VSS_L_6 ();
PVSS_08_08_NT_DR_H VSS_L_7 ();
PVSS_08_08_NT_DR_H VSS_L_8 ();
PVSS_08_08_NT_DR_H VSS_L_9 ();
PVSS_08_08_NT_DR_H VSS_L_10 ();
PVSS_08_08_NT_DR_H VSS_L_11 ();
PVSS_08_08_NT_DR_H VSS_L_12 ();
PVSS_08_08_NT_DR_H VSS_L_13 ();
PVSS_08_08_NT_DR_H VSS_L_14 ();
PVSS_08_08_NT_DR_H VSS_L_15 ();
PVSS_08_08_NT_DR_H VSS_L_16 ();


PDVDD_18_18_NT_DR_H  DVDD_L_0 ();
PDVDD_18_18_NT_DR_H  DVDD_L_1 ();
PDVDD_18_18_NT_DR_H  DVDD_L_2 ();
PDVDD_18_18_NT_DR_H  DVDD_L_3 ();
PDVDD_18_18_NT_DR_H  DVDD_L_4 ();
PDVDD_18_18_NT_DR_H  DVDD_L_5 ();
PDVDD_18_18_NT_DR_H  DVDD_L_6 ();

PDVSS_18_18_NT_DR_H  DVSS_L_0 ();
PDVSS_18_18_NT_DR_H  DVSS_L_1 ();
PDVSS_18_18_NT_DR_H  DVSS_L_2 ();
PDVSS_18_18_NT_DR_H  DVSS_L_3 ();
PDVSS_18_18_NT_DR_H  DVSS_L_4 ();
PDVSS_18_18_NT_DR_H  DVSS_L_5 ();
PDVSS_18_18_NT_DR_H  DVSS_L_6 ();

// Bottom
PVDD_08_08_NT_DR_V  VDD_B_0 ();
PVDD_08_08_NT_DR_V  VDD_B_1 ();
PVDD_08_08_NT_DR_V  VDD_B_2 ();
PVDD_08_08_NT_DR_V  VDD_B_3 ();
PVDD_08_08_NT_DR_V  VDD_B_4 ();
PVDD_08_08_NT_DR_V  VDD_B_5 ();
PVDD_08_08_NT_DR_V  VDD_B_6 ();
PVDD_08_08_NT_DR_V  VDD_B_7 ();
PVDD_08_08_NT_DR_V  VDD_B_8 ();
PVDD_08_08_NT_DR_V  VDD_B_9 ();
PVDD_08_08_NT_DR_V  VDD_B_10 ();
PVDD_08_08_NT_DR_V  VDD_B_11 ();
PVDD_08_08_NT_DR_V  VDD_B_12 ();

PVSS_08_08_NT_DR_V VSS_B_0 ();
PVSS_08_08_NT_DR_V VSS_B_1 ();
PVSS_08_08_NT_DR_V VSS_B_2 ();
PVSS_08_08_NT_DR_V VSS_B_3 ();
PVSS_08_08_NT_DR_V VSS_B_4 ();
PVSS_08_08_NT_DR_V VSS_B_5 ();
PVSS_08_08_NT_DR_V VSS_B_6 ();
PVSS_08_08_NT_DR_V VSS_B_7 ();
PVSS_08_08_NT_DR_V VSS_B_8 ();
PVSS_08_08_NT_DR_V VSS_B_9 ();
PVSS_08_08_NT_DR_V VSS_B_10 ();
PVSS_08_08_NT_DR_V VSS_B_11 ();

PDVDD_18_18_NT_DR_V  DVDD_B_0 ();
PDVDD_18_18_NT_DR_V  DVDD_B_1 ();
PDVDD_18_18_NT_DR_V  DVDD_B_2 ();
PDVDD_18_18_NT_DR_V  DVDD_B_3 ();
PDVDD_18_18_NT_DR_V  DVDD_B_4 ();
PDVDD_18_18_NT_DR_V  DVDD_B_5 ();
PDVDD_18_18_NT_DR_V  DVDD_B_6 ();
PDVDD_18_18_NT_DR_V  DVDD_B_7 ();
PDVDD_18_18_NT_DR_V  DVDD_B_8 ();
PDVDD_18_18_NT_DR_V  DVDD_B_9 ();
PDVDD_18_18_NT_DR_V  DVDD_B_10 ();

PDVSS_18_18_NT_DR_V  DVSS_B_0 ();
PDVSS_18_18_NT_DR_V  DVSS_B_1 ();
PDVSS_18_18_NT_DR_V  DVSS_B_2 ();
PDVSS_18_18_NT_DR_V  DVSS_B_3 ();
PDVSS_18_18_NT_DR_V  DVSS_B_4 ();
PDVSS_18_18_NT_DR_V  DVSS_B_5 ();
PDVSS_18_18_NT_DR_V  DVSS_B_6 ();
PDVSS_18_18_NT_DR_V  DVSS_B_7 ();
PDVSS_18_18_NT_DR_V  DVSS_B_8 ();
PDVSS_18_18_NT_DR_V  DVSS_B_9 ();
PDVSS_18_18_NT_DR_V  DVSS_B_10 ();

// Right
PVDD_08_08_NT_DR_H  VDD_R_0 ();
PVDD_08_08_NT_DR_H  VDD_R_1 ();
PVDD_08_08_NT_DR_H  VDD_R_2 ();
PVDD_08_08_NT_DR_H  VDD_R_3 ();
PVDD_08_08_NT_DR_H  VDD_R_4 ();
PVDD_08_08_NT_DR_H  VDD_R_5 ();
PVDD_08_08_NT_DR_H  VDD_R_6 ();
PVDD_08_08_NT_DR_H  VDD_R_7 ();
PVDD_08_08_NT_DR_H  VDD_R_8 ();
PVDD_08_08_NT_DR_H  VDD_R_9 ();
PVDD_08_08_NT_DR_H  VDD_R_10 ();
PVDD_08_08_NT_DR_H  VDD_R_11 ();
PVDD_08_08_NT_DR_H  VDD_R_12 ();
PVDD_08_08_NT_DR_H  VDD_R_13 ();
PVDD_08_08_NT_DR_H  VDD_R_14 ();
PVDD_08_08_NT_DR_H  VDD_R_15 ();

PVSS_08_08_NT_DR_H VSS_R_0 ();
PVSS_08_08_NT_DR_H VSS_R_1 ();
PVSS_08_08_NT_DR_H VSS_R_2 ();
PVSS_08_08_NT_DR_H VSS_R_3 ();
PVSS_08_08_NT_DR_H VSS_R_4 ();
PVSS_08_08_NT_DR_H VSS_R_5 ();
PVSS_08_08_NT_DR_H VSS_R_6 ();
PVSS_08_08_NT_DR_H VSS_R_7 ();
PVSS_08_08_NT_DR_H VSS_R_8 ();
PVSS_08_08_NT_DR_H VSS_R_9 ();
PVSS_08_08_NT_DR_H VSS_R_10 ();
PVSS_08_08_NT_DR_H VSS_R_11 ();
PVSS_08_08_NT_DR_H VSS_R_12 ();
PVSS_08_08_NT_DR_H VSS_R_13 ();
PVSS_08_08_NT_DR_H VSS_R_14 ();
PVSS_08_08_NT_DR_H VSS_R_15 ();
PVSS_08_08_NT_DR_H VSS_R_16 ();


PDVDD_18_18_NT_DR_H  DVDD_R_0 ();
PDVDD_18_18_NT_DR_H  DVDD_R_1 ();
PDVDD_18_18_NT_DR_H  DVDD_R_2 ();
PDVDD_18_18_NT_DR_H  DVDD_R_3 ();
PDVDD_18_18_NT_DR_H  DVDD_R_4 ();
PDVDD_18_18_NT_DR_H  DVDD_R_5 ();
PDVDD_18_18_NT_DR_H  DVDD_R_6 ();

PDVSS_18_18_NT_DR_H  DVSS_R_0 ();
PDVSS_18_18_NT_DR_H  DVSS_R_1 ();
PDVSS_18_18_NT_DR_H  DVSS_R_2 ();
PDVSS_18_18_NT_DR_H  DVSS_R_3 ();
PDVSS_18_18_NT_DR_H  DVSS_R_4 ();
PDVSS_18_18_NT_DR_H  DVSS_R_5 ();
PDVSS_18_18_NT_DR_H  DVSS_R_6 ();

// Corner cells
PCORNER_18_18_NT_DR PCORNER_TOPRIGHT ();
PCORNER_18_18_NT_DR PCORNER_TOPLEFT ();
PCORNER_18_18_NT_DR PCORNER_BOTTOMLEFT ();
PCORNER_18_18_NT_DR PCORNER_BOTTOMRIGHT ();

// PDVDDTIE_18_18_NT_DR cell drives RTO and SNS horizontal buses to DVDD.
// This turns off retention and fail-safe features
PDVDDTIE_18_18_NT_DR_V PDVDDTIE_BOTTOM ();
