{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 3586, "design__instance__area": 31332.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002032070653513074, "power__switching__total": 0.0010900461347773671, "power__leakage__total": 3.644910151479053e-08, "power__total": 0.0031221534591168165, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.289196924593317, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4756942752125272, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2985367593188515, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.044717231183634, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.298537, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.818425, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.31973033459125305, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6440264059892538, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.828073077990172, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.7301823796720823, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.828073, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.730182, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2780221409563617, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.4065395080090936, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1058191897392297, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.698483290976473, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.105819, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.508929, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 60, "design__max_fanout_violation__count": 43, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.27633643377924705, "clock__skew__worst_setup": 0.39924756297712527, "timing__hold__ws": 0.10537165882534626, "timing__setup__ws": 2.6131115788604204, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105372, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.613111, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4774, "design__instance__area__stdcell": 32819, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.394662, "design__instance__utilization__stdcell": 0.394662, "design__rows": 106, "design__rows:unithd": 106, "design__sites": 66462, "design__sites:unithd": 66462, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 27.5264, "design__instance__count__class:inverter": 84, "design__instance__area__class:inverter": 315.302, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 8030.2, "design__instance__count__class:multi_input_combinational_cell": 2272, "design__instance__area__class:multi_input_combinational_cell": 16618.4, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "design__instance__count__class:timing_repair_buffer": 730, "design__instance__area__class:timing_repair_buffer": 5108.65, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 92960.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 56, "design__instance__area__class:clock_buffer": 802.019, "design__instance__count__class:clock_inverter": 33, "design__instance__area__class:clock_inverter": 422.906, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 161, "antenna__violating__nets": 11, "antenna__violating__pins": 13, "route__antenna_violation__count": 11, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "design__instance__area__class:antenna_cell": 7.5072, "route__net": 3574, "route__net__special": 2, "route__drc_errors__iter:0": 1616, "route__wirelength__iter:0": 104815, "route__drc_errors__iter:1": 988, "route__wirelength__iter:1": 103774, "route__drc_errors__iter:2": 816, "route__wirelength__iter:2": 103468, "route__drc_errors__iter:3": 198, "route__wirelength__iter:3": 103385, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 103398, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 103396, "route__drc_errors": 0, "route__wirelength": 103396, "route__vias": 25543, "route__vias__singlecut": 25543, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 455.27, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 43, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 43, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 43, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.28652067640561735, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4667555363215579, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2957792983146037, "timing__setup__ws__corner:min_tt_025C_1v80": 9.111248902128175, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.295779, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.896918, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 43, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.31300304900557874, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6294532850889605, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8230867331786497, "timing__setup__ws__corner:min_ss_100C_1v60": 2.851035044301786, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.823087, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.851035, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 43, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27633643377924705, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.39924756297712527, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10537165882534626, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.744165861107321, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105372, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.579296, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 43, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.29019251711880684, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4885780807107737, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3011787571252728, "timing__setup__ws__corner:max_tt_025C_1v80": 8.98998501087852, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.301179, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.740033, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 43, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 60, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3233539916238111, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6612788281906506, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8327058167583508, "timing__setup__ws__corner:max_ss_100C_1v60": 2.6131115788604204, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.832706, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.613111, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 43, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2784563491935728, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.4177420194668731, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10585266296436883, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.660534978743113, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.105853, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.448208, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 43, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 43, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79912, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000876969, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000812787, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.68396e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000812787, "design_powergrid__voltage__worst": 0.000812787, "design_powergrid__voltage__worst__net:VPWR": 1.79912, "design_powergrid__drop__worst": 0.000876969, "design_powergrid__drop__worst__net:VPWR": 0.000876969, "design_powergrid__voltage__worst__net:VGND": 0.000812787, "design_powergrid__drop__worst__net:VGND": 0.000812787, "ir__voltage__worst": 1.8, "ir__drop__avg": 9.02e-05, "ir__drop__worst": 0.000877, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}