Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 16:48:09 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0                  991        0.161        0.000                      0                  991        3.000        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.362        0.000                      0                  991        0.161        0.000                      0                  991        3.000        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.717ns (41.069%)  route 3.899ns (58.931%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.255    add1/out_carry__5_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.589 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.589    BWrite00/add1_out[29]
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.696ns (40.882%)  route 3.899ns (59.118%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.255    add1/out_carry__5_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.568 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.568    BWrite00/add1_out[31]
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 2.622ns (40.211%)  route 3.899ns (59.789%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.255    add1/out_carry__5_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.494 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.494    BWrite00/add1_out[30]
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.606ns (40.064%)  route 3.899ns (59.936%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.255    add1/out_carry__5_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.478 r  add1/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.478    BWrite00/add1_out[28]
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y56         FDRE                                         r  BWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.603ns (40.036%)  route 3.899ns (59.964%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.475 r  add1/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     7.475    BWrite00/add1_out[25]
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.582ns (39.842%)  route 3.899ns (60.158%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.454 r  add1/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     7.454    BWrite00/add1_out[27]
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.508ns (39.147%)  route 3.899ns (60.853%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.380 r  add1/out_carry__5/O[2]
                         net (fo=1, routed)           0.000     7.380    BWrite00/add1_out[26]
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 2.492ns (38.995%)  route 3.899ns (61.005%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    add1/out_carry__4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.364 r  add1/out_carry__5/O[0]
                         net (fo=1, routed)           0.000     7.364    BWrite00/add1_out[24]
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y55         FDRE                                         r  BWrite00/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 2.489ns (38.966%)  route 3.899ns (61.034%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  add1/out_carry__4/O[1]
                         net (fo=1, routed)           0.000     7.361    BWrite00/add1_out[21]
    SLICE_X39Y54         FDRE                                         r  BWrite00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y54         FDRE                                         r  BWrite00/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 fsm1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite00/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.468ns (38.765%)  route 3.899ns (61.235%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y50         FDRE                                         r  fsm1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[20]/Q
                         net (fo=3, routed)           0.861     2.290    fsm1/fsm1_out[20]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm1/B_write_en_INST_0_i_22/O
                         net (fo=1, routed)           0.647     3.061    fsm1/B_write_en_INST_0_i_22_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.185 r  fsm1/B_write_en_INST_0_i_13/O
                         net (fo=4, routed)           0.620     3.805    fsm1/B_write_en_INST_0_i_13_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.150     3.955 f  fsm1/out[31]_i_6__0/O
                         net (fo=6, routed)           0.646     4.601    fsm1/out_reg[3]_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.328     4.929 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=163, routed)         0.509     5.438    fsm0/incr0_left1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.562 r  fsm0/out_carry__0_i_3/O
                         net (fo=1, routed)           0.615     6.178    add1/add1_left[5]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.685 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    add1/out_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.799    add1/out_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.913    add1/out_carry__2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.027    add1/out_carry__3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.340 r  add1/out_carry__4/O[3]
                         net (fo=1, routed)           0.000     7.340    BWrite00/add1_out[23]
    SLICE_X39Y54         FDRE                                         r  BWrite00/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=428, unset)          0.924     7.924    BWrite00/clk
    SLICE_X39Y54         FDRE                                         r  BWrite00/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.062     7.951    BWrite00/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X38Y49         FDRE                                         r  mult1/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[2]
    SLICE_X38Y49         FDRE                                         r  mult1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    mult1/clk
    SLICE_X38Y49         FDRE                                         r  mult1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y53         FDRE                                         r  mult1/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.053     0.592    mult1/p_1_in[11]
    SLICE_X35Y53         FDRE                                         r  mult1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y53         FDRE                                         r  mult1/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y51         FDRE                                         r  mult1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_reg[16]/Q
                         net (fo=1, routed)           0.082     0.656    BWrite10/Q[16]
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    BWrite10/clk
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.057     0.489    BWrite10/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y53         FDRE                                         r  mult1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_reg[24]/Q
                         net (fo=1, routed)           0.082     0.656    BWrite10/Q[24]
    SLICE_X37Y53         FDRE                                         r  BWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    BWrite10/clk
    SLICE_X37Y53         FDRE                                         r  BWrite10/out_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.057     0.489    BWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.593    mult1/p_1_in[7]
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.054     0.593    mult1/p_1_in[1]
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mult0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult0/clk
    SLICE_X41Y57         FDRE                                         r  mult0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.122     0.673    mult0/done_buf_reg[0]__0
    SLICE_X40Y57         FDRE                                         r  mult0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    mult0/clk
    SLICE_X40Y57         FDRE                                         r  mult0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mult1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_reg[22]/Q
                         net (fo=1, routed)           0.110     0.684    BWrite10/Q[22]
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    BWrite10/clk
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.076     0.508    BWrite10/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_reg[20]/Q
                         net (fo=1, routed)           0.110     0.684    BWrite10/Q[20]
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    BWrite10/clk
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.075     0.507    BWrite10/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mult1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BWrite10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y52         FDRE                                         r  mult1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_reg[21]/Q
                         net (fo=1, routed)           0.110     0.684    BWrite10/Q[21]
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=428, unset)          0.432     0.432    BWrite10/clk
    SLICE_X37Y51         FDRE                                         r  BWrite10/out_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.071     0.503    BWrite10/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y23   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y55  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y57  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y57  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y57  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y57  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y58  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y57  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y57  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y57  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y58  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y55  ARead00/out_reg[18]/C



