0.7
2020.2
Jun 10 2021
20:04:57
D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3c/requirement_3c.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3c/requirement_3c.srcs/sim_1/new/d_latch_tb.v,1634839927,verilog,,,,d_latch_tb,,,,,,,,
D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3c/requirement_3c.srcs/sources_1/new/d_latch.v,1634839695,verilog,,D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3c/requirement_3c.srcs/sim_1/new/d_latch_tb.v,,d_latch,,,,,,,,
