#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaac2922b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaac28f37f0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaac2922b60;
 .timescale 0 0;
v0xaaaac282eac0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaac28f37f0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaac282eac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaac2907100 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaac29758f0_0 .var/2s "c", 31 0;
v0xaaaac29759f0_0 .var "clock", 0 0;
v0xaaaac2975ab0_0 .net "count_out", 63 0, L_0xaaaac29a47d0;  1 drivers
v0xaaaac2975b80_0 .net "count_out_valid", 0 0, L_0xaaaac29a4980;  1 drivers
v0xaaaac2975c50_0 .var/2u "cum_sum", 63 0;
v0xaaaac2975d40_0 .var/2s "done", 31 0;
v0xaaaac2975e00_0 .var/2u "end_count", 63 0;
v0xaaaac2975ee0_0 .var/2s "fd", 31 0;
v0xaaaac2975fc0_0 .var "n_in", 63 0;
v0xaaaac2976080_0 .var "num_i", 0 0;
v0xaaaac2976140 .array/2u "nums", 0 1, 63 0;
v0xaaaac2976200_0 .var "reset", 0 0;
v0xaaaac29762a0_0 .var/2u "start_count", 63 0;
v0xaaaac2976380_0 .var/2u "tmp_sum", 63 0;
v0xaaaac2976460_0 .var/2u "total_sum", 63 0;
S_0xaaaac292c5b0 .scope module, "dut" "count_combs" 4 8, 5 3 0, S_0xaaaac2907100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffffab2c5540 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2974630_0 .net/2s *"_ivl_21", 31 0, L_0xffffab2c5540;  1 drivers
L_0xffffab2c5588 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2974710_0 .net/2u *"_ivl_25", 3 0, L_0xffffab2c5588;  1 drivers
v0xaaaac29747f0_0 .net "clock", 0 0, v0xaaaac29759f0_0;  1 drivers
v0xaaaac29748c0_0 .net "count_out", 63 0, L_0xaaaac29a47d0;  alias, 1 drivers
v0xaaaac2974980_0 .net "count_out_valid", 0 0, L_0xaaaac29a4980;  alias, 1 drivers
v0xaaaac2974a90_0 .net "digs_out", 3 0, v0xaaaac2973f50_0;  1 drivers
v0xaaaac2974b50 .array "gc_outs", 2 10;
v0xaaaac2974b50_0 .net v0xaaaac2974b50 0, 63 0, L_0xaaaac2989500; 1 drivers
v0xaaaac2974b50_1 .net v0xaaaac2974b50 1, 63 0, L_0xaaaac298cb40; 1 drivers
v0xaaaac2974b50_2 .net v0xaaaac2974b50 2, 63 0, L_0xaaaac2990210; 1 drivers
v0xaaaac2974b50_3 .net v0xaaaac2974b50 3, 63 0, L_0xaaaac2993a20; 1 drivers
v0xaaaac2974b50_4 .net v0xaaaac2974b50 4, 63 0, L_0xaaaac2996e20; 1 drivers
v0xaaaac2974b50_5 .net v0xaaaac2974b50 5, 63 0, L_0xaaaac299a220; 1 drivers
v0xaaaac2974b50_6 .net v0xaaaac2974b50 6, 63 0, L_0xaaaac299dd70; 1 drivers
v0xaaaac2974b50_7 .net v0xaaaac2974b50 7, 63 0, L_0xaaaac29a0fb0; 1 drivers
v0xaaaac2974b50_8 .net v0xaaaac2974b50 8, 63 0, L_0xaaaac29a4170; 1 drivers
v0xaaaac2974de0_0 .net "gc_valid", 10 2, L_0xaaaac29a4460;  1 drivers
v0xaaaac2974e80_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  1 drivers
v0xaaaac2974f20_0 .net "pref_out", 63 0, v0xaaaac29744f0_0;  1 drivers
v0xaaaac2974ff0_0 .net "reset", 0 0, v0xaaaac2976200_0;  1 drivers
v0xaaaac2975090 .array "stage1", 0 4, 63 0;
v0xaaaac2975130 .array "stage2", 0 2, 63 0;
v0xaaaac29751d0 .array "stage3", 0 1, 63 0;
v0xaaaac2975270_0 .var "stage4", 63 0;
v0xaaaac2975310_0 .var/2s "stage_count", 31 0;
LS_0xaaaac29a4460_0_0 .concat8 [ 1 1 1 1], L_0xaaaac2989730, L_0xaaaac298cd70, L_0xaaaac2990440, L_0xaaaac2993c50;
LS_0xaaaac29a4460_0_4 .concat8 [ 1 1 1 1], L_0xaaaac2997050, L_0xaaaac299a450, L_0xaaaac299dfa0, L_0xaaaac29a11e0;
LS_0xaaaac29a4460_0_8 .concat8 [ 1 0 0 0], L_0xaaaac29a43a0;
L_0xaaaac29a4460 .concat8 [ 4 4 1 0], LS_0xaaaac29a4460_0_0, LS_0xaaaac29a4460_0_4, LS_0xaaaac29a4460_0_8;
L_0xaaaac29a47d0 .arith/sum 64, v0xaaaac2975270_0, v0xaaaac29744f0_0;
L_0xaaaac29a4980 .cmp/ge.s 32, v0xaaaac2975310_0, L_0xffffab2c5540;
L_0xaaaac29a4ac0 .arith/sub 4, v0xaaaac2973f50_0, L_0xffffab2c5588;
S_0xaaaac292c830 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac292ca50 .param/l "i" 0 5 22, +C4<010>;
S_0xaaaac292cb30 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac292c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac2784000 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac2784040 .param/l "group_count_n" 0 6 4, +C4<0010>;
enum0xaaaac273b4a0 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac2989350 .functor AND 1, L_0xaaaac2986c50, v0xaaaac2932fb0_0, C4<1>, C4<1>;
L_0xaaaac2989730 .functor AND 1, L_0xaaaac2989350, v0xaaaac2933150_0, C4<1>, C4<1>;
v0xaaaac29310d0_0 .var "M", 63 0;
v0xaaaac29311d0_0 .var "M_next", 63 0;
v0xaaaac29312b0_0 .var "N", 63 0;
v0xaaaac2931370_0 .var "N_next", 63 0;
v0xaaaac2931450_0 .var "S", 63 0;
v0xaaaac2931530_0 .var "S_next", 63 0;
L_0xffffab2c2018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaac2931610_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c2018;  1 drivers
L_0xffffab2c20a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29316f0_0 .net *"_ivl_11", 59 0, L_0xffffab2c20a8;  1 drivers
L_0xffffab2c20f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaac29317d0_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c20f0;  1 drivers
L_0xffffab2c2138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaac29318b0_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c2138;  1 drivers
v0xaaaac2931990_0 .net *"_ivl_2", 3 0, L_0xaaaac2976540;  1 drivers
L_0xffffab2c2180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2931a70_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c2180;  1 drivers
v0xaaaac2931b50_0 .net *"_ivl_24", 63 0, L_0xaaaac29892b0;  1 drivers
v0xaaaac2931c30_0 .net *"_ivl_26", 63 0, L_0xaaaac29893c0;  1 drivers
L_0xffffab2c25b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2931d10_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c25b8;  1 drivers
v0xaaaac2931df0_0 .net *"_ivl_32", 0 0, L_0xaaaac2989350;  1 drivers
L_0xffffab2c2060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2931ed0_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c2060;  1 drivers
v0xaaaac2931fb0_0 .net *"_ivl_8", 63 0, L_0xaaaac2976780;  1 drivers
v0xaaaac2932090_0 .net "block_size", 63 0, L_0xaaaac2986900;  1 drivers
v0xaaaac2932150_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac29321f0_0 .var "cur_base", 63 0;
v0xaaaac29322c0_0 .net "cur_base_valid", 0 0, L_0xaaaac2986b10;  1 drivers
v0xaaaac2932390_0 .net "group_count_out", 63 0, L_0xaaaac2989500;  alias, 1 drivers
v0xaaaac2932430_0 .net "group_count_out_valid", 0 0, L_0xaaaac2989730;  1 drivers
v0xaaaac29324d0_0 .net "group_en", 0 0, L_0xaaaac2976610;  1 drivers
v0xaaaac2932590_0 .var "input_valid", 0 0;
v0xaaaac2932660_0 .var "input_valid_next", 0 0;
v0xaaaac2932700_0 .var/2u "k", 31 0;
v0xaaaac29327e0_0 .var "lb", 63 0;
v0xaaaac29328c0_0 .var "lb_next", 63 0;
v0xaaaac29329a0_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac2932a80_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac2932b60_0 .var/2u "pow_m", 31 0;
v0xaaaac2932c40_0 .var "prim_sub_en", 2 1;
v0xaaaac2932d20_0 .var "prim_sub_en_next", 2 1;
v0xaaaac2932e00_0 .net "prim_sub_out", 63 0, L_0xaaaac2989170;  1 drivers
v0xaaaac2932ef0_0 .var "prim_sub_out_1", 63 0;
v0xaaaac2932fb0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac2933070_0 .var "prim_sub_out_2", 63 0;
v0xaaaac2933150_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac2933210_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2989010;  1 drivers
v0xaaaac29332e0_0 .var "r", 1 0;
v0xaaaac29333b0_0 .var "r_next", 1 0;
v0xaaaac2933470_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2933540_0 .var "tmp_sum", 63 0;
v0xaaaac2933600_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac29336e0_0 .var "tmp_sum_next", 63 0;
v0xaaaac29337c0_0 .net "tmp_sum_valid", 0 0, L_0xaaaac2986c50;  1 drivers
v0xaaaac2933880_0 .var "ub", 63 0;
v0xaaaac2933970_0 .var "ub_cand_0", 63 0;
v0xaaaac2933a30_0 .var "ub_cand_1", 63 0;
v0xaaaac2933b10_0 .var "ub_next", 63 0;
E_0xaaaac27616f0/0 .event edge, v0xaaaac2932c40_0, v0xaaaac29300f0_0, v0xaaaac2930950_0, v0xaaaac2930030_0;
E_0xaaaac27616f0/1 .event edge, v0xaaaac2930890_0;
E_0xaaaac27616f0 .event/or E_0xaaaac27616f0/0, E_0xaaaac27616f0/1;
E_0xaaaac2738e70/0 .event edge, v0xaaaac29327e0_0, v0xaaaac2930c90_0, v0xaaaac2931450_0, v0xaaaac29312b0_0;
E_0xaaaac2738e70/1 .event edge, v0xaaaac292ff50_0, v0xaaaac29310d0_0;
E_0xaaaac2738e70 .event/or E_0xaaaac2738e70/0, E_0xaaaac2738e70/1;
E_0xaaaac2922e80 .event edge, v0xaaaac292fdb0_0, v0xaaaac2932a80_0, v0xaaaac292ff50_0;
L_0xaaaac2976540 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c2018;
L_0xaaaac2976610 .cmp/eq 4, L_0xaaaac2976540, L_0xffffab2c2060;
L_0xaaaac2976780 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c20a8;
L_0xaaaac2986900 .arith/div 64, L_0xaaaac2976780, L_0xffffab2c20f0;
L_0xaaaac2986b10 .cmp/gt 32, v0xaaaac2932700_0, L_0xffffab2c2138;
L_0xaaaac2986c50 .cmp/eq 32, v0xaaaac2933600_0, L_0xffffab2c2180;
L_0xaaaac29892b0 .arith/sub 64, v0xaaaac2933540_0, v0xaaaac2932ef0_0;
L_0xaaaac29893c0 .arith/sub 64, L_0xaaaac29892b0, v0xaaaac2933070_0;
L_0xaaaac2989500 .functor MUXZ 64, L_0xffffab2c25b8, L_0xaaaac29893c0, L_0xaaaac2976610, C4<>;
S_0xaaaac292cea0 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac292cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac292d0a0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c22a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac282a860 .functor AND 64, L_0xaaaac2986900, L_0xffffab2c22a0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac282e8e0 .functor OR 1, L_0xaaaac29870a0, L_0xaaaac2987250, C4<0>, C4<0>;
L_0xaaaac2812330 .functor AND 1, L_0xaaaac2986ec0, L_0xaaaac282e8e0, C4<1>, C4<1>;
L_0xaaaac2814360 .functor AND 1, L_0xaaaac2812330, L_0xaaaac2986b10, C4<1>, C4<1>;
L_0xaaaac28167d0 .functor AND 1, L_0xaaaac29878a0, L_0xaaaac2986b10, C4<1>, C4<1>;
L_0xaaaac2987d80 .functor AND 1, L_0xaaaac2988210, L_0xaaaac2986b10, C4<1>, C4<1>;
L_0xaaaac2819a70 .functor NOT 1, L_0xaaaac2814360, C4<0>, C4<0>, C4<0>;
L_0xaaaac280b620 .functor AND 1, L_0xaaaac2819a70, L_0xaaaac2986b10, C4<1>, C4<1>;
L_0xaaaac2989010 .functor OR 1, L_0xaaaac2988d60, L_0xaaaac280b620, C4<0>, C4<0>;
v0xaaaac28169b0_0 .var "BM", 63 0;
v0xaaaac2819b90_0 .var "BM_next", 63 0;
v0xaaaac280b780_0 .var "M", 63 0;
v0xaaaac2922f10_0 .var "M_next", 63 0;
v0xaaaac292d3e0_0 .var "N", 63 0;
v0xaaaac292d510_0 .var "N_next", 63 0;
v0xaaaac292d5f0_0 .var "PS", 63 0;
v0xaaaac292d6d0_0 .var "PS_next", 63 0;
v0xaaaac292d7b0_0 .var "S", 63 0;
v0xaaaac292d890_0 .var "S_next", 63 0;
v0xaaaac292d970_0 .net *"_ivl_0", 63 0, L_0xaaaac2986d80;  1 drivers
L_0xffffab2c2258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac292da50_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c2258;  1 drivers
v0xaaaac292db30_0 .net *"_ivl_12", 0 0, L_0xaaaac29870a0;  1 drivers
v0xaaaac292dbf0_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c22a0;  1 drivers
v0xaaaac292dcd0_0 .net *"_ivl_16", 63 0, L_0xaaaac282a860;  1 drivers
v0xaaaac292ddb0_0 .net *"_ivl_19", 0 0, L_0xaaaac2987250;  1 drivers
v0xaaaac292de70_0 .net *"_ivl_21", 0 0, L_0xaaaac282e8e0;  1 drivers
v0xaaaac292df30_0 .net *"_ivl_23", 0 0, L_0xaaaac2812330;  1 drivers
v0xaaaac292dff0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac2987500;  1 drivers
L_0xffffab2c22e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292e0d0_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c22e8;  1 drivers
L_0xffffab2c21c8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292e1b0_0 .net *"_ivl_3", 61 0, L_0xffffab2c21c8;  1 drivers
v0xaaaac292e290_0 .net *"_ivl_30", 63 0, L_0xaaaac2987630;  1 drivers
L_0xffffab2c2330 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292e370_0 .net *"_ivl_33", 61 0, L_0xffffab2c2330;  1 drivers
v0xaaaac292e450_0 .net *"_ivl_34", 63 0, L_0xaaaac2987760;  1 drivers
v0xaaaac292e530_0 .net *"_ivl_36", 0 0, L_0xaaaac29878a0;  1 drivers
v0xaaaac292e5f0_0 .net *"_ivl_4", 0 0, L_0xaaaac2986ec0;  1 drivers
v0xaaaac292e6b0_0 .net *"_ivl_40", 31 0, L_0xaaaac2987ac0;  1 drivers
L_0xffffab2c2378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292e790_0 .net *"_ivl_43", 29 0, L_0xffffab2c2378;  1 drivers
L_0xffffab2c23c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac292e870_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c23c0;  1 drivers
v0xaaaac292e950_0 .net *"_ivl_46", 0 0, L_0xaaaac2987bc0;  1 drivers
v0xaaaac292ea10_0 .net *"_ivl_48", 63 0, L_0xaaaac2987df0;  1 drivers
v0xaaaac292eaf0_0 .net *"_ivl_50", 62 0, L_0xaaaac2987ce0;  1 drivers
L_0xffffab2c2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac292ebd0_0 .net *"_ivl_52", 0 0, L_0xffffab2c2408;  1 drivers
v0xaaaac292ecb0_0 .net *"_ivl_54", 63 0, L_0xaaaac2987f60;  1 drivers
v0xaaaac292ed90_0 .net *"_ivl_58", 0 0, L_0xaaaac2988210;  1 drivers
v0xaaaac292ee50_0 .net *"_ivl_6", 31 0, L_0xaaaac2986fb0;  1 drivers
v0xaaaac292ef30_0 .net *"_ivl_61", 0 0, L_0xaaaac2987d80;  1 drivers
v0xaaaac292eff0_0 .net *"_ivl_62", 31 0, L_0xaaaac2988470;  1 drivers
L_0xffffab2c2450 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292f0d0_0 .net *"_ivl_65", 29 0, L_0xffffab2c2450;  1 drivers
v0xaaaac292f1b0_0 .net *"_ivl_67", 31 0, L_0xaaaac2988560;  1 drivers
v0xaaaac292f290_0 .net *"_ivl_68", 31 0, L_0xaaaac29886f0;  1 drivers
L_0xffffab2c2498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292f370_0 .net *"_ivl_71", 29 0, L_0xffffab2c2498;  1 drivers
L_0xffffab2c24e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac292f450_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c24e0;  1 drivers
v0xaaaac292f530_0 .net *"_ivl_74", 31 0, L_0xaaaac29887e0;  1 drivers
v0xaaaac292f610_0 .net *"_ivl_76", 31 0, L_0xaaaac2988650;  1 drivers
v0xaaaac292f6f0_0 .net *"_ivl_81", 3 0, L_0xaaaac2988c20;  1 drivers
L_0xffffab2c2528 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac292f7d0_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c2528;  1 drivers
v0xaaaac292f8b0_0 .net *"_ivl_84", 0 0, L_0xaaaac2988d60;  1 drivers
v0xaaaac292f970_0 .net *"_ivl_86", 0 0, L_0xaaaac2819a70;  1 drivers
v0xaaaac292fa50_0 .net *"_ivl_89", 0 0, L_0xaaaac280b620;  1 drivers
L_0xffffab2c2210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292fb10_0 .net *"_ivl_9", 29 0, L_0xffffab2c2210;  1 drivers
L_0xffffab2c2570 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac292fbf0_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c2570;  1 drivers
v0xaaaac292fcd0_0 .net "base10", 63 0, L_0xaaaac2988ac0;  1 drivers
v0xaaaac292fdb0_0 .net "block_size_in", 63 0, L_0xaaaac2986900;  alias, 1 drivers
v0xaaaac292fe90_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac292ff50_0 .net "cur_base_in", 63 0, v0xaaaac29321f0_0;  1 drivers
v0xaaaac2930030_0 .net "cur_base_valid", 0 0, L_0xaaaac2986b10;  alias, 1 drivers
v0xaaaac29300f0_0 .net "input_valid", 0 0, v0xaaaac2932590_0;  1 drivers
v0xaaaac29301b0_0 .var/2u "k", 31 0;
v0xaaaac2930290_0 .net/2u "k_bound", 31 0, L_0xaaaac2988120;  1 drivers
v0xaaaac2930370_0 .var "lb_r", 63 0;
v0xaaaac2930450_0 .var "lb_r_next", 63 0;
v0xaaaac2930530_0 .var/2u "pow_m", 31 0;
v0xaaaac2930610_0 .net "prim_en", 0 0, L_0xaaaac2814360;  1 drivers
v0xaaaac29306d0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac29307b0_0 .net "prim_sub_out", 63 0, L_0xaaaac2989170;  alias, 1 drivers
v0xaaaac2930890_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2989010;  alias, 1 drivers
v0xaaaac2930950_0 .net "r", 1 0, v0xaaaac29332e0_0;  1 drivers
v0xaaaac2930a30_0 .var "rep_base", 63 0;
v0xaaaac2930b10_0 .net "rep_base_valid", 0 0, L_0xaaaac28167d0;  1 drivers
v0xaaaac2930bd0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2930c90_0 .net "ub_in", 63 0, v0xaaaac2933880_0;  1 drivers
v0xaaaac2930d70_0 .var "ub_r", 63 0;
v0xaaaac2930e50_0 .var "ub_r_next", 63 0;
E_0xaaaac2923140 .event posedge, v0xaaaac292fe90_0;
E_0xaaaac2923180/0 .event edge, v0xaaaac2930950_0, v0xaaaac292fcd0_0, v0xaaaac2930c90_0, v0xaaaac2930a30_0;
E_0xaaaac2923180/1 .event edge, v0xaaaac2930370_0, v0xaaaac2930d70_0, v0xaaaac292d7b0_0, v0xaaaac292d3e0_0;
E_0xaaaac2923180/2 .event edge, v0xaaaac292ff50_0, v0xaaaac28169b0_0, v0xaaaac280b780_0;
E_0xaaaac2923180 .event/or E_0xaaaac2923180/0, E_0xaaaac2923180/1, E_0xaaaac2923180/2;
L_0xaaaac2986d80 .concat [ 2 62 0 0], v0xaaaac29332e0_0, L_0xffffab2c21c8;
L_0xaaaac2986ec0 .cmp/gt 64, L_0xaaaac2986900, L_0xaaaac2986d80;
L_0xaaaac2986fb0 .concat [ 2 30 0 0], v0xaaaac29332e0_0, L_0xffffab2c2210;
L_0xaaaac29870a0 .cmp/eq 32, L_0xaaaac2986fb0, L_0xffffab2c2258;
L_0xaaaac2987250 .reduce/nor L_0xaaaac282a860;
L_0xaaaac2987500 .concat [ 32 32 0 0], v0xaaaac29301b0_0, L_0xffffab2c22e8;
L_0xaaaac2987630 .concat [ 2 62 0 0], v0xaaaac29332e0_0, L_0xffffab2c2330;
L_0xaaaac2987760 .arith/div 64, L_0xaaaac2986900, L_0xaaaac2987630;
L_0xaaaac29878a0 .cmp/gt 64, L_0xaaaac2987500, L_0xaaaac2987760;
L_0xaaaac2987ac0 .concat [ 2 30 0 0], v0xaaaac29332e0_0, L_0xffffab2c2378;
L_0xaaaac2987bc0 .cmp/eq 32, L_0xaaaac2987ac0, L_0xffffab2c23c0;
L_0xaaaac2987ce0 .part L_0xaaaac2986900, 1, 63;
L_0xaaaac2987df0 .concat [ 63 1 0 0], L_0xaaaac2987ce0, L_0xffffab2c2408;
L_0xaaaac2987f60 .functor MUXZ 64, L_0xaaaac2987df0, L_0xaaaac2986900, L_0xaaaac2987bc0, C4<>;
L_0xaaaac2988120 .cast/2 32, L_0xaaaac2987f60;
L_0xaaaac2988210 .cmp/ge 32, L_0xaaaac2988120, v0xaaaac29301b0_0;
L_0xaaaac2988470 .concat [ 2 30 0 0], v0xaaaac29332e0_0, L_0xffffab2c2450;
L_0xaaaac2988560 .arith/mult 32, v0xaaaac29301b0_0, L_0xaaaac2988470;
L_0xaaaac29886f0 .concat [ 2 30 0 0], v0xaaaac29332e0_0, L_0xffffab2c2498;
L_0xaaaac29887e0 .arith/sub 32, L_0xaaaac29886f0, L_0xffffab2c24e0;
L_0xaaaac2988650 .functor MUXZ 32, L_0xaaaac29887e0, L_0xaaaac2988560, L_0xaaaac2987d80, C4<>;
L_0xaaaac2988ac0 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac2988c20 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac2988c20 .part L_0xaaaac2988650, 0, 4;
L_0xaaaac2988d60 .cmp/eq 32, v0xaaaac29306d0_0, L_0xffffab2c2528;
L_0xaaaac2989170 .functor MUXZ 64, L_0xffffab2c2570, v0xaaaac292d5f0_0, L_0xaaaac2814360, C4<>;
S_0xaaaac2933cf0 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac2933ec0 .param/l "i" 0 5 22, +C4<011>;
S_0xaaaac2933f80 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac2933cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac2916000 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac2916040 .param/l "group_count_n" 0 6 4, +C4<0011>;
enum0xaaaac274cd00 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac298c990 .functor AND 1, L_0xaaaac2989e10, v0xaaaac293af40_0, C4<1>, C4<1>;
L_0xaaaac298cd70 .functor AND 1, L_0xaaaac298c990, v0xaaaac293b0e0_0, C4<1>, C4<1>;
v0xaaaac2939070_0 .var "M", 63 0;
v0xaaaac2939170_0 .var "M_next", 63 0;
v0xaaaac2939250_0 .var "N", 63 0;
v0xaaaac2939310_0 .var "N_next", 63 0;
v0xaaaac29393f0_0 .var "S", 63 0;
v0xaaaac2939520_0 .var "S_next", 63 0;
L_0xffffab2c2600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaaac2939600_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c2600;  1 drivers
L_0xffffab2c2690 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29396e0_0 .net *"_ivl_11", 59 0, L_0xffffab2c2690;  1 drivers
L_0xffffab2c26d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaac29397c0_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c26d8;  1 drivers
L_0xffffab2c2720 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaac29398a0_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c2720;  1 drivers
v0xaaaac2939980_0 .net *"_ivl_2", 3 0, L_0xaaaac29897f0;  1 drivers
L_0xffffab2c2768 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2939a60_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c2768;  1 drivers
v0xaaaac2939b40_0 .net *"_ivl_24", 63 0, L_0xaaaac298c8f0;  1 drivers
v0xaaaac2939c20_0 .net *"_ivl_26", 63 0, L_0xaaaac298ca00;  1 drivers
L_0xffffab2c2ba0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2939d00_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c2ba0;  1 drivers
v0xaaaac2939de0_0 .net *"_ivl_32", 0 0, L_0xaaaac298c990;  1 drivers
L_0xffffab2c2648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2939ec0_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c2648;  1 drivers
v0xaaaac2939fa0_0 .net *"_ivl_8", 63 0, L_0xaaaac2989a20;  1 drivers
v0xaaaac293a080_0 .net "block_size", 63 0, L_0xaaaac2989b10;  1 drivers
v0xaaaac293a140_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac293a1e0_0 .var "cur_base", 63 0;
v0xaaaac293a280_0 .net "cur_base_valid", 0 0, L_0xaaaac2989cd0;  1 drivers
v0xaaaac293a320_0 .net "group_count_out", 63 0, L_0xaaaac298cb40;  alias, 1 drivers
v0xaaaac293a3c0_0 .net "group_count_out_valid", 0 0, L_0xaaaac298cd70;  1 drivers
v0xaaaac293a480_0 .net "group_en", 0 0, L_0xaaaac29898e0;  1 drivers
v0xaaaac293a540_0 .var "input_valid", 0 0;
v0xaaaac293a610_0 .var "input_valid_next", 0 0;
v0xaaaac293a6b0_0 .var/2u "k", 31 0;
v0xaaaac293a790_0 .var "lb", 63 0;
v0xaaaac293a870_0 .var "lb_next", 63 0;
v0xaaaac293a950_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac293aa40_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac293ab10_0 .var/2u "pow_m", 31 0;
v0xaaaac293abd0_0 .var "prim_sub_en", 2 1;
v0xaaaac293acb0_0 .var "prim_sub_en_next", 2 1;
v0xaaaac293ad90_0 .net "prim_sub_out", 63 0, L_0xaaaac298c7b0;  1 drivers
v0xaaaac293ae80_0 .var "prim_sub_out_1", 63 0;
v0xaaaac293af40_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac293b000_0 .var "prim_sub_out_2", 63 0;
v0xaaaac293b0e0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac293b1a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac298c650;  1 drivers
v0xaaaac293b270_0 .var "r", 1 0;
v0xaaaac293b340_0 .var "r_next", 1 0;
v0xaaaac293b400_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac293b4a0_0 .var "tmp_sum", 63 0;
v0xaaaac293b580_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac293b660_0 .var "tmp_sum_next", 63 0;
v0xaaaac293b740_0 .net "tmp_sum_valid", 0 0, L_0xaaaac2989e10;  1 drivers
v0xaaaac293b800_0 .var "ub", 63 0;
v0xaaaac293b8f0_0 .var "ub_cand_0", 63 0;
v0xaaaac293b9b0_0 .var "ub_cand_1", 63 0;
v0xaaaac293ba90_0 .var "ub_next", 63 0;
E_0xaaaac29343a0/0 .event edge, v0xaaaac293abd0_0, v0xaaaac2937c50_0, v0xaaaac29388c0_0, v0xaaaac2937b90_0;
E_0xaaaac29343a0/1 .event edge, v0xaaaac2938800_0;
E_0xaaaac29343a0 .event/or E_0xaaaac29343a0/0, E_0xaaaac29343a0/1;
E_0xaaaac2934410/0 .event edge, v0xaaaac293a790_0, v0xaaaac2938c30_0, v0xaaaac29393f0_0, v0xaaaac2939250_0;
E_0xaaaac2934410/1 .event edge, v0xaaaac2937ab0_0, v0xaaaac2939070_0;
E_0xaaaac2934410 .event/or E_0xaaaac2934410/0, E_0xaaaac2934410/1;
E_0xaaaac2934490 .event edge, v0xaaaac2937930_0, v0xaaaac2932a80_0, v0xaaaac2937ab0_0;
L_0xaaaac29897f0 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c2600;
L_0xaaaac29898e0 .cmp/eq 4, L_0xaaaac29897f0, L_0xffffab2c2648;
L_0xaaaac2989a20 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c2690;
L_0xaaaac2989b10 .arith/div 64, L_0xaaaac2989a20, L_0xffffab2c26d8;
L_0xaaaac2989cd0 .cmp/gt 32, v0xaaaac293a6b0_0, L_0xffffab2c2720;
L_0xaaaac2989e10 .cmp/eq 32, v0xaaaac293b580_0, L_0xffffab2c2768;
L_0xaaaac298c8f0 .arith/sub 64, v0xaaaac293b4a0_0, v0xaaaac293ae80_0;
L_0xaaaac298ca00 .arith/sub 64, L_0xaaaac298c8f0, v0xaaaac293b000_0;
L_0xaaaac298cb40 .functor MUXZ 64, L_0xffffab2c2ba0, L_0xaaaac298ca00, L_0xaaaac29898e0, C4<>;
S_0xaaaac2934510 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac2933f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac2934710 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c2888 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac298a400 .functor AND 64, L_0xaaaac2989b10, L_0xffffab2c2888, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac298a560 .functor OR 1, L_0xaaaac298a260, L_0xaaaac298a470, C4<0>, C4<0>;
L_0xaaaac298a670 .functor AND 1, L_0xaaaac298a080, L_0xaaaac298a560, C4<1>, C4<1>;
L_0xaaaac298a780 .functor AND 1, L_0xaaaac298a670, L_0xaaaac2989cd0, C4<1>, C4<1>;
L_0xaaaac298aed0 .functor AND 1, L_0xaaaac298ad90, L_0xaaaac2989cd0, C4<1>, C4<1>;
L_0xaaaac298b2e0 .functor AND 1, L_0xaaaac298b770, L_0xaaaac2989cd0, C4<1>, C4<1>;
L_0xaaaac298bde0 .functor NOT 1, L_0xaaaac298a780, C4<0>, C4<0>, C4<0>;
L_0xaaaac298c540 .functor AND 1, L_0xaaaac298bde0, L_0xaaaac2989cd0, C4<1>, C4<1>;
L_0xaaaac298c650 .functor OR 1, L_0xaaaac298c330, L_0xaaaac298c540, C4<0>, C4<0>;
v0xaaaac29349a0_0 .var "BM", 63 0;
v0xaaaac2934aa0_0 .var "BM_next", 63 0;
v0xaaaac2934b80_0 .var "M", 63 0;
v0xaaaac2934c70_0 .var "M_next", 63 0;
v0xaaaac2934d50_0 .var "N", 63 0;
v0xaaaac2934e80_0 .var "N_next", 63 0;
v0xaaaac2934f60_0 .var "PS", 63 0;
v0xaaaac2935040_0 .var "PS_next", 63 0;
v0xaaaac2935120_0 .var "S", 63 0;
v0xaaaac2935200_0 .var "S_next", 63 0;
v0xaaaac29352e0_0 .net *"_ivl_0", 63 0, L_0xaaaac2989f40;  1 drivers
L_0xffffab2c2840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac29353c0_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c2840;  1 drivers
v0xaaaac29354a0_0 .net *"_ivl_12", 0 0, L_0xaaaac298a260;  1 drivers
v0xaaaac2935560_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c2888;  1 drivers
v0xaaaac2935640_0 .net *"_ivl_16", 63 0, L_0xaaaac298a400;  1 drivers
v0xaaaac2935720_0 .net *"_ivl_19", 0 0, L_0xaaaac298a470;  1 drivers
v0xaaaac29357e0_0 .net *"_ivl_21", 0 0, L_0xaaaac298a560;  1 drivers
v0xaaaac29358a0_0 .net *"_ivl_23", 0 0, L_0xaaaac298a670;  1 drivers
v0xaaaac2935960_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac298a870;  1 drivers
L_0xffffab2c28d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2935a40_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c28d0;  1 drivers
L_0xffffab2c27b0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2935b20_0 .net *"_ivl_3", 61 0, L_0xffffab2c27b0;  1 drivers
v0xaaaac2935c00_0 .net *"_ivl_30", 63 0, L_0xaaaac298a9a0;  1 drivers
L_0xffffab2c2918 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2935ce0_0 .net *"_ivl_33", 61 0, L_0xffffab2c2918;  1 drivers
v0xaaaac2935dc0_0 .net *"_ivl_34", 63 0, L_0xaaaac298ac50;  1 drivers
v0xaaaac2935ea0_0 .net *"_ivl_36", 0 0, L_0xaaaac298ad90;  1 drivers
v0xaaaac2935f60_0 .net *"_ivl_4", 0 0, L_0xaaaac298a080;  1 drivers
v0xaaaac2936020_0 .net *"_ivl_40", 31 0, L_0xaaaac298b020;  1 drivers
L_0xffffab2c2960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2936100_0 .net *"_ivl_43", 29 0, L_0xffffab2c2960;  1 drivers
L_0xffffab2c29a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac29361e0_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c29a8;  1 drivers
v0xaaaac29362c0_0 .net *"_ivl_46", 0 0, L_0xaaaac298b120;  1 drivers
v0xaaaac2936380_0 .net *"_ivl_48", 63 0, L_0xaaaac298b350;  1 drivers
v0xaaaac2936460_0 .net *"_ivl_50", 62 0, L_0xaaaac298b240;  1 drivers
L_0xffffab2c29f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac2936540_0 .net *"_ivl_52", 0 0, L_0xffffab2c29f0;  1 drivers
v0xaaaac2936830_0 .net *"_ivl_54", 63 0, L_0xaaaac298b4c0;  1 drivers
v0xaaaac2936910_0 .net *"_ivl_58", 0 0, L_0xaaaac298b770;  1 drivers
v0xaaaac29369d0_0 .net *"_ivl_6", 31 0, L_0xaaaac298a170;  1 drivers
v0xaaaac2936ab0_0 .net *"_ivl_61", 0 0, L_0xaaaac298b2e0;  1 drivers
v0xaaaac2936b70_0 .net *"_ivl_62", 31 0, L_0xaaaac298b9d0;  1 drivers
L_0xffffab2c2a38 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2936c50_0 .net *"_ivl_65", 29 0, L_0xffffab2c2a38;  1 drivers
v0xaaaac2936d30_0 .net *"_ivl_67", 31 0, L_0xaaaac298bac0;  1 drivers
v0xaaaac2936e10_0 .net *"_ivl_68", 31 0, L_0xaaaac298bc50;  1 drivers
L_0xffffab2c2a80 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2936ef0_0 .net *"_ivl_71", 29 0, L_0xffffab2c2a80;  1 drivers
L_0xffffab2c2ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2936fd0_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c2ac8;  1 drivers
v0xaaaac29370b0_0 .net *"_ivl_74", 31 0, L_0xaaaac298bd40;  1 drivers
v0xaaaac2937190_0 .net *"_ivl_76", 31 0, L_0xaaaac298bbb0;  1 drivers
v0xaaaac2937270_0 .net *"_ivl_81", 3 0, L_0xaaaac298c1f0;  1 drivers
L_0xffffab2c2b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2937350_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c2b10;  1 drivers
v0xaaaac2937430_0 .net *"_ivl_84", 0 0, L_0xaaaac298c330;  1 drivers
v0xaaaac29374f0_0 .net *"_ivl_86", 0 0, L_0xaaaac298bde0;  1 drivers
v0xaaaac29375d0_0 .net *"_ivl_89", 0 0, L_0xaaaac298c540;  1 drivers
L_0xffffab2c27f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2937690_0 .net *"_ivl_9", 29 0, L_0xffffab2c27f8;  1 drivers
L_0xffffab2c2b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2937770_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c2b58;  1 drivers
v0xaaaac2937850_0 .net "base10", 63 0, L_0xaaaac298c090;  1 drivers
v0xaaaac2937930_0 .net "block_size_in", 63 0, L_0xaaaac2989b10;  alias, 1 drivers
v0xaaaac2937a10_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2937ab0_0 .net "cur_base_in", 63 0, v0xaaaac293a1e0_0;  1 drivers
v0xaaaac2937b90_0 .net "cur_base_valid", 0 0, L_0xaaaac2989cd0;  alias, 1 drivers
v0xaaaac2937c50_0 .net "input_valid", 0 0, v0xaaaac293a540_0;  1 drivers
v0xaaaac2937d10_0 .var/2u "k", 31 0;
v0xaaaac2937df0_0 .net/2u "k_bound", 31 0, L_0xaaaac298b680;  1 drivers
v0xaaaac2937ed0_0 .var "lb_r", 63 0;
v0xaaaac2937fb0_0 .var "lb_r_next", 63 0;
v0xaaaac2938090_0 .var/2u "pow_m", 31 0;
v0xaaaac2938170_0 .net "prim_en", 0 0, L_0xaaaac298a780;  1 drivers
v0xaaaac2938230_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac2938720_0 .net "prim_sub_out", 63 0, L_0xaaaac298c7b0;  alias, 1 drivers
v0xaaaac2938800_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac298c650;  alias, 1 drivers
v0xaaaac29388c0_0 .net "r", 1 0, v0xaaaac293b270_0;  1 drivers
v0xaaaac29389a0_0 .var "rep_base", 63 0;
v0xaaaac2938a80_0 .net "rep_base_valid", 0 0, L_0xaaaac298aed0;  1 drivers
v0xaaaac2938b40_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2938c30_0 .net "ub_in", 63 0, v0xaaaac293b800_0;  1 drivers
v0xaaaac2938d10_0 .var "ub_r", 63 0;
v0xaaaac2938df0_0 .var "ub_r_next", 63 0;
E_0xaaaac29348e0/0 .event edge, v0xaaaac29388c0_0, v0xaaaac2937850_0, v0xaaaac2938c30_0, v0xaaaac29389a0_0;
E_0xaaaac29348e0/1 .event edge, v0xaaaac2937ed0_0, v0xaaaac2938d10_0, v0xaaaac2935120_0, v0xaaaac2934d50_0;
E_0xaaaac29348e0/2 .event edge, v0xaaaac2937ab0_0, v0xaaaac29349a0_0, v0xaaaac2934b80_0;
E_0xaaaac29348e0 .event/or E_0xaaaac29348e0/0, E_0xaaaac29348e0/1, E_0xaaaac29348e0/2;
L_0xaaaac2989f40 .concat [ 2 62 0 0], v0xaaaac293b270_0, L_0xffffab2c27b0;
L_0xaaaac298a080 .cmp/gt 64, L_0xaaaac2989b10, L_0xaaaac2989f40;
L_0xaaaac298a170 .concat [ 2 30 0 0], v0xaaaac293b270_0, L_0xffffab2c27f8;
L_0xaaaac298a260 .cmp/eq 32, L_0xaaaac298a170, L_0xffffab2c2840;
L_0xaaaac298a470 .reduce/nor L_0xaaaac298a400;
L_0xaaaac298a870 .concat [ 32 32 0 0], v0xaaaac2937d10_0, L_0xffffab2c28d0;
L_0xaaaac298a9a0 .concat [ 2 62 0 0], v0xaaaac293b270_0, L_0xffffab2c2918;
L_0xaaaac298ac50 .arith/div 64, L_0xaaaac2989b10, L_0xaaaac298a9a0;
L_0xaaaac298ad90 .cmp/gt 64, L_0xaaaac298a870, L_0xaaaac298ac50;
L_0xaaaac298b020 .concat [ 2 30 0 0], v0xaaaac293b270_0, L_0xffffab2c2960;
L_0xaaaac298b120 .cmp/eq 32, L_0xaaaac298b020, L_0xffffab2c29a8;
L_0xaaaac298b240 .part L_0xaaaac2989b10, 1, 63;
L_0xaaaac298b350 .concat [ 63 1 0 0], L_0xaaaac298b240, L_0xffffab2c29f0;
L_0xaaaac298b4c0 .functor MUXZ 64, L_0xaaaac298b350, L_0xaaaac2989b10, L_0xaaaac298b120, C4<>;
L_0xaaaac298b680 .cast/2 32, L_0xaaaac298b4c0;
L_0xaaaac298b770 .cmp/ge 32, L_0xaaaac298b680, v0xaaaac2937d10_0;
L_0xaaaac298b9d0 .concat [ 2 30 0 0], v0xaaaac293b270_0, L_0xffffab2c2a38;
L_0xaaaac298bac0 .arith/mult 32, v0xaaaac2937d10_0, L_0xaaaac298b9d0;
L_0xaaaac298bc50 .concat [ 2 30 0 0], v0xaaaac293b270_0, L_0xffffab2c2a80;
L_0xaaaac298bd40 .arith/sub 32, L_0xaaaac298bc50, L_0xffffab2c2ac8;
L_0xaaaac298bbb0 .functor MUXZ 32, L_0xaaaac298bd40, L_0xaaaac298bac0, L_0xaaaac298b2e0, C4<>;
L_0xaaaac298c090 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac298c1f0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac298c1f0 .part L_0xaaaac298bbb0, 0, 4;
L_0xaaaac298c330 .cmp/eq 32, v0xaaaac2938230_0, L_0xffffab2c2b10;
L_0xaaaac298c7b0 .functor MUXZ 64, L_0xffffab2c2b58, v0xaaaac2934f60_0, L_0xaaaac298a780, C4<>;
S_0xaaaac293bc70 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac293be50 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaaac293bf10 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac293bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac29341b0 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac29341f0 .param/l "group_count_n" 0 6 4, +C4<0100>;
enum0xaaaac279b700 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac2990060 .functor AND 1, L_0xaaaac298d660, v0xaaaac2942f60_0, C4<1>, C4<1>;
L_0xaaaac2990440 .functor AND 1, L_0xaaaac2990060, v0xaaaac2943100_0, C4<1>, C4<1>;
v0xaaaac2941040_0 .var "M", 63 0;
v0xaaaac2941140_0 .var "M_next", 63 0;
v0xaaaac2941220_0 .var "N", 63 0;
v0xaaaac29412e0_0 .var "N_next", 63 0;
v0xaaaac29413c0_0 .var "S", 63 0;
v0xaaaac29414a0_0 .var "S_next", 63 0;
L_0xffffab2c2be8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2941580_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c2be8;  1 drivers
L_0xffffab2c2c78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2941660_0 .net *"_ivl_11", 59 0, L_0xffffab2c2c78;  1 drivers
L_0xffffab2c2cc0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2941740_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c2cc0;  1 drivers
L_0xffffab2c2d08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac29418b0_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c2d08;  1 drivers
v0xaaaac2941990_0 .net *"_ivl_2", 3 0, L_0xaaaac298ce30;  1 drivers
L_0xffffab2c2d50 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2941a70_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c2d50;  1 drivers
v0xaaaac2941b50_0 .net *"_ivl_24", 63 0, L_0xaaaac298ffc0;  1 drivers
v0xaaaac2941c30_0 .net *"_ivl_26", 63 0, L_0xaaaac29900d0;  1 drivers
L_0xffffab2c3188 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2941d10_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c3188;  1 drivers
v0xaaaac2941df0_0 .net *"_ivl_32", 0 0, L_0xaaaac2990060;  1 drivers
L_0xffffab2c2c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2941ed0_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c2c30;  1 drivers
v0xaaaac2941fb0_0 .net *"_ivl_8", 63 0, L_0xaaaac298d060;  1 drivers
v0xaaaac2942090_0 .net "block_size", 63 0, L_0xaaaac298d360;  1 drivers
v0xaaaac2942150_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac29421f0_0 .var "cur_base", 63 0;
v0xaaaac29422c0_0 .net "cur_base_valid", 0 0, L_0xaaaac298d520;  1 drivers
v0xaaaac2942390_0 .net "group_count_out", 63 0, L_0xaaaac2990210;  alias, 1 drivers
v0xaaaac2942430_0 .net "group_count_out_valid", 0 0, L_0xaaaac2990440;  1 drivers
v0xaaaac29424f0_0 .net "group_en", 0 0, L_0xaaaac298cf20;  1 drivers
v0xaaaac29425b0_0 .var "input_valid", 0 0;
v0xaaaac2942680_0 .var "input_valid_next", 0 0;
v0xaaaac2942720_0 .var/2u "k", 31 0;
v0xaaaac2942800_0 .var "lb", 63 0;
v0xaaaac29428e0_0 .var "lb_next", 63 0;
v0xaaaac29429c0_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac2942a80_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac2942b40_0 .var/2u "pow_m", 31 0;
v0xaaaac2942c20_0 .var "prim_sub_en", 2 1;
v0xaaaac2942d00_0 .var "prim_sub_en_next", 2 1;
v0xaaaac2942de0_0 .net "prim_sub_out", 63 0, L_0xaaaac298fe80;  1 drivers
v0xaaaac2942ea0_0 .var "prim_sub_out_1", 63 0;
v0xaaaac2942f60_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac2943020_0 .var "prim_sub_out_2", 63 0;
v0xaaaac2943100_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac29431c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac298fd20;  1 drivers
v0xaaaac2943260_0 .var "r", 1 0;
v0xaaaac2943330_0 .var "r_next", 1 0;
v0xaaaac29433f0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2943490_0 .var "tmp_sum", 63 0;
v0xaaaac2943570_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac2943650_0 .var "tmp_sum_next", 63 0;
v0xaaaac2943730_0 .net "tmp_sum_valid", 0 0, L_0xaaaac298d660;  1 drivers
v0xaaaac29437f0_0 .var "ub", 63 0;
v0xaaaac29438e0_0 .var "ub_cand_0", 63 0;
v0xaaaac29439a0_0 .var "ub_cand_1", 63 0;
v0xaaaac2943a80_0 .var "ub_next", 63 0;
E_0xaaaac293c330/0 .event edge, v0xaaaac2942c20_0, v0xaaaac293fbe0_0, v0xaaaac2940850_0, v0xaaaac293fb20_0;
E_0xaaaac293c330/1 .event edge, v0xaaaac2940790_0;
E_0xaaaac293c330 .event/or E_0xaaaac293c330/0, E_0xaaaac293c330/1;
E_0xaaaac293c3a0/0 .event edge, v0xaaaac2942800_0, v0xaaaac2940c00_0, v0xaaaac29413c0_0, v0xaaaac2941220_0;
E_0xaaaac293c3a0/1 .event edge, v0xaaaac293fa40_0, v0xaaaac2941040_0;
E_0xaaaac293c3a0 .event/or E_0xaaaac293c3a0/0, E_0xaaaac293c3a0/1;
E_0xaaaac293c420 .event edge, v0xaaaac293f8c0_0, v0xaaaac2932a80_0, v0xaaaac293fa40_0;
L_0xaaaac298ce30 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c2be8;
L_0xaaaac298cf20 .cmp/eq 4, L_0xaaaac298ce30, L_0xffffab2c2c30;
L_0xaaaac298d060 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c2c78;
L_0xaaaac298d360 .arith/div 64, L_0xaaaac298d060, L_0xffffab2c2cc0;
L_0xaaaac298d520 .cmp/gt 32, v0xaaaac2942720_0, L_0xffffab2c2d08;
L_0xaaaac298d660 .cmp/eq 32, v0xaaaac2943570_0, L_0xffffab2c2d50;
L_0xaaaac298ffc0 .arith/sub 64, v0xaaaac2943490_0, v0xaaaac2942ea0_0;
L_0xaaaac29900d0 .arith/sub 64, L_0xaaaac298ffc0, v0xaaaac2943020_0;
L_0xaaaac2990210 .functor MUXZ 64, L_0xffffab2c3188, L_0xaaaac29900d0, L_0xaaaac298cf20, C4<>;
S_0xaaaac293c4a0 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac293bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac293c6a0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c2e70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac298dc50 .functor AND 64, L_0xaaaac298d360, L_0xffffab2c2e70, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac298ddb0 .functor OR 1, L_0xaaaac298dab0, L_0xaaaac298dcc0, C4<0>, C4<0>;
L_0xaaaac298dec0 .functor AND 1, L_0xaaaac298d8d0, L_0xaaaac298ddb0, C4<1>, C4<1>;
L_0xaaaac298dfd0 .functor AND 1, L_0xaaaac298dec0, L_0xaaaac298d520, C4<1>, C4<1>;
L_0xaaaac298e5a0 .functor AND 1, L_0xaaaac298e460, L_0xaaaac298d520, C4<1>, C4<1>;
L_0xaaaac298e9b0 .functor AND 1, L_0xaaaac298ee40, L_0xaaaac298d520, C4<1>, C4<1>;
L_0xaaaac298f4b0 .functor NOT 1, L_0xaaaac298dfd0, C4<0>, C4<0>, C4<0>;
L_0xaaaac298fc10 .functor AND 1, L_0xaaaac298f4b0, L_0xaaaac298d520, C4<1>, C4<1>;
L_0xaaaac298fd20 .functor OR 1, L_0xaaaac298fa00, L_0xaaaac298fc10, C4<0>, C4<0>;
v0xaaaac293c930_0 .var "BM", 63 0;
v0xaaaac293ca30_0 .var "BM_next", 63 0;
v0xaaaac293cb10_0 .var "M", 63 0;
v0xaaaac293cc00_0 .var "M_next", 63 0;
v0xaaaac293cce0_0 .var "N", 63 0;
v0xaaaac293ce10_0 .var "N_next", 63 0;
v0xaaaac293cef0_0 .var "PS", 63 0;
v0xaaaac293cfd0_0 .var "PS_next", 63 0;
v0xaaaac293d0b0_0 .var "S", 63 0;
v0xaaaac293d190_0 .var "S_next", 63 0;
v0xaaaac293d270_0 .net *"_ivl_0", 63 0, L_0xaaaac298d790;  1 drivers
L_0xffffab2c2e28 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac293d350_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c2e28;  1 drivers
v0xaaaac293d430_0 .net *"_ivl_12", 0 0, L_0xaaaac298dab0;  1 drivers
v0xaaaac293d4f0_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c2e70;  1 drivers
v0xaaaac293d5d0_0 .net *"_ivl_16", 63 0, L_0xaaaac298dc50;  1 drivers
v0xaaaac293d6b0_0 .net *"_ivl_19", 0 0, L_0xaaaac298dcc0;  1 drivers
v0xaaaac293d770_0 .net *"_ivl_21", 0 0, L_0xaaaac298ddb0;  1 drivers
v0xaaaac293d830_0 .net *"_ivl_23", 0 0, L_0xaaaac298dec0;  1 drivers
v0xaaaac293d8f0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac298e0c0;  1 drivers
L_0xffffab2c2eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293d9d0_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c2eb8;  1 drivers
L_0xffffab2c2d98 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293dab0_0 .net *"_ivl_3", 61 0, L_0xffffab2c2d98;  1 drivers
v0xaaaac293db90_0 .net *"_ivl_30", 63 0, L_0xaaaac298e1f0;  1 drivers
L_0xffffab2c2f00 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293dc70_0 .net *"_ivl_33", 61 0, L_0xffffab2c2f00;  1 drivers
v0xaaaac293dd50_0 .net *"_ivl_34", 63 0, L_0xaaaac298e320;  1 drivers
v0xaaaac293de30_0 .net *"_ivl_36", 0 0, L_0xaaaac298e460;  1 drivers
v0xaaaac293def0_0 .net *"_ivl_4", 0 0, L_0xaaaac298d8d0;  1 drivers
v0xaaaac293dfb0_0 .net *"_ivl_40", 31 0, L_0xaaaac298e6f0;  1 drivers
L_0xffffab2c2f48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293e090_0 .net *"_ivl_43", 29 0, L_0xffffab2c2f48;  1 drivers
L_0xffffab2c2f90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac293e170_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c2f90;  1 drivers
v0xaaaac293e250_0 .net *"_ivl_46", 0 0, L_0xaaaac298e7f0;  1 drivers
v0xaaaac293e310_0 .net *"_ivl_48", 63 0, L_0xaaaac298ea20;  1 drivers
v0xaaaac293e3f0_0 .net *"_ivl_50", 62 0, L_0xaaaac298e910;  1 drivers
L_0xffffab2c2fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac293e4d0_0 .net *"_ivl_52", 0 0, L_0xffffab2c2fd8;  1 drivers
v0xaaaac293e7c0_0 .net *"_ivl_54", 63 0, L_0xaaaac298eb90;  1 drivers
v0xaaaac293e8a0_0 .net *"_ivl_58", 0 0, L_0xaaaac298ee40;  1 drivers
v0xaaaac293e960_0 .net *"_ivl_6", 31 0, L_0xaaaac298d9c0;  1 drivers
v0xaaaac293ea40_0 .net *"_ivl_61", 0 0, L_0xaaaac298e9b0;  1 drivers
v0xaaaac293eb00_0 .net *"_ivl_62", 31 0, L_0xaaaac298f0a0;  1 drivers
L_0xffffab2c3020 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293ebe0_0 .net *"_ivl_65", 29 0, L_0xffffab2c3020;  1 drivers
v0xaaaac293ecc0_0 .net *"_ivl_67", 31 0, L_0xaaaac298f190;  1 drivers
v0xaaaac293eda0_0 .net *"_ivl_68", 31 0, L_0xaaaac298f320;  1 drivers
L_0xffffab2c3068 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293ee80_0 .net *"_ivl_71", 29 0, L_0xffffab2c3068;  1 drivers
L_0xffffab2c30b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac293ef60_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c30b0;  1 drivers
v0xaaaac293f040_0 .net *"_ivl_74", 31 0, L_0xaaaac298f410;  1 drivers
v0xaaaac293f120_0 .net *"_ivl_76", 31 0, L_0xaaaac298f280;  1 drivers
v0xaaaac293f200_0 .net *"_ivl_81", 3 0, L_0xaaaac298f8c0;  1 drivers
L_0xffffab2c30f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac293f2e0_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c30f8;  1 drivers
v0xaaaac293f3c0_0 .net *"_ivl_84", 0 0, L_0xaaaac298fa00;  1 drivers
v0xaaaac293f480_0 .net *"_ivl_86", 0 0, L_0xaaaac298f4b0;  1 drivers
v0xaaaac293f560_0 .net *"_ivl_89", 0 0, L_0xaaaac298fc10;  1 drivers
L_0xffffab2c2de0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293f620_0 .net *"_ivl_9", 29 0, L_0xffffab2c2de0;  1 drivers
L_0xffffab2c3140 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac293f700_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c3140;  1 drivers
v0xaaaac293f7e0_0 .net "base10", 63 0, L_0xaaaac298f760;  1 drivers
v0xaaaac293f8c0_0 .net "block_size_in", 63 0, L_0xaaaac298d360;  alias, 1 drivers
v0xaaaac293f9a0_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac293fa40_0 .net "cur_base_in", 63 0, v0xaaaac29421f0_0;  1 drivers
v0xaaaac293fb20_0 .net "cur_base_valid", 0 0, L_0xaaaac298d520;  alias, 1 drivers
v0xaaaac293fbe0_0 .net "input_valid", 0 0, v0xaaaac29425b0_0;  1 drivers
v0xaaaac293fca0_0 .var/2u "k", 31 0;
v0xaaaac293fd80_0 .net/2u "k_bound", 31 0, L_0xaaaac298ed50;  1 drivers
v0xaaaac293fe60_0 .var "lb_r", 63 0;
v0xaaaac293ff40_0 .var "lb_r_next", 63 0;
v0xaaaac2940020_0 .var/2u "pow_m", 31 0;
v0xaaaac2940100_0 .net "prim_en", 0 0, L_0xaaaac298dfd0;  1 drivers
v0xaaaac29401c0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac29406b0_0 .net "prim_sub_out", 63 0, L_0xaaaac298fe80;  alias, 1 drivers
v0xaaaac2940790_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac298fd20;  alias, 1 drivers
v0xaaaac2940850_0 .net "r", 1 0, v0xaaaac2943260_0;  1 drivers
v0xaaaac2940930_0 .var "rep_base", 63 0;
v0xaaaac2940a10_0 .net "rep_base_valid", 0 0, L_0xaaaac298e5a0;  1 drivers
v0xaaaac2940ad0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2940c00_0 .net "ub_in", 63 0, v0xaaaac29437f0_0;  1 drivers
v0xaaaac2940ce0_0 .var "ub_r", 63 0;
v0xaaaac2940dc0_0 .var "ub_r_next", 63 0;
E_0xaaaac293c870/0 .event edge, v0xaaaac2940850_0, v0xaaaac293f7e0_0, v0xaaaac2940c00_0, v0xaaaac2940930_0;
E_0xaaaac293c870/1 .event edge, v0xaaaac293fe60_0, v0xaaaac2940ce0_0, v0xaaaac293d0b0_0, v0xaaaac293cce0_0;
E_0xaaaac293c870/2 .event edge, v0xaaaac293fa40_0, v0xaaaac293c930_0, v0xaaaac293cb10_0;
E_0xaaaac293c870 .event/or E_0xaaaac293c870/0, E_0xaaaac293c870/1, E_0xaaaac293c870/2;
L_0xaaaac298d790 .concat [ 2 62 0 0], v0xaaaac2943260_0, L_0xffffab2c2d98;
L_0xaaaac298d8d0 .cmp/gt 64, L_0xaaaac298d360, L_0xaaaac298d790;
L_0xaaaac298d9c0 .concat [ 2 30 0 0], v0xaaaac2943260_0, L_0xffffab2c2de0;
L_0xaaaac298dab0 .cmp/eq 32, L_0xaaaac298d9c0, L_0xffffab2c2e28;
L_0xaaaac298dcc0 .reduce/nor L_0xaaaac298dc50;
L_0xaaaac298e0c0 .concat [ 32 32 0 0], v0xaaaac293fca0_0, L_0xffffab2c2eb8;
L_0xaaaac298e1f0 .concat [ 2 62 0 0], v0xaaaac2943260_0, L_0xffffab2c2f00;
L_0xaaaac298e320 .arith/div 64, L_0xaaaac298d360, L_0xaaaac298e1f0;
L_0xaaaac298e460 .cmp/gt 64, L_0xaaaac298e0c0, L_0xaaaac298e320;
L_0xaaaac298e6f0 .concat [ 2 30 0 0], v0xaaaac2943260_0, L_0xffffab2c2f48;
L_0xaaaac298e7f0 .cmp/eq 32, L_0xaaaac298e6f0, L_0xffffab2c2f90;
L_0xaaaac298e910 .part L_0xaaaac298d360, 1, 63;
L_0xaaaac298ea20 .concat [ 63 1 0 0], L_0xaaaac298e910, L_0xffffab2c2fd8;
L_0xaaaac298eb90 .functor MUXZ 64, L_0xaaaac298ea20, L_0xaaaac298d360, L_0xaaaac298e7f0, C4<>;
L_0xaaaac298ed50 .cast/2 32, L_0xaaaac298eb90;
L_0xaaaac298ee40 .cmp/ge 32, L_0xaaaac298ed50, v0xaaaac293fca0_0;
L_0xaaaac298f0a0 .concat [ 2 30 0 0], v0xaaaac2943260_0, L_0xffffab2c3020;
L_0xaaaac298f190 .arith/mult 32, v0xaaaac293fca0_0, L_0xaaaac298f0a0;
L_0xaaaac298f320 .concat [ 2 30 0 0], v0xaaaac2943260_0, L_0xffffab2c3068;
L_0xaaaac298f410 .arith/sub 32, L_0xaaaac298f320, L_0xffffab2c30b0;
L_0xaaaac298f280 .functor MUXZ 32, L_0xaaaac298f410, L_0xaaaac298f190, L_0xaaaac298e9b0, C4<>;
L_0xaaaac298f760 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac298f8c0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac298f8c0 .part L_0xaaaac298f280, 0, 4;
L_0xaaaac298fa00 .cmp/eq 32, v0xaaaac29401c0_0, L_0xffffab2c30f8;
L_0xaaaac298fe80 .functor MUXZ 64, L_0xffffab2c3140, v0xaaaac293cef0_0, L_0xaaaac298dfd0, C4<>;
S_0xaaaac2943c60 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac2943e10 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaaac2943ef0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac2943c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac29417e0 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac2941820 .param/l "group_count_n" 0 6 4, +C4<0101>;
enum0xaaaac279cd30 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac2993870 .functor AND 1, L_0xaaaac2990f00, v0xaaaac294ae50_0, C4<1>, C4<1>;
L_0xaaaac2993c50 .functor AND 1, L_0xaaaac2993870, v0xaaaac294aff0_0, C4<1>, C4<1>;
v0xaaaac2948f90_0 .var "M", 63 0;
v0xaaaac2949090_0 .var "M_next", 63 0;
v0xaaaac2949170_0 .var "N", 63 0;
v0xaaaac2949230_0 .var "N_next", 63 0;
v0xaaaac2949310_0 .var "S", 63 0;
v0xaaaac29493f0_0 .var "S_next", 63 0;
L_0xffffab2c31d0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaaac29494d0_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c31d0;  1 drivers
L_0xffffab2c3260 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29495b0_0 .net *"_ivl_11", 59 0, L_0xffffab2c3260;  1 drivers
L_0xffffab2c32a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaac2949690_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c32a8;  1 drivers
L_0xffffab2c32f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaac2949770_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c32f0;  1 drivers
v0xaaaac2949850_0 .net *"_ivl_2", 3 0, L_0xaaaac2990500;  1 drivers
L_0xffffab2c3338 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2949930_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c3338;  1 drivers
v0xaaaac2949a10_0 .net *"_ivl_24", 63 0, L_0xaaaac29937d0;  1 drivers
v0xaaaac2949af0_0 .net *"_ivl_26", 63 0, L_0xaaaac29938e0;  1 drivers
L_0xffffab2c3770 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2949bd0_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c3770;  1 drivers
v0xaaaac2949cb0_0 .net *"_ivl_32", 0 0, L_0xaaaac2993870;  1 drivers
L_0xffffab2c3218 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2949d90_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c3218;  1 drivers
v0xaaaac2949e70_0 .net *"_ivl_8", 63 0, L_0xaaaac2990b40;  1 drivers
v0xaaaac2949f50_0 .net "block_size", 63 0, L_0xaaaac2990c30;  1 drivers
v0xaaaac294a010_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac294a0b0_0 .var "cur_base", 63 0;
v0xaaaac294a180_0 .net "cur_base_valid", 0 0, L_0xaaaac2990dc0;  1 drivers
v0xaaaac294a250_0 .net "group_count_out", 63 0, L_0xaaaac2993a20;  alias, 1 drivers
v0xaaaac294a2f0_0 .net "group_count_out_valid", 0 0, L_0xaaaac2993c50;  1 drivers
v0xaaaac294a3b0_0 .net "group_en", 0 0, L_0xaaaac2990a00;  1 drivers
v0xaaaac294a470_0 .var "input_valid", 0 0;
v0xaaaac294a540_0 .var "input_valid_next", 0 0;
v0xaaaac294a5e0_0 .var/2u "k", 31 0;
v0xaaaac294a6c0_0 .var "lb", 63 0;
v0xaaaac294a7a0_0 .var "lb_next", 63 0;
v0xaaaac294a880_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac294a940_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac294aa00_0 .var/2u "pow_m", 31 0;
v0xaaaac294aae0_0 .var "prim_sub_en", 2 1;
v0xaaaac294abc0_0 .var "prim_sub_en_next", 2 1;
v0xaaaac294aca0_0 .net "prim_sub_out", 63 0, L_0xaaaac2993690;  1 drivers
v0xaaaac294ad90_0 .var "prim_sub_out_1", 63 0;
v0xaaaac294ae50_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac294af10_0 .var "prim_sub_out_2", 63 0;
v0xaaaac294aff0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac294b0b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2993530;  1 drivers
v0xaaaac294b180_0 .var "r", 1 0;
v0xaaaac294b250_0 .var "r_next", 1 0;
v0xaaaac294b310_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac294b3b0_0 .var "tmp_sum", 63 0;
v0xaaaac294b490_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac294b570_0 .var "tmp_sum_next", 63 0;
v0xaaaac294b650_0 .net "tmp_sum_valid", 0 0, L_0xaaaac2990f00;  1 drivers
v0xaaaac294b710_0 .var "ub", 63 0;
v0xaaaac294b800_0 .var "ub_cand_0", 63 0;
v0xaaaac294b8c0_0 .var "ub_cand_1", 63 0;
v0xaaaac294b9a0_0 .var "ub_next", 63 0;
E_0xaaaac2944310/0 .event edge, v0xaaaac294aae0_0, v0xaaaac2947bc0_0, v0xaaaac2948830_0, v0xaaaac2947b00_0;
E_0xaaaac2944310/1 .event edge, v0xaaaac2948770_0;
E_0xaaaac2944310 .event/or E_0xaaaac2944310/0, E_0xaaaac2944310/1;
E_0xaaaac2944380/0 .event edge, v0xaaaac294a6c0_0, v0xaaaac2948b50_0, v0xaaaac2949310_0, v0xaaaac2949170_0;
E_0xaaaac2944380/1 .event edge, v0xaaaac2947a20_0, v0xaaaac2948f90_0;
E_0xaaaac2944380 .event/or E_0xaaaac2944380/0, E_0xaaaac2944380/1;
E_0xaaaac2944400 .event edge, v0xaaaac29478a0_0, v0xaaaac2932a80_0, v0xaaaac2947a20_0;
L_0xaaaac2990500 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c31d0;
L_0xaaaac2990a00 .cmp/eq 4, L_0xaaaac2990500, L_0xffffab2c3218;
L_0xaaaac2990b40 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c3260;
L_0xaaaac2990c30 .arith/div 64, L_0xaaaac2990b40, L_0xffffab2c32a8;
L_0xaaaac2990dc0 .cmp/gt 32, v0xaaaac294a5e0_0, L_0xffffab2c32f0;
L_0xaaaac2990f00 .cmp/eq 32, v0xaaaac294b490_0, L_0xffffab2c3338;
L_0xaaaac29937d0 .arith/sub 64, v0xaaaac294b3b0_0, v0xaaaac294ad90_0;
L_0xaaaac29938e0 .arith/sub 64, L_0xaaaac29937d0, v0xaaaac294af10_0;
L_0xaaaac2993a20 .functor MUXZ 64, L_0xffffab2c3770, L_0xaaaac29938e0, L_0xaaaac2990a00, C4<>;
S_0xaaaac2944480 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac2943ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac2944680 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c3458 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac29914e0 .functor AND 64, L_0xaaaac2990c30, L_0xffffab2c3458, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac2991640 .functor OR 1, L_0xaaaac2991340, L_0xaaaac2991550, C4<0>, C4<0>;
L_0xaaaac2991750 .functor AND 1, L_0xaaaac2991130, L_0xaaaac2991640, C4<1>, C4<1>;
L_0xaaaac2991860 .functor AND 1, L_0xaaaac2991750, L_0xaaaac2990dc0, C4<1>, C4<1>;
L_0xaaaac2991df0 .functor AND 1, L_0xaaaac2991cb0, L_0xaaaac2990dc0, C4<1>, C4<1>;
L_0xaaaac2992200 .functor AND 1, L_0xaaaac2992690, L_0xaaaac2990dc0, C4<1>, C4<1>;
L_0xaaaac2992cc0 .functor NOT 1, L_0xaaaac2991860, C4<0>, C4<0>, C4<0>;
L_0xaaaac2993420 .functor AND 1, L_0xaaaac2992cc0, L_0xaaaac2990dc0, C4<1>, C4<1>;
L_0xaaaac2993530 .functor OR 1, L_0xaaaac2993210, L_0xaaaac2993420, C4<0>, C4<0>;
v0xaaaac2944910_0 .var "BM", 63 0;
v0xaaaac2944a10_0 .var "BM_next", 63 0;
v0xaaaac2944af0_0 .var "M", 63 0;
v0xaaaac2944be0_0 .var "M_next", 63 0;
v0xaaaac2944cc0_0 .var "N", 63 0;
v0xaaaac2944df0_0 .var "N_next", 63 0;
v0xaaaac2944ed0_0 .var "PS", 63 0;
v0xaaaac2944fb0_0 .var "PS_next", 63 0;
v0xaaaac2945090_0 .var "S", 63 0;
v0xaaaac2945170_0 .var "S_next", 63 0;
v0xaaaac2945250_0 .net *"_ivl_0", 63 0, L_0xaaaac2990ff0;  1 drivers
L_0xffffab2c3410 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2945330_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c3410;  1 drivers
v0xaaaac2945410_0 .net *"_ivl_12", 0 0, L_0xaaaac2991340;  1 drivers
v0xaaaac29454d0_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c3458;  1 drivers
v0xaaaac29455b0_0 .net *"_ivl_16", 63 0, L_0xaaaac29914e0;  1 drivers
v0xaaaac2945690_0 .net *"_ivl_19", 0 0, L_0xaaaac2991550;  1 drivers
v0xaaaac2945750_0 .net *"_ivl_21", 0 0, L_0xaaaac2991640;  1 drivers
v0xaaaac2945810_0 .net *"_ivl_23", 0 0, L_0xaaaac2991750;  1 drivers
v0xaaaac29458d0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac2991950;  1 drivers
L_0xffffab2c34a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29459b0_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c34a0;  1 drivers
L_0xffffab2c3380 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2945a90_0 .net *"_ivl_3", 61 0, L_0xffffab2c3380;  1 drivers
v0xaaaac2945b70_0 .net *"_ivl_30", 63 0, L_0xaaaac2991a40;  1 drivers
L_0xffffab2c34e8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2945c50_0 .net *"_ivl_33", 61 0, L_0xffffab2c34e8;  1 drivers
v0xaaaac2945d30_0 .net *"_ivl_34", 63 0, L_0xaaaac2991b70;  1 drivers
v0xaaaac2945e10_0 .net *"_ivl_36", 0 0, L_0xaaaac2991cb0;  1 drivers
v0xaaaac2945ed0_0 .net *"_ivl_4", 0 0, L_0xaaaac2991130;  1 drivers
v0xaaaac2945f90_0 .net *"_ivl_40", 31 0, L_0xaaaac2991f40;  1 drivers
L_0xffffab2c3530 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2946070_0 .net *"_ivl_43", 29 0, L_0xffffab2c3530;  1 drivers
L_0xffffab2c3578 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2946150_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c3578;  1 drivers
v0xaaaac2946230_0 .net *"_ivl_46", 0 0, L_0xaaaac2992040;  1 drivers
v0xaaaac29462f0_0 .net *"_ivl_48", 63 0, L_0xaaaac2992270;  1 drivers
v0xaaaac29463d0_0 .net *"_ivl_50", 62 0, L_0xaaaac2992160;  1 drivers
L_0xffffab2c35c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac29464b0_0 .net *"_ivl_52", 0 0, L_0xffffab2c35c0;  1 drivers
v0xaaaac29467a0_0 .net *"_ivl_54", 63 0, L_0xaaaac29923e0;  1 drivers
v0xaaaac2946880_0 .net *"_ivl_58", 0 0, L_0xaaaac2992690;  1 drivers
v0xaaaac2946940_0 .net *"_ivl_6", 31 0, L_0xaaaac2991220;  1 drivers
v0xaaaac2946a20_0 .net *"_ivl_61", 0 0, L_0xaaaac2992200;  1 drivers
v0xaaaac2946ae0_0 .net *"_ivl_62", 31 0, L_0xaaaac29928b0;  1 drivers
L_0xffffab2c3608 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2946bc0_0 .net *"_ivl_65", 29 0, L_0xffffab2c3608;  1 drivers
v0xaaaac2946ca0_0 .net *"_ivl_67", 31 0, L_0xaaaac29929a0;  1 drivers
v0xaaaac2946d80_0 .net *"_ivl_68", 31 0, L_0xaaaac2992b30;  1 drivers
L_0xffffab2c3650 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2946e60_0 .net *"_ivl_71", 29 0, L_0xffffab2c3650;  1 drivers
L_0xffffab2c3698 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2946f40_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c3698;  1 drivers
v0xaaaac2947020_0 .net *"_ivl_74", 31 0, L_0xaaaac2992c20;  1 drivers
v0xaaaac2947100_0 .net *"_ivl_76", 31 0, L_0xaaaac2992a90;  1 drivers
v0xaaaac29471e0_0 .net *"_ivl_81", 3 0, L_0xaaaac29930d0;  1 drivers
L_0xffffab2c36e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac29472c0_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c36e0;  1 drivers
v0xaaaac29473a0_0 .net *"_ivl_84", 0 0, L_0xaaaac2993210;  1 drivers
v0xaaaac2947460_0 .net *"_ivl_86", 0 0, L_0xaaaac2992cc0;  1 drivers
v0xaaaac2947540_0 .net *"_ivl_89", 0 0, L_0xaaaac2993420;  1 drivers
L_0xffffab2c33c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2947600_0 .net *"_ivl_9", 29 0, L_0xffffab2c33c8;  1 drivers
L_0xffffab2c3728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29476e0_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c3728;  1 drivers
v0xaaaac29477c0_0 .net "base10", 63 0, L_0xaaaac2992f70;  1 drivers
v0xaaaac29478a0_0 .net "block_size_in", 63 0, L_0xaaaac2990c30;  alias, 1 drivers
v0xaaaac2947980_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2947a20_0 .net "cur_base_in", 63 0, v0xaaaac294a0b0_0;  1 drivers
v0xaaaac2947b00_0 .net "cur_base_valid", 0 0, L_0xaaaac2990dc0;  alias, 1 drivers
v0xaaaac2947bc0_0 .net "input_valid", 0 0, v0xaaaac294a470_0;  1 drivers
v0xaaaac2947c80_0 .var/2u "k", 31 0;
v0xaaaac2947d60_0 .net/2u "k_bound", 31 0, L_0xaaaac29925a0;  1 drivers
v0xaaaac2947e40_0 .var "lb_r", 63 0;
v0xaaaac2947f20_0 .var "lb_r_next", 63 0;
v0xaaaac2948000_0 .var/2u "pow_m", 31 0;
v0xaaaac29480e0_0 .net "prim_en", 0 0, L_0xaaaac2991860;  1 drivers
v0xaaaac29481a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac2948690_0 .net "prim_sub_out", 63 0, L_0xaaaac2993690;  alias, 1 drivers
v0xaaaac2948770_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2993530;  alias, 1 drivers
v0xaaaac2948830_0 .net "r", 1 0, v0xaaaac294b180_0;  1 drivers
v0xaaaac2948910_0 .var "rep_base", 63 0;
v0xaaaac29489f0_0 .net "rep_base_valid", 0 0, L_0xaaaac2991df0;  1 drivers
v0xaaaac2948ab0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2948b50_0 .net "ub_in", 63 0, v0xaaaac294b710_0;  1 drivers
v0xaaaac2948c30_0 .var "ub_r", 63 0;
v0xaaaac2948d10_0 .var "ub_r_next", 63 0;
E_0xaaaac2944850/0 .event edge, v0xaaaac2948830_0, v0xaaaac29477c0_0, v0xaaaac2948b50_0, v0xaaaac2948910_0;
E_0xaaaac2944850/1 .event edge, v0xaaaac2947e40_0, v0xaaaac2948c30_0, v0xaaaac2945090_0, v0xaaaac2944cc0_0;
E_0xaaaac2944850/2 .event edge, v0xaaaac2947a20_0, v0xaaaac2944910_0, v0xaaaac2944af0_0;
E_0xaaaac2944850 .event/or E_0xaaaac2944850/0, E_0xaaaac2944850/1, E_0xaaaac2944850/2;
L_0xaaaac2990ff0 .concat [ 2 62 0 0], v0xaaaac294b180_0, L_0xffffab2c3380;
L_0xaaaac2991130 .cmp/gt 64, L_0xaaaac2990c30, L_0xaaaac2990ff0;
L_0xaaaac2991220 .concat [ 2 30 0 0], v0xaaaac294b180_0, L_0xffffab2c33c8;
L_0xaaaac2991340 .cmp/eq 32, L_0xaaaac2991220, L_0xffffab2c3410;
L_0xaaaac2991550 .reduce/nor L_0xaaaac29914e0;
L_0xaaaac2991950 .concat [ 32 32 0 0], v0xaaaac2947c80_0, L_0xffffab2c34a0;
L_0xaaaac2991a40 .concat [ 2 62 0 0], v0xaaaac294b180_0, L_0xffffab2c34e8;
L_0xaaaac2991b70 .arith/div 64, L_0xaaaac2990c30, L_0xaaaac2991a40;
L_0xaaaac2991cb0 .cmp/gt 64, L_0xaaaac2991950, L_0xaaaac2991b70;
L_0xaaaac2991f40 .concat [ 2 30 0 0], v0xaaaac294b180_0, L_0xffffab2c3530;
L_0xaaaac2992040 .cmp/eq 32, L_0xaaaac2991f40, L_0xffffab2c3578;
L_0xaaaac2992160 .part L_0xaaaac2990c30, 1, 63;
L_0xaaaac2992270 .concat [ 63 1 0 0], L_0xaaaac2992160, L_0xffffab2c35c0;
L_0xaaaac29923e0 .functor MUXZ 64, L_0xaaaac2992270, L_0xaaaac2990c30, L_0xaaaac2992040, C4<>;
L_0xaaaac29925a0 .cast/2 32, L_0xaaaac29923e0;
L_0xaaaac2992690 .cmp/ge 32, L_0xaaaac29925a0, v0xaaaac2947c80_0;
L_0xaaaac29928b0 .concat [ 2 30 0 0], v0xaaaac294b180_0, L_0xffffab2c3608;
L_0xaaaac29929a0 .arith/mult 32, v0xaaaac2947c80_0, L_0xaaaac29928b0;
L_0xaaaac2992b30 .concat [ 2 30 0 0], v0xaaaac294b180_0, L_0xffffab2c3650;
L_0xaaaac2992c20 .arith/sub 32, L_0xaaaac2992b30, L_0xffffab2c3698;
L_0xaaaac2992a90 .functor MUXZ 32, L_0xaaaac2992c20, L_0xaaaac29929a0, L_0xaaaac2992200, C4<>;
L_0xaaaac2992f70 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac29930d0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac29930d0 .part L_0xaaaac2992a90, 0, 4;
L_0xaaaac2993210 .cmp/eq 32, v0xaaaac29481a0_0, L_0xffffab2c36e0;
L_0xaaaac2993690 .functor MUXZ 64, L_0xffffab2c3728, v0xaaaac2944ed0_0, L_0xaaaac2991860, C4<>;
S_0xaaaac294bb80 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac294bd80 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaaac294be60 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac294bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac2944120 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac2944160 .param/l "group_count_n" 0 6 4, +C4<0110>;
enum0xaaaac279e360 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac2996c70 .functor AND 1, L_0xaaaac2994330, v0xaaaac2952fb0_0, C4<1>, C4<1>;
L_0xaaaac2997050 .functor AND 1, L_0xaaaac2996c70, v0xaaaac2953150_0, C4<1>, C4<1>;
v0xaaaac2950fe0_0 .var "M", 63 0;
v0xaaaac29510e0_0 .var "M_next", 63 0;
v0xaaaac29511c0_0 .var "N", 63 0;
v0xaaaac2951280_0 .var "N_next", 63 0;
v0xaaaac2951360_0 .var "S", 63 0;
v0xaaaac2951440_0 .var "S_next", 63 0;
L_0xffffab2c37b8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaaac2951520_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c37b8;  1 drivers
L_0xffffab2c3848 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2951600_0 .net *"_ivl_11", 59 0, L_0xffffab2c3848;  1 drivers
L_0xffffab2c3890 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaac29516e0_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c3890;  1 drivers
L_0xffffab2c38d8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaac29517c0_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c38d8;  1 drivers
v0xaaaac29518a0_0 .net *"_ivl_2", 3 0, L_0xaaaac2993d10;  1 drivers
L_0xffffab2c3920 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2951980_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c3920;  1 drivers
v0xaaaac2951a60_0 .net *"_ivl_24", 63 0, L_0xaaaac2996bd0;  1 drivers
v0xaaaac2951b40_0 .net *"_ivl_26", 63 0, L_0xaaaac2996ce0;  1 drivers
L_0xffffab2c3d58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2951c20_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c3d58;  1 drivers
v0xaaaac2951d00_0 .net *"_ivl_32", 0 0, L_0xaaaac2996c70;  1 drivers
L_0xffffab2c3800 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2951de0_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c3800;  1 drivers
v0xaaaac2951fd0_0 .net *"_ivl_8", 63 0, L_0xaaaac2993f40;  1 drivers
v0xaaaac29520b0_0 .net "block_size", 63 0, L_0xaaaac2994030;  1 drivers
v0xaaaac2952170_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2952210_0 .var "cur_base", 63 0;
v0xaaaac29522e0_0 .net "cur_base_valid", 0 0, L_0xaaaac29941f0;  1 drivers
v0xaaaac29523b0_0 .net "group_count_out", 63 0, L_0xaaaac2996e20;  alias, 1 drivers
v0xaaaac2952450_0 .net "group_count_out_valid", 0 0, L_0xaaaac2997050;  1 drivers
v0xaaaac2952510_0 .net "group_en", 0 0, L_0xaaaac2993e00;  1 drivers
v0xaaaac29525d0_0 .var "input_valid", 0 0;
v0xaaaac29526a0_0 .var "input_valid_next", 0 0;
v0xaaaac2952740_0 .var/2u "k", 31 0;
v0xaaaac2952820_0 .var "lb", 63 0;
v0xaaaac2952900_0 .var "lb_next", 63 0;
v0xaaaac29529e0_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac2952aa0_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac2952b60_0 .var/2u "pow_m", 31 0;
v0xaaaac2952c40_0 .var "prim_sub_en", 2 1;
v0xaaaac2952d20_0 .var "prim_sub_en_next", 2 1;
v0xaaaac2952e00_0 .net "prim_sub_out", 63 0, L_0xaaaac2996a90;  1 drivers
v0xaaaac2952ef0_0 .var "prim_sub_out_1", 63 0;
v0xaaaac2952fb0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac2953070_0 .var "prim_sub_out_2", 63 0;
v0xaaaac2953150_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac2953210_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2996930;  1 drivers
v0xaaaac29532e0_0 .var "r", 1 0;
v0xaaaac29533b0_0 .var "r_next", 1 0;
v0xaaaac2953470_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2953510_0 .var "tmp_sum", 63 0;
v0xaaaac29535f0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac29536d0_0 .var "tmp_sum_next", 63 0;
v0xaaaac29537b0_0 .net "tmp_sum_valid", 0 0, L_0xaaaac2994330;  1 drivers
v0xaaaac2953870_0 .var "ub", 63 0;
v0xaaaac2953960_0 .var "ub_cand_0", 63 0;
v0xaaaac2953a20_0 .var "ub_cand_1", 63 0;
v0xaaaac2953b00_0 .var "ub_next", 63 0;
E_0xaaaac294c250/0 .event edge, v0xaaaac2952c40_0, v0xaaaac294fb00_0, v0xaaaac2950770_0, v0xaaaac294fa40_0;
E_0xaaaac294c250/1 .event edge, v0xaaaac29506b0_0;
E_0xaaaac294c250 .event/or E_0xaaaac294c250/0, E_0xaaaac294c250/1;
E_0xaaaac294c2c0/0 .event edge, v0xaaaac2952820_0, v0xaaaac2950ba0_0, v0xaaaac2951360_0, v0xaaaac29511c0_0;
E_0xaaaac294c2c0/1 .event edge, v0xaaaac294f960_0, v0xaaaac2950fe0_0;
E_0xaaaac294c2c0 .event/or E_0xaaaac294c2c0/0, E_0xaaaac294c2c0/1;
E_0xaaaac294c340 .event edge, v0xaaaac294f7e0_0, v0xaaaac2932a80_0, v0xaaaac294f960_0;
L_0xaaaac2993d10 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c37b8;
L_0xaaaac2993e00 .cmp/eq 4, L_0xaaaac2993d10, L_0xffffab2c3800;
L_0xaaaac2993f40 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c3848;
L_0xaaaac2994030 .arith/div 64, L_0xaaaac2993f40, L_0xffffab2c3890;
L_0xaaaac29941f0 .cmp/gt 32, v0xaaaac2952740_0, L_0xffffab2c38d8;
L_0xaaaac2994330 .cmp/eq 32, v0xaaaac29535f0_0, L_0xffffab2c3920;
L_0xaaaac2996bd0 .arith/sub 64, v0xaaaac2953510_0, v0xaaaac2952ef0_0;
L_0xaaaac2996ce0 .arith/sub 64, L_0xaaaac2996bd0, v0xaaaac2953070_0;
L_0xaaaac2996e20 .functor MUXZ 64, L_0xffffab2c3d58, L_0xaaaac2996ce0, L_0xaaaac2993e00, C4<>;
S_0xaaaac294c3c0 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac294be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac294c5c0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c3a40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac29948e0 .functor AND 64, L_0xaaaac2994030, L_0xffffab2c3a40, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac2994a40 .functor OR 1, L_0xaaaac2994740, L_0xaaaac2994950, C4<0>, C4<0>;
L_0xaaaac2994b50 .functor AND 1, L_0xaaaac2994560, L_0xaaaac2994a40, C4<1>, C4<1>;
L_0xaaaac2994c60 .functor AND 1, L_0xaaaac2994b50, L_0xaaaac29941f0, C4<1>, C4<1>;
L_0xaaaac29951f0 .functor AND 1, L_0xaaaac29950b0, L_0xaaaac29941f0, C4<1>, C4<1>;
L_0xaaaac2995600 .functor AND 1, L_0xaaaac2995a90, L_0xaaaac29941f0, C4<1>, C4<1>;
L_0xaaaac29960c0 .functor NOT 1, L_0xaaaac2994c60, C4<0>, C4<0>, C4<0>;
L_0xaaaac2996820 .functor AND 1, L_0xaaaac29960c0, L_0xaaaac29941f0, C4<1>, C4<1>;
L_0xaaaac2996930 .functor OR 1, L_0xaaaac2996610, L_0xaaaac2996820, C4<0>, C4<0>;
v0xaaaac294c850_0 .var "BM", 63 0;
v0xaaaac294c950_0 .var "BM_next", 63 0;
v0xaaaac294ca30_0 .var "M", 63 0;
v0xaaaac294cb20_0 .var "M_next", 63 0;
v0xaaaac294cc00_0 .var "N", 63 0;
v0xaaaac294cd30_0 .var "N_next", 63 0;
v0xaaaac294ce10_0 .var "PS", 63 0;
v0xaaaac294cef0_0 .var "PS_next", 63 0;
v0xaaaac294cfd0_0 .var "S", 63 0;
v0xaaaac294d0b0_0 .var "S_next", 63 0;
v0xaaaac294d190_0 .net *"_ivl_0", 63 0, L_0xaaaac2994420;  1 drivers
L_0xffffab2c39f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac294d270_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c39f8;  1 drivers
v0xaaaac294d350_0 .net *"_ivl_12", 0 0, L_0xaaaac2994740;  1 drivers
v0xaaaac294d410_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c3a40;  1 drivers
v0xaaaac294d4f0_0 .net *"_ivl_16", 63 0, L_0xaaaac29948e0;  1 drivers
v0xaaaac294d5d0_0 .net *"_ivl_19", 0 0, L_0xaaaac2994950;  1 drivers
v0xaaaac294d690_0 .net *"_ivl_21", 0 0, L_0xaaaac2994a40;  1 drivers
v0xaaaac294d750_0 .net *"_ivl_23", 0 0, L_0xaaaac2994b50;  1 drivers
v0xaaaac294d810_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac2994d50;  1 drivers
L_0xffffab2c3a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294d8f0_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c3a88;  1 drivers
L_0xffffab2c3968 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294d9d0_0 .net *"_ivl_3", 61 0, L_0xffffab2c3968;  1 drivers
v0xaaaac294dab0_0 .net *"_ivl_30", 63 0, L_0xaaaac2994e40;  1 drivers
L_0xffffab2c3ad0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294db90_0 .net *"_ivl_33", 61 0, L_0xffffab2c3ad0;  1 drivers
v0xaaaac294dc70_0 .net *"_ivl_34", 63 0, L_0xaaaac2994f70;  1 drivers
v0xaaaac294dd50_0 .net *"_ivl_36", 0 0, L_0xaaaac29950b0;  1 drivers
v0xaaaac294de10_0 .net *"_ivl_4", 0 0, L_0xaaaac2994560;  1 drivers
v0xaaaac294ded0_0 .net *"_ivl_40", 31 0, L_0xaaaac2995340;  1 drivers
L_0xffffab2c3b18 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294dfb0_0 .net *"_ivl_43", 29 0, L_0xffffab2c3b18;  1 drivers
L_0xffffab2c3b60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac294e090_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c3b60;  1 drivers
v0xaaaac294e170_0 .net *"_ivl_46", 0 0, L_0xaaaac2995440;  1 drivers
v0xaaaac294e230_0 .net *"_ivl_48", 63 0, L_0xaaaac2995670;  1 drivers
v0xaaaac294e310_0 .net *"_ivl_50", 62 0, L_0xaaaac2995560;  1 drivers
L_0xffffab2c3ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac294e3f0_0 .net *"_ivl_52", 0 0, L_0xffffab2c3ba8;  1 drivers
v0xaaaac294e6e0_0 .net *"_ivl_54", 63 0, L_0xaaaac29957e0;  1 drivers
v0xaaaac294e7c0_0 .net *"_ivl_58", 0 0, L_0xaaaac2995a90;  1 drivers
v0xaaaac294e880_0 .net *"_ivl_6", 31 0, L_0xaaaac2994650;  1 drivers
v0xaaaac294e960_0 .net *"_ivl_61", 0 0, L_0xaaaac2995600;  1 drivers
v0xaaaac294ea20_0 .net *"_ivl_62", 31 0, L_0xaaaac2995cb0;  1 drivers
L_0xffffab2c3bf0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294eb00_0 .net *"_ivl_65", 29 0, L_0xffffab2c3bf0;  1 drivers
v0xaaaac294ebe0_0 .net *"_ivl_67", 31 0, L_0xaaaac2995da0;  1 drivers
v0xaaaac294ecc0_0 .net *"_ivl_68", 31 0, L_0xaaaac2995f30;  1 drivers
L_0xffffab2c3c38 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294eda0_0 .net *"_ivl_71", 29 0, L_0xffffab2c3c38;  1 drivers
L_0xffffab2c3c80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac294ee80_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c3c80;  1 drivers
v0xaaaac294ef60_0 .net *"_ivl_74", 31 0, L_0xaaaac2996020;  1 drivers
v0xaaaac294f040_0 .net *"_ivl_76", 31 0, L_0xaaaac2995e90;  1 drivers
v0xaaaac294f120_0 .net *"_ivl_81", 3 0, L_0xaaaac29964d0;  1 drivers
L_0xffffab2c3cc8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac294f200_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c3cc8;  1 drivers
v0xaaaac294f2e0_0 .net *"_ivl_84", 0 0, L_0xaaaac2996610;  1 drivers
v0xaaaac294f3a0_0 .net *"_ivl_86", 0 0, L_0xaaaac29960c0;  1 drivers
v0xaaaac294f480_0 .net *"_ivl_89", 0 0, L_0xaaaac2996820;  1 drivers
L_0xffffab2c39b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294f540_0 .net *"_ivl_9", 29 0, L_0xffffab2c39b0;  1 drivers
L_0xffffab2c3d10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac294f620_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c3d10;  1 drivers
v0xaaaac294f700_0 .net "base10", 63 0, L_0xaaaac2996370;  1 drivers
v0xaaaac294f7e0_0 .net "block_size_in", 63 0, L_0xaaaac2994030;  alias, 1 drivers
v0xaaaac294f8c0_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac294f960_0 .net "cur_base_in", 63 0, v0xaaaac2952210_0;  1 drivers
v0xaaaac294fa40_0 .net "cur_base_valid", 0 0, L_0xaaaac29941f0;  alias, 1 drivers
v0xaaaac294fb00_0 .net "input_valid", 0 0, v0xaaaac29525d0_0;  1 drivers
v0xaaaac294fbc0_0 .var/2u "k", 31 0;
v0xaaaac294fca0_0 .net/2u "k_bound", 31 0, L_0xaaaac29959a0;  1 drivers
v0xaaaac294fd80_0 .var "lb_r", 63 0;
v0xaaaac294fe60_0 .var "lb_r_next", 63 0;
v0xaaaac294ff40_0 .var/2u "pow_m", 31 0;
v0xaaaac2950020_0 .net "prim_en", 0 0, L_0xaaaac2994c60;  1 drivers
v0xaaaac29500e0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac29505d0_0 .net "prim_sub_out", 63 0, L_0xaaaac2996a90;  alias, 1 drivers
v0xaaaac29506b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2996930;  alias, 1 drivers
v0xaaaac2950770_0 .net "r", 1 0, v0xaaaac29532e0_0;  1 drivers
v0xaaaac2950850_0 .var "rep_base", 63 0;
v0xaaaac2950930_0 .net "rep_base_valid", 0 0, L_0xaaaac29951f0;  1 drivers
v0xaaaac29509f0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2950ba0_0 .net "ub_in", 63 0, v0xaaaac2953870_0;  1 drivers
v0xaaaac2950c80_0 .var "ub_r", 63 0;
v0xaaaac2950d60_0 .var "ub_r_next", 63 0;
E_0xaaaac294c790/0 .event edge, v0xaaaac2950770_0, v0xaaaac294f700_0, v0xaaaac2950ba0_0, v0xaaaac2950850_0;
E_0xaaaac294c790/1 .event edge, v0xaaaac294fd80_0, v0xaaaac2950c80_0, v0xaaaac294cfd0_0, v0xaaaac294cc00_0;
E_0xaaaac294c790/2 .event edge, v0xaaaac294f960_0, v0xaaaac294c850_0, v0xaaaac294ca30_0;
E_0xaaaac294c790 .event/or E_0xaaaac294c790/0, E_0xaaaac294c790/1, E_0xaaaac294c790/2;
L_0xaaaac2994420 .concat [ 2 62 0 0], v0xaaaac29532e0_0, L_0xffffab2c3968;
L_0xaaaac2994560 .cmp/gt 64, L_0xaaaac2994030, L_0xaaaac2994420;
L_0xaaaac2994650 .concat [ 2 30 0 0], v0xaaaac29532e0_0, L_0xffffab2c39b0;
L_0xaaaac2994740 .cmp/eq 32, L_0xaaaac2994650, L_0xffffab2c39f8;
L_0xaaaac2994950 .reduce/nor L_0xaaaac29948e0;
L_0xaaaac2994d50 .concat [ 32 32 0 0], v0xaaaac294fbc0_0, L_0xffffab2c3a88;
L_0xaaaac2994e40 .concat [ 2 62 0 0], v0xaaaac29532e0_0, L_0xffffab2c3ad0;
L_0xaaaac2994f70 .arith/div 64, L_0xaaaac2994030, L_0xaaaac2994e40;
L_0xaaaac29950b0 .cmp/gt 64, L_0xaaaac2994d50, L_0xaaaac2994f70;
L_0xaaaac2995340 .concat [ 2 30 0 0], v0xaaaac29532e0_0, L_0xffffab2c3b18;
L_0xaaaac2995440 .cmp/eq 32, L_0xaaaac2995340, L_0xffffab2c3b60;
L_0xaaaac2995560 .part L_0xaaaac2994030, 1, 63;
L_0xaaaac2995670 .concat [ 63 1 0 0], L_0xaaaac2995560, L_0xffffab2c3ba8;
L_0xaaaac29957e0 .functor MUXZ 64, L_0xaaaac2995670, L_0xaaaac2994030, L_0xaaaac2995440, C4<>;
L_0xaaaac29959a0 .cast/2 32, L_0xaaaac29957e0;
L_0xaaaac2995a90 .cmp/ge 32, L_0xaaaac29959a0, v0xaaaac294fbc0_0;
L_0xaaaac2995cb0 .concat [ 2 30 0 0], v0xaaaac29532e0_0, L_0xffffab2c3bf0;
L_0xaaaac2995da0 .arith/mult 32, v0xaaaac294fbc0_0, L_0xaaaac2995cb0;
L_0xaaaac2995f30 .concat [ 2 30 0 0], v0xaaaac29532e0_0, L_0xffffab2c3c38;
L_0xaaaac2996020 .arith/sub 32, L_0xaaaac2995f30, L_0xffffab2c3c80;
L_0xaaaac2995e90 .functor MUXZ 32, L_0xaaaac2996020, L_0xaaaac2995da0, L_0xaaaac2995600, C4<>;
L_0xaaaac2996370 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac29964d0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac29964d0 .part L_0xaaaac2995e90, 0, 4;
L_0xaaaac2996610 .cmp/eq 32, v0xaaaac29500e0_0, L_0xffffab2c3cc8;
L_0xaaaac2996a90 .functor MUXZ 64, L_0xffffab2c3d10, v0xaaaac294ce10_0, L_0xaaaac2994c60, C4<>;
S_0xaaaac2953ce0 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac2938be0 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaaac2953f20 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac2953ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac294c090 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac294c0d0 .param/l "group_count_n" 0 6 4, +C4<0111>;
enum0xaaaac279f990 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac299a070 .functor AND 1, L_0xaaaac2997730, v0xaaaac295ae30_0, C4<1>, C4<1>;
L_0xaaaac299a450 .functor AND 1, L_0xaaaac299a070, v0xaaaac295afd0_0, C4<1>, C4<1>;
v0xaaaac2958f70_0 .var "M", 63 0;
v0xaaaac2959070_0 .var "M_next", 63 0;
v0xaaaac2959150_0 .var "N", 63 0;
v0xaaaac2959210_0 .var "N_next", 63 0;
v0xaaaac29592f0_0 .var "S", 63 0;
v0xaaaac29593d0_0 .var "S_next", 63 0;
L_0xffffab2c3da0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaaac29594b0_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c3da0;  1 drivers
L_0xffffab2c3e30 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2959590_0 .net *"_ivl_11", 59 0, L_0xffffab2c3e30;  1 drivers
L_0xffffab2c3e78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaac2959670_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c3e78;  1 drivers
L_0xffffab2c3ec0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaac2959750_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c3ec0;  1 drivers
v0xaaaac2959830_0 .net *"_ivl_2", 3 0, L_0xaaaac2997110;  1 drivers
L_0xffffab2c3f08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2959910_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c3f08;  1 drivers
v0xaaaac29599f0_0 .net *"_ivl_24", 63 0, L_0xaaaac2999fd0;  1 drivers
v0xaaaac2959ad0_0 .net *"_ivl_26", 63 0, L_0xaaaac299a0e0;  1 drivers
L_0xffffab2c4340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2959bb0_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c4340;  1 drivers
v0xaaaac2959c90_0 .net *"_ivl_32", 0 0, L_0xaaaac299a070;  1 drivers
L_0xffffab2c3de8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2959d70_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c3de8;  1 drivers
v0xaaaac2959e50_0 .net *"_ivl_8", 63 0, L_0xaaaac2997340;  1 drivers
v0xaaaac2959f30_0 .net "block_size", 63 0, L_0xaaaac2997430;  1 drivers
v0xaaaac2959ff0_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac295a090_0 .var "cur_base", 63 0;
v0xaaaac295a160_0 .net "cur_base_valid", 0 0, L_0xaaaac29975f0;  1 drivers
v0xaaaac295a230_0 .net "group_count_out", 63 0, L_0xaaaac299a220;  alias, 1 drivers
v0xaaaac295a2d0_0 .net "group_count_out_valid", 0 0, L_0xaaaac299a450;  1 drivers
v0xaaaac295a390_0 .net "group_en", 0 0, L_0xaaaac2997200;  1 drivers
v0xaaaac295a450_0 .var "input_valid", 0 0;
v0xaaaac295a520_0 .var "input_valid_next", 0 0;
v0xaaaac295a5c0_0 .var/2u "k", 31 0;
v0xaaaac295a6a0_0 .var "lb", 63 0;
v0xaaaac295a780_0 .var "lb_next", 63 0;
v0xaaaac295a860_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac295a920_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac295a9e0_0 .var/2u "pow_m", 31 0;
v0xaaaac295aac0_0 .var "prim_sub_en", 2 1;
v0xaaaac295aba0_0 .var "prim_sub_en_next", 2 1;
v0xaaaac295ac80_0 .net "prim_sub_out", 63 0, L_0xaaaac2999e90;  1 drivers
v0xaaaac295ad70_0 .var "prim_sub_out_1", 63 0;
v0xaaaac295ae30_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac295aef0_0 .var "prim_sub_out_2", 63 0;
v0xaaaac295afd0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac295b090_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2999d30;  1 drivers
v0xaaaac295b160_0 .var "r", 1 0;
v0xaaaac295b230_0 .var "r_next", 1 0;
v0xaaaac295b2f0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac295b390_0 .var "tmp_sum", 63 0;
v0xaaaac295b470_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac295b550_0 .var "tmp_sum_next", 63 0;
v0xaaaac295b630_0 .net "tmp_sum_valid", 0 0, L_0xaaaac2997730;  1 drivers
v0xaaaac295b6f0_0 .var "ub", 63 0;
v0xaaaac295b7e0_0 .var "ub_cand_0", 63 0;
v0xaaaac295b8a0_0 .var "ub_cand_1", 63 0;
v0xaaaac295b980_0 .var "ub_next", 63 0;
E_0xaaaac29542f0/0 .event edge, v0xaaaac295aac0_0, v0xaaaac2957ba0_0, v0xaaaac2958810_0, v0xaaaac2957ae0_0;
E_0xaaaac29542f0/1 .event edge, v0xaaaac2958750_0;
E_0xaaaac29542f0 .event/or E_0xaaaac29542f0/0, E_0xaaaac29542f0/1;
E_0xaaaac2954360/0 .event edge, v0xaaaac295a6a0_0, v0xaaaac2958b30_0, v0xaaaac29592f0_0, v0xaaaac2959150_0;
E_0xaaaac2954360/1 .event edge, v0xaaaac2957a00_0, v0xaaaac2958f70_0;
E_0xaaaac2954360 .event/or E_0xaaaac2954360/0, E_0xaaaac2954360/1;
E_0xaaaac29543e0 .event edge, v0xaaaac2957880_0, v0xaaaac2932a80_0, v0xaaaac2957a00_0;
L_0xaaaac2997110 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c3da0;
L_0xaaaac2997200 .cmp/eq 4, L_0xaaaac2997110, L_0xffffab2c3de8;
L_0xaaaac2997340 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c3e30;
L_0xaaaac2997430 .arith/div 64, L_0xaaaac2997340, L_0xffffab2c3e78;
L_0xaaaac29975f0 .cmp/gt 32, v0xaaaac295a5c0_0, L_0xffffab2c3ec0;
L_0xaaaac2997730 .cmp/eq 32, v0xaaaac295b470_0, L_0xffffab2c3f08;
L_0xaaaac2999fd0 .arith/sub 64, v0xaaaac295b390_0, v0xaaaac295ad70_0;
L_0xaaaac299a0e0 .arith/sub 64, L_0xaaaac2999fd0, v0xaaaac295aef0_0;
L_0xaaaac299a220 .functor MUXZ 64, L_0xffffab2c4340, L_0xaaaac299a0e0, L_0xaaaac2997200, C4<>;
S_0xaaaac2954460 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac2953f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac2954660 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c4028 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac2997ce0 .functor AND 64, L_0xaaaac2997430, L_0xffffab2c4028, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac2997e40 .functor OR 1, L_0xaaaac2997b40, L_0xaaaac2997d50, C4<0>, C4<0>;
L_0xaaaac2997f50 .functor AND 1, L_0xaaaac2997960, L_0xaaaac2997e40, C4<1>, C4<1>;
L_0xaaaac2998060 .functor AND 1, L_0xaaaac2997f50, L_0xaaaac29975f0, C4<1>, C4<1>;
L_0xaaaac29985f0 .functor AND 1, L_0xaaaac29984b0, L_0xaaaac29975f0, C4<1>, C4<1>;
L_0xaaaac2998a00 .functor AND 1, L_0xaaaac2998e90, L_0xaaaac29975f0, C4<1>, C4<1>;
L_0xaaaac29994c0 .functor NOT 1, L_0xaaaac2998060, C4<0>, C4<0>, C4<0>;
L_0xaaaac2999c20 .functor AND 1, L_0xaaaac29994c0, L_0xaaaac29975f0, C4<1>, C4<1>;
L_0xaaaac2999d30 .functor OR 1, L_0xaaaac2999a10, L_0xaaaac2999c20, C4<0>, C4<0>;
v0xaaaac29548f0_0 .var "BM", 63 0;
v0xaaaac29549f0_0 .var "BM_next", 63 0;
v0xaaaac2954ad0_0 .var "M", 63 0;
v0xaaaac2954bc0_0 .var "M_next", 63 0;
v0xaaaac2954ca0_0 .var "N", 63 0;
v0xaaaac2954dd0_0 .var "N_next", 63 0;
v0xaaaac2954eb0_0 .var "PS", 63 0;
v0xaaaac2954f90_0 .var "PS_next", 63 0;
v0xaaaac2955070_0 .var "S", 63 0;
v0xaaaac2955150_0 .var "S_next", 63 0;
v0xaaaac2955230_0 .net *"_ivl_0", 63 0, L_0xaaaac2997820;  1 drivers
L_0xffffab2c3fe0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2955310_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c3fe0;  1 drivers
v0xaaaac29553f0_0 .net *"_ivl_12", 0 0, L_0xaaaac2997b40;  1 drivers
v0xaaaac29554b0_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c4028;  1 drivers
v0xaaaac2955590_0 .net *"_ivl_16", 63 0, L_0xaaaac2997ce0;  1 drivers
v0xaaaac2955670_0 .net *"_ivl_19", 0 0, L_0xaaaac2997d50;  1 drivers
v0xaaaac2955730_0 .net *"_ivl_21", 0 0, L_0xaaaac2997e40;  1 drivers
v0xaaaac29557f0_0 .net *"_ivl_23", 0 0, L_0xaaaac2997f50;  1 drivers
v0xaaaac29558b0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac2998150;  1 drivers
L_0xffffab2c4070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2955990_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c4070;  1 drivers
L_0xffffab2c3f50 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2955a70_0 .net *"_ivl_3", 61 0, L_0xffffab2c3f50;  1 drivers
v0xaaaac2955b50_0 .net *"_ivl_30", 63 0, L_0xaaaac2998240;  1 drivers
L_0xffffab2c40b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2955c30_0 .net *"_ivl_33", 61 0, L_0xffffab2c40b8;  1 drivers
v0xaaaac2955d10_0 .net *"_ivl_34", 63 0, L_0xaaaac2998370;  1 drivers
v0xaaaac2955df0_0 .net *"_ivl_36", 0 0, L_0xaaaac29984b0;  1 drivers
v0xaaaac2955eb0_0 .net *"_ivl_4", 0 0, L_0xaaaac2997960;  1 drivers
v0xaaaac2955f70_0 .net *"_ivl_40", 31 0, L_0xaaaac2998740;  1 drivers
L_0xffffab2c4100 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2956050_0 .net *"_ivl_43", 29 0, L_0xffffab2c4100;  1 drivers
L_0xffffab2c4148 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2956130_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c4148;  1 drivers
v0xaaaac2956210_0 .net *"_ivl_46", 0 0, L_0xaaaac2998840;  1 drivers
v0xaaaac29562d0_0 .net *"_ivl_48", 63 0, L_0xaaaac2998a70;  1 drivers
v0xaaaac29563b0_0 .net *"_ivl_50", 62 0, L_0xaaaac2998960;  1 drivers
L_0xffffab2c4190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac2956490_0 .net *"_ivl_52", 0 0, L_0xffffab2c4190;  1 drivers
v0xaaaac2956780_0 .net *"_ivl_54", 63 0, L_0xaaaac2998be0;  1 drivers
v0xaaaac2956860_0 .net *"_ivl_58", 0 0, L_0xaaaac2998e90;  1 drivers
v0xaaaac2956920_0 .net *"_ivl_6", 31 0, L_0xaaaac2997a50;  1 drivers
v0xaaaac2956a00_0 .net *"_ivl_61", 0 0, L_0xaaaac2998a00;  1 drivers
v0xaaaac2956ac0_0 .net *"_ivl_62", 31 0, L_0xaaaac29990b0;  1 drivers
L_0xffffab2c41d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2956ba0_0 .net *"_ivl_65", 29 0, L_0xffffab2c41d8;  1 drivers
v0xaaaac2956c80_0 .net *"_ivl_67", 31 0, L_0xaaaac29991a0;  1 drivers
v0xaaaac2956d60_0 .net *"_ivl_68", 31 0, L_0xaaaac2999330;  1 drivers
L_0xffffab2c4220 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2956e40_0 .net *"_ivl_71", 29 0, L_0xffffab2c4220;  1 drivers
L_0xffffab2c4268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2956f20_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c4268;  1 drivers
v0xaaaac2957000_0 .net *"_ivl_74", 31 0, L_0xaaaac2999420;  1 drivers
v0xaaaac29570e0_0 .net *"_ivl_76", 31 0, L_0xaaaac2999290;  1 drivers
v0xaaaac29571c0_0 .net *"_ivl_81", 3 0, L_0xaaaac29998d0;  1 drivers
L_0xffffab2c42b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac29572a0_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c42b0;  1 drivers
v0xaaaac2957380_0 .net *"_ivl_84", 0 0, L_0xaaaac2999a10;  1 drivers
v0xaaaac2957440_0 .net *"_ivl_86", 0 0, L_0xaaaac29994c0;  1 drivers
v0xaaaac2957520_0 .net *"_ivl_89", 0 0, L_0xaaaac2999c20;  1 drivers
L_0xffffab2c3f98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29575e0_0 .net *"_ivl_9", 29 0, L_0xffffab2c3f98;  1 drivers
L_0xffffab2c42f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29576c0_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c42f8;  1 drivers
v0xaaaac29577a0_0 .net "base10", 63 0, L_0xaaaac2999770;  1 drivers
v0xaaaac2957880_0 .net "block_size_in", 63 0, L_0xaaaac2997430;  alias, 1 drivers
v0xaaaac2957960_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2957a00_0 .net "cur_base_in", 63 0, v0xaaaac295a090_0;  1 drivers
v0xaaaac2957ae0_0 .net "cur_base_valid", 0 0, L_0xaaaac29975f0;  alias, 1 drivers
v0xaaaac2957ba0_0 .net "input_valid", 0 0, v0xaaaac295a450_0;  1 drivers
v0xaaaac2957c60_0 .var/2u "k", 31 0;
v0xaaaac2957d40_0 .net/2u "k_bound", 31 0, L_0xaaaac2998da0;  1 drivers
v0xaaaac2957e20_0 .var "lb_r", 63 0;
v0xaaaac2957f00_0 .var "lb_r_next", 63 0;
v0xaaaac2957fe0_0 .var/2u "pow_m", 31 0;
v0xaaaac29580c0_0 .net "prim_en", 0 0, L_0xaaaac2998060;  1 drivers
v0xaaaac2958180_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac2958670_0 .net "prim_sub_out", 63 0, L_0xaaaac2999e90;  alias, 1 drivers
v0xaaaac2958750_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac2999d30;  alias, 1 drivers
v0xaaaac2958810_0 .net "r", 1 0, v0xaaaac295b160_0;  1 drivers
v0xaaaac29588f0_0 .var "rep_base", 63 0;
v0xaaaac29589d0_0 .net "rep_base_valid", 0 0, L_0xaaaac29985f0;  1 drivers
v0xaaaac2958a90_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2958b30_0 .net "ub_in", 63 0, v0xaaaac295b6f0_0;  1 drivers
v0xaaaac2958c10_0 .var "ub_r", 63 0;
v0xaaaac2958cf0_0 .var "ub_r_next", 63 0;
E_0xaaaac2954830/0 .event edge, v0xaaaac2958810_0, v0xaaaac29577a0_0, v0xaaaac2958b30_0, v0xaaaac29588f0_0;
E_0xaaaac2954830/1 .event edge, v0xaaaac2957e20_0, v0xaaaac2958c10_0, v0xaaaac2955070_0, v0xaaaac2954ca0_0;
E_0xaaaac2954830/2 .event edge, v0xaaaac2957a00_0, v0xaaaac29548f0_0, v0xaaaac2954ad0_0;
E_0xaaaac2954830 .event/or E_0xaaaac2954830/0, E_0xaaaac2954830/1, E_0xaaaac2954830/2;
L_0xaaaac2997820 .concat [ 2 62 0 0], v0xaaaac295b160_0, L_0xffffab2c3f50;
L_0xaaaac2997960 .cmp/gt 64, L_0xaaaac2997430, L_0xaaaac2997820;
L_0xaaaac2997a50 .concat [ 2 30 0 0], v0xaaaac295b160_0, L_0xffffab2c3f98;
L_0xaaaac2997b40 .cmp/eq 32, L_0xaaaac2997a50, L_0xffffab2c3fe0;
L_0xaaaac2997d50 .reduce/nor L_0xaaaac2997ce0;
L_0xaaaac2998150 .concat [ 32 32 0 0], v0xaaaac2957c60_0, L_0xffffab2c4070;
L_0xaaaac2998240 .concat [ 2 62 0 0], v0xaaaac295b160_0, L_0xffffab2c40b8;
L_0xaaaac2998370 .arith/div 64, L_0xaaaac2997430, L_0xaaaac2998240;
L_0xaaaac29984b0 .cmp/gt 64, L_0xaaaac2998150, L_0xaaaac2998370;
L_0xaaaac2998740 .concat [ 2 30 0 0], v0xaaaac295b160_0, L_0xffffab2c4100;
L_0xaaaac2998840 .cmp/eq 32, L_0xaaaac2998740, L_0xffffab2c4148;
L_0xaaaac2998960 .part L_0xaaaac2997430, 1, 63;
L_0xaaaac2998a70 .concat [ 63 1 0 0], L_0xaaaac2998960, L_0xffffab2c4190;
L_0xaaaac2998be0 .functor MUXZ 64, L_0xaaaac2998a70, L_0xaaaac2997430, L_0xaaaac2998840, C4<>;
L_0xaaaac2998da0 .cast/2 32, L_0xaaaac2998be0;
L_0xaaaac2998e90 .cmp/ge 32, L_0xaaaac2998da0, v0xaaaac2957c60_0;
L_0xaaaac29990b0 .concat [ 2 30 0 0], v0xaaaac295b160_0, L_0xffffab2c41d8;
L_0xaaaac29991a0 .arith/mult 32, v0xaaaac2957c60_0, L_0xaaaac29990b0;
L_0xaaaac2999330 .concat [ 2 30 0 0], v0xaaaac295b160_0, L_0xffffab2c4220;
L_0xaaaac2999420 .arith/sub 32, L_0xaaaac2999330, L_0xffffab2c4268;
L_0xaaaac2999290 .functor MUXZ 32, L_0xaaaac2999420, L_0xaaaac29991a0, L_0xaaaac2998a00, C4<>;
L_0xaaaac2999770 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac29998d0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac29998d0 .part L_0xaaaac2999290, 0, 4;
L_0xaaaac2999a10 .cmp/eq 32, v0xaaaac2958180_0, L_0xffffab2c42b0;
L_0xaaaac2999e90 .functor MUXZ 64, L_0xffffab2c42f8, v0xaaaac2954eb0_0, L_0xaaaac2998060, C4<>;
S_0xaaaac295bb60 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac295bd10 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaaac295bdf0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac295bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac2954100 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac2954140 .param/l "group_count_n" 0 6 4, +C4<1000>;
enum0xaaaac27a0fc0 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac299dbc0 .functor AND 1, L_0xaaaac299b310, v0xaaaac2962d50_0, C4<1>, C4<1>;
L_0xaaaac299dfa0 .functor AND 1, L_0xaaaac299dbc0, v0xaaaac2962ef0_0, C4<1>, C4<1>;
v0xaaaac2960e90_0 .var "M", 63 0;
v0xaaaac2960f90_0 .var "M_next", 63 0;
v0xaaaac2961070_0 .var "N", 63 0;
v0xaaaac2961130_0 .var "N_next", 63 0;
v0xaaaac2961210_0 .var "S", 63 0;
v0xaaaac29612f0_0 .var "S_next", 63 0;
L_0xffffab2c4388 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29613d0_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c4388;  1 drivers
L_0xffffab2c4418 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29614b0_0 .net *"_ivl_11", 59 0, L_0xffffab2c4418;  1 drivers
L_0xffffab2c4460 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2961590_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c4460;  1 drivers
L_0xffffab2c44a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2961670_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c44a8;  1 drivers
v0xaaaac2961750_0 .net *"_ivl_2", 3 0, L_0xaaaac299a510;  1 drivers
L_0xffffab2c44f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2961830_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c44f0;  1 drivers
v0xaaaac2961910_0 .net *"_ivl_24", 63 0, L_0xaaaac299db20;  1 drivers
v0xaaaac29619f0_0 .net *"_ivl_26", 63 0, L_0xaaaac299dc30;  1 drivers
L_0xffffab2c4928 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2961ad0_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c4928;  1 drivers
v0xaaaac2961bb0_0 .net *"_ivl_32", 0 0, L_0xaaaac299dbc0;  1 drivers
L_0xffffab2c43d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2961c90_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c43d0;  1 drivers
v0xaaaac2961d70_0 .net *"_ivl_8", 63 0, L_0xaaaac299a740;  1 drivers
v0xaaaac2961e50_0 .net "block_size", 63 0, L_0xaaaac299b040;  1 drivers
v0xaaaac2961f10_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2961fb0_0 .var "cur_base", 63 0;
v0xaaaac2962080_0 .net "cur_base_valid", 0 0, L_0xaaaac299b1d0;  1 drivers
v0xaaaac2962150_0 .net "group_count_out", 63 0, L_0xaaaac299dd70;  alias, 1 drivers
v0xaaaac29621f0_0 .net "group_count_out_valid", 0 0, L_0xaaaac299dfa0;  1 drivers
v0xaaaac29622b0_0 .net "group_en", 0 0, L_0xaaaac299a600;  1 drivers
v0xaaaac2962370_0 .var "input_valid", 0 0;
v0xaaaac2962440_0 .var "input_valid_next", 0 0;
v0xaaaac29624e0_0 .var/2u "k", 31 0;
v0xaaaac29625c0_0 .var "lb", 63 0;
v0xaaaac29626a0_0 .var "lb_next", 63 0;
v0xaaaac2962780_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac2962840_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac2962900_0 .var/2u "pow_m", 31 0;
v0xaaaac29629e0_0 .var "prim_sub_en", 2 1;
v0xaaaac2962ac0_0 .var "prim_sub_en_next", 2 1;
v0xaaaac2962ba0_0 .net "prim_sub_out", 63 0, L_0xaaaac299d9e0;  1 drivers
v0xaaaac2962c90_0 .var "prim_sub_out_1", 63 0;
v0xaaaac2962d50_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac2962e10_0 .var "prim_sub_out_2", 63 0;
v0xaaaac2962ef0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac2962fb0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac299d880;  1 drivers
v0xaaaac2963080_0 .var "r", 1 0;
v0xaaaac2963150_0 .var "r_next", 1 0;
v0xaaaac2963210_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac29632b0_0 .var "tmp_sum", 63 0;
v0xaaaac2963390_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac2963470_0 .var "tmp_sum_next", 63 0;
v0xaaaac2963550_0 .net "tmp_sum_valid", 0 0, L_0xaaaac299b310;  1 drivers
v0xaaaac2963610_0 .var "ub", 63 0;
v0xaaaac2963700_0 .var "ub_cand_0", 63 0;
v0xaaaac29637c0_0 .var "ub_cand_1", 63 0;
v0xaaaac29638a0_0 .var "ub_next", 63 0;
E_0xaaaac295c210/0 .event edge, v0xaaaac29629e0_0, v0xaaaac295fac0_0, v0xaaaac2960730_0, v0xaaaac295fa00_0;
E_0xaaaac295c210/1 .event edge, v0xaaaac2960670_0;
E_0xaaaac295c210 .event/or E_0xaaaac295c210/0, E_0xaaaac295c210/1;
E_0xaaaac295c280/0 .event edge, v0xaaaac29625c0_0, v0xaaaac2960a50_0, v0xaaaac2961210_0, v0xaaaac2961070_0;
E_0xaaaac295c280/1 .event edge, v0xaaaac295f920_0, v0xaaaac2960e90_0;
E_0xaaaac295c280 .event/or E_0xaaaac295c280/0, E_0xaaaac295c280/1;
E_0xaaaac295c300 .event edge, v0xaaaac295f7a0_0, v0xaaaac2932a80_0, v0xaaaac295f920_0;
L_0xaaaac299a510 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c4388;
L_0xaaaac299a600 .cmp/eq 4, L_0xaaaac299a510, L_0xffffab2c43d0;
L_0xaaaac299a740 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c4418;
L_0xaaaac299b040 .arith/div 64, L_0xaaaac299a740, L_0xffffab2c4460;
L_0xaaaac299b1d0 .cmp/gt 32, v0xaaaac29624e0_0, L_0xffffab2c44a8;
L_0xaaaac299b310 .cmp/eq 32, v0xaaaac2963390_0, L_0xffffab2c44f0;
L_0xaaaac299db20 .arith/sub 64, v0xaaaac29632b0_0, v0xaaaac2962c90_0;
L_0xaaaac299dc30 .arith/sub 64, L_0xaaaac299db20, v0xaaaac2962e10_0;
L_0xaaaac299dd70 .functor MUXZ 64, L_0xffffab2c4928, L_0xaaaac299dc30, L_0xaaaac299a600, C4<>;
S_0xaaaac295c380 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac295bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac295c580 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c4610 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac299b8f0 .functor AND 64, L_0xaaaac299b040, L_0xffffab2c4610, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac299ba50 .functor OR 1, L_0xaaaac299b750, L_0xaaaac299b960, C4<0>, C4<0>;
L_0xaaaac299bb60 .functor AND 1, L_0xaaaac299b540, L_0xaaaac299ba50, C4<1>, C4<1>;
L_0xaaaac299bc70 .functor AND 1, L_0xaaaac299bb60, L_0xaaaac299b1d0, C4<1>, C4<1>;
L_0xaaaac299c200 .functor AND 1, L_0xaaaac299c0c0, L_0xaaaac299b1d0, C4<1>, C4<1>;
L_0xaaaac299c610 .functor AND 1, L_0xaaaac299caa0, L_0xaaaac299b1d0, C4<1>, C4<1>;
L_0xaaaac299d0d0 .functor NOT 1, L_0xaaaac299bc70, C4<0>, C4<0>, C4<0>;
L_0xaaaac299d470 .functor AND 1, L_0xaaaac299d0d0, L_0xaaaac299b1d0, C4<1>, C4<1>;
L_0xaaaac299d880 .functor OR 1, L_0xaaaac299d620, L_0xaaaac299d470, C4<0>, C4<0>;
v0xaaaac295c810_0 .var "BM", 63 0;
v0xaaaac295c910_0 .var "BM_next", 63 0;
v0xaaaac295c9f0_0 .var "M", 63 0;
v0xaaaac295cae0_0 .var "M_next", 63 0;
v0xaaaac295cbc0_0 .var "N", 63 0;
v0xaaaac295ccf0_0 .var "N_next", 63 0;
v0xaaaac295cdd0_0 .var "PS", 63 0;
v0xaaaac295ceb0_0 .var "PS_next", 63 0;
v0xaaaac295cf90_0 .var "S", 63 0;
v0xaaaac295d070_0 .var "S_next", 63 0;
v0xaaaac295d150_0 .net *"_ivl_0", 63 0, L_0xaaaac299b400;  1 drivers
L_0xffffab2c45c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac295d230_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c45c8;  1 drivers
v0xaaaac295d310_0 .net *"_ivl_12", 0 0, L_0xaaaac299b750;  1 drivers
v0xaaaac295d3d0_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c4610;  1 drivers
v0xaaaac295d4b0_0 .net *"_ivl_16", 63 0, L_0xaaaac299b8f0;  1 drivers
v0xaaaac295d590_0 .net *"_ivl_19", 0 0, L_0xaaaac299b960;  1 drivers
v0xaaaac295d650_0 .net *"_ivl_21", 0 0, L_0xaaaac299ba50;  1 drivers
v0xaaaac295d710_0 .net *"_ivl_23", 0 0, L_0xaaaac299bb60;  1 drivers
v0xaaaac295d7d0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac299bd60;  1 drivers
L_0xffffab2c4658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295d8b0_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c4658;  1 drivers
L_0xffffab2c4538 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295d990_0 .net *"_ivl_3", 61 0, L_0xffffab2c4538;  1 drivers
v0xaaaac295da70_0 .net *"_ivl_30", 63 0, L_0xaaaac299be50;  1 drivers
L_0xffffab2c46a0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295db50_0 .net *"_ivl_33", 61 0, L_0xffffab2c46a0;  1 drivers
v0xaaaac295dc30_0 .net *"_ivl_34", 63 0, L_0xaaaac299bf80;  1 drivers
v0xaaaac295dd10_0 .net *"_ivl_36", 0 0, L_0xaaaac299c0c0;  1 drivers
v0xaaaac295ddd0_0 .net *"_ivl_4", 0 0, L_0xaaaac299b540;  1 drivers
v0xaaaac295de90_0 .net *"_ivl_40", 31 0, L_0xaaaac299c350;  1 drivers
L_0xffffab2c46e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295df70_0 .net *"_ivl_43", 29 0, L_0xffffab2c46e8;  1 drivers
L_0xffffab2c4730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac295e050_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c4730;  1 drivers
v0xaaaac295e130_0 .net *"_ivl_46", 0 0, L_0xaaaac299c450;  1 drivers
v0xaaaac295e1f0_0 .net *"_ivl_48", 63 0, L_0xaaaac299c680;  1 drivers
v0xaaaac295e2d0_0 .net *"_ivl_50", 62 0, L_0xaaaac299c570;  1 drivers
L_0xffffab2c4778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac295e3b0_0 .net *"_ivl_52", 0 0, L_0xffffab2c4778;  1 drivers
v0xaaaac295e6a0_0 .net *"_ivl_54", 63 0, L_0xaaaac299c7f0;  1 drivers
v0xaaaac295e780_0 .net *"_ivl_58", 0 0, L_0xaaaac299caa0;  1 drivers
v0xaaaac295e840_0 .net *"_ivl_6", 31 0, L_0xaaaac299b630;  1 drivers
v0xaaaac295e920_0 .net *"_ivl_61", 0 0, L_0xaaaac299c610;  1 drivers
v0xaaaac295e9e0_0 .net *"_ivl_62", 31 0, L_0xaaaac299ccc0;  1 drivers
L_0xffffab2c47c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295eac0_0 .net *"_ivl_65", 29 0, L_0xffffab2c47c0;  1 drivers
v0xaaaac295eba0_0 .net *"_ivl_67", 31 0, L_0xaaaac299cdb0;  1 drivers
v0xaaaac295ec80_0 .net *"_ivl_68", 31 0, L_0xaaaac299cf40;  1 drivers
L_0xffffab2c4808 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295ed60_0 .net *"_ivl_71", 29 0, L_0xffffab2c4808;  1 drivers
L_0xffffab2c4850 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac295ee40_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c4850;  1 drivers
v0xaaaac295ef20_0 .net *"_ivl_74", 31 0, L_0xaaaac299d030;  1 drivers
v0xaaaac295f000_0 .net *"_ivl_76", 31 0, L_0xaaaac299cea0;  1 drivers
v0xaaaac295f0e0_0 .net *"_ivl_81", 3 0, L_0xaaaac299d4e0;  1 drivers
L_0xffffab2c4898 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac295f1c0_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c4898;  1 drivers
v0xaaaac295f2a0_0 .net *"_ivl_84", 0 0, L_0xaaaac299d620;  1 drivers
v0xaaaac295f360_0 .net *"_ivl_86", 0 0, L_0xaaaac299d0d0;  1 drivers
v0xaaaac295f440_0 .net *"_ivl_89", 0 0, L_0xaaaac299d470;  1 drivers
L_0xffffab2c4580 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295f500_0 .net *"_ivl_9", 29 0, L_0xffffab2c4580;  1 drivers
L_0xffffab2c48e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac295f5e0_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c48e0;  1 drivers
v0xaaaac295f6c0_0 .net "base10", 63 0, L_0xaaaac299d380;  1 drivers
v0xaaaac295f7a0_0 .net "block_size_in", 63 0, L_0xaaaac299b040;  alias, 1 drivers
v0xaaaac295f880_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac295f920_0 .net "cur_base_in", 63 0, v0xaaaac2961fb0_0;  1 drivers
v0xaaaac295fa00_0 .net "cur_base_valid", 0 0, L_0xaaaac299b1d0;  alias, 1 drivers
v0xaaaac295fac0_0 .net "input_valid", 0 0, v0xaaaac2962370_0;  1 drivers
v0xaaaac295fb80_0 .var/2u "k", 31 0;
v0xaaaac295fc60_0 .net/2u "k_bound", 31 0, L_0xaaaac299c9b0;  1 drivers
v0xaaaac295fd40_0 .var "lb_r", 63 0;
v0xaaaac295fe20_0 .var "lb_r_next", 63 0;
v0xaaaac295ff00_0 .var/2u "pow_m", 31 0;
v0xaaaac295ffe0_0 .net "prim_en", 0 0, L_0xaaaac299bc70;  1 drivers
v0xaaaac29600a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac2960590_0 .net "prim_sub_out", 63 0, L_0xaaaac299d9e0;  alias, 1 drivers
v0xaaaac2960670_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac299d880;  alias, 1 drivers
v0xaaaac2960730_0 .net "r", 1 0, v0xaaaac2963080_0;  1 drivers
v0xaaaac2960810_0 .var "rep_base", 63 0;
v0xaaaac29608f0_0 .net "rep_base_valid", 0 0, L_0xaaaac299c200;  1 drivers
v0xaaaac29609b0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2960a50_0 .net "ub_in", 63 0, v0xaaaac2963610_0;  1 drivers
v0xaaaac2960b30_0 .var "ub_r", 63 0;
v0xaaaac2960c10_0 .var "ub_r_next", 63 0;
E_0xaaaac295c750/0 .event edge, v0xaaaac2960730_0, v0xaaaac295f6c0_0, v0xaaaac2960a50_0, v0xaaaac2960810_0;
E_0xaaaac295c750/1 .event edge, v0xaaaac295fd40_0, v0xaaaac2960b30_0, v0xaaaac295cf90_0, v0xaaaac295cbc0_0;
E_0xaaaac295c750/2 .event edge, v0xaaaac295f920_0, v0xaaaac295c810_0, v0xaaaac295c9f0_0;
E_0xaaaac295c750 .event/or E_0xaaaac295c750/0, E_0xaaaac295c750/1, E_0xaaaac295c750/2;
L_0xaaaac299b400 .concat [ 2 62 0 0], v0xaaaac2963080_0, L_0xffffab2c4538;
L_0xaaaac299b540 .cmp/gt 64, L_0xaaaac299b040, L_0xaaaac299b400;
L_0xaaaac299b630 .concat [ 2 30 0 0], v0xaaaac2963080_0, L_0xffffab2c4580;
L_0xaaaac299b750 .cmp/eq 32, L_0xaaaac299b630, L_0xffffab2c45c8;
L_0xaaaac299b960 .reduce/nor L_0xaaaac299b8f0;
L_0xaaaac299bd60 .concat [ 32 32 0 0], v0xaaaac295fb80_0, L_0xffffab2c4658;
L_0xaaaac299be50 .concat [ 2 62 0 0], v0xaaaac2963080_0, L_0xffffab2c46a0;
L_0xaaaac299bf80 .arith/div 64, L_0xaaaac299b040, L_0xaaaac299be50;
L_0xaaaac299c0c0 .cmp/gt 64, L_0xaaaac299bd60, L_0xaaaac299bf80;
L_0xaaaac299c350 .concat [ 2 30 0 0], v0xaaaac2963080_0, L_0xffffab2c46e8;
L_0xaaaac299c450 .cmp/eq 32, L_0xaaaac299c350, L_0xffffab2c4730;
L_0xaaaac299c570 .part L_0xaaaac299b040, 1, 63;
L_0xaaaac299c680 .concat [ 63 1 0 0], L_0xaaaac299c570, L_0xffffab2c4778;
L_0xaaaac299c7f0 .functor MUXZ 64, L_0xaaaac299c680, L_0xaaaac299b040, L_0xaaaac299c450, C4<>;
L_0xaaaac299c9b0 .cast/2 32, L_0xaaaac299c7f0;
L_0xaaaac299caa0 .cmp/ge 32, L_0xaaaac299c9b0, v0xaaaac295fb80_0;
L_0xaaaac299ccc0 .concat [ 2 30 0 0], v0xaaaac2963080_0, L_0xffffab2c47c0;
L_0xaaaac299cdb0 .arith/mult 32, v0xaaaac295fb80_0, L_0xaaaac299ccc0;
L_0xaaaac299cf40 .concat [ 2 30 0 0], v0xaaaac2963080_0, L_0xffffab2c4808;
L_0xaaaac299d030 .arith/sub 32, L_0xaaaac299cf40, L_0xffffab2c4850;
L_0xaaaac299cea0 .functor MUXZ 32, L_0xaaaac299d030, L_0xaaaac299cdb0, L_0xaaaac299c610, C4<>;
L_0xaaaac299d380 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac299d4e0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac299d4e0 .part L_0xaaaac299cea0, 0, 4;
L_0xaaaac299d620 .cmp/eq 32, v0xaaaac29600a0_0, L_0xffffab2c4898;
L_0xaaaac299d9e0 .functor MUXZ 64, L_0xffffab2c48e0, v0xaaaac295cdd0_0, L_0xaaaac299bc70, C4<>;
S_0xaaaac2963a80 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac2963c30 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaaac2963d10 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac2963a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac295c020 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac295c060 .param/l "group_count_n" 0 6 4, +C4<1001>;
enum0xaaaac27a25f0 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac29a0e00 .functor AND 1, L_0xaaaac299e680, v0xaaaac296ac70_0, C4<1>, C4<1>;
L_0xaaaac29a11e0 .functor AND 1, L_0xaaaac29a0e00, v0xaaaac296ae10_0, C4<1>, C4<1>;
v0xaaaac2968db0_0 .var "M", 63 0;
v0xaaaac2968eb0_0 .var "M_next", 63 0;
v0xaaaac2968f90_0 .var "N", 63 0;
v0xaaaac2969050_0 .var "N_next", 63 0;
v0xaaaac2969130_0 .var "S", 63 0;
v0xaaaac2969210_0 .var "S_next", 63 0;
L_0xffffab2c4970 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaaac29692f0_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c4970;  1 drivers
L_0xffffab2c4a00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29693d0_0 .net *"_ivl_11", 59 0, L_0xffffab2c4a00;  1 drivers
L_0xffffab2c4a48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaac29694b0_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c4a48;  1 drivers
L_0xffffab2c4a90 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2969590_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c4a90;  1 drivers
v0xaaaac2969670_0 .net *"_ivl_2", 3 0, L_0xaaaac299e060;  1 drivers
L_0xffffab2c4ad8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac2969750_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c4ad8;  1 drivers
v0xaaaac2969830_0 .net *"_ivl_24", 63 0, L_0xaaaac29a0d60;  1 drivers
v0xaaaac2969910_0 .net *"_ivl_26", 63 0, L_0xaaaac29a0e70;  1 drivers
L_0xffffab2c4f10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29699f0_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c4f10;  1 drivers
v0xaaaac2969ad0_0 .net *"_ivl_32", 0 0, L_0xaaaac29a0e00;  1 drivers
L_0xffffab2c49b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2969bb0_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c49b8;  1 drivers
v0xaaaac2969c90_0 .net *"_ivl_8", 63 0, L_0xaaaac299e290;  1 drivers
v0xaaaac2969d70_0 .net "block_size", 63 0, L_0xaaaac299e380;  1 drivers
v0xaaaac2969e30_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2969ed0_0 .var "cur_base", 63 0;
v0xaaaac2969fa0_0 .net "cur_base_valid", 0 0, L_0xaaaac299e540;  1 drivers
v0xaaaac296a070_0 .net "group_count_out", 63 0, L_0xaaaac29a0fb0;  alias, 1 drivers
v0xaaaac296a110_0 .net "group_count_out_valid", 0 0, L_0xaaaac29a11e0;  1 drivers
v0xaaaac296a1d0_0 .net "group_en", 0 0, L_0xaaaac299e150;  1 drivers
v0xaaaac296a290_0 .var "input_valid", 0 0;
v0xaaaac296a360_0 .var "input_valid_next", 0 0;
v0xaaaac296a400_0 .var/2u "k", 31 0;
v0xaaaac296a4e0_0 .var "lb", 63 0;
v0xaaaac296a5c0_0 .var "lb_next", 63 0;
v0xaaaac296a6a0_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac296a760_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac296a820_0 .var/2u "pow_m", 31 0;
v0xaaaac296a900_0 .var "prim_sub_en", 2 1;
v0xaaaac296a9e0_0 .var "prim_sub_en_next", 2 1;
v0xaaaac296aac0_0 .net "prim_sub_out", 63 0, L_0xaaaac29a0c20;  1 drivers
v0xaaaac296abb0_0 .var "prim_sub_out_1", 63 0;
v0xaaaac296ac70_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac296ad30_0 .var "prim_sub_out_2", 63 0;
v0xaaaac296ae10_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac296aed0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac29a0ac0;  1 drivers
v0xaaaac296afa0_0 .var "r", 1 0;
v0xaaaac296b070_0 .var "r_next", 1 0;
v0xaaaac296b130_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac296b1d0_0 .var "tmp_sum", 63 0;
v0xaaaac296b2b0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac296b390_0 .var "tmp_sum_next", 63 0;
v0xaaaac296b470_0 .net "tmp_sum_valid", 0 0, L_0xaaaac299e680;  1 drivers
v0xaaaac296b530_0 .var "ub", 63 0;
v0xaaaac296b620_0 .var "ub_cand_0", 63 0;
v0xaaaac296b6e0_0 .var "ub_cand_1", 63 0;
v0xaaaac296b7c0_0 .var "ub_next", 63 0;
E_0xaaaac2964130/0 .event edge, v0xaaaac296a900_0, v0xaaaac29679e0_0, v0xaaaac2968650_0, v0xaaaac2967920_0;
E_0xaaaac2964130/1 .event edge, v0xaaaac2968590_0;
E_0xaaaac2964130 .event/or E_0xaaaac2964130/0, E_0xaaaac2964130/1;
E_0xaaaac29641a0/0 .event edge, v0xaaaac296a4e0_0, v0xaaaac2968970_0, v0xaaaac2969130_0, v0xaaaac2968f90_0;
E_0xaaaac29641a0/1 .event edge, v0xaaaac2967840_0, v0xaaaac2968db0_0;
E_0xaaaac29641a0 .event/or E_0xaaaac29641a0/0, E_0xaaaac29641a0/1;
E_0xaaaac2964220 .event edge, v0xaaaac29676c0_0, v0xaaaac2932a80_0, v0xaaaac2967840_0;
L_0xaaaac299e060 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c4970;
L_0xaaaac299e150 .cmp/eq 4, L_0xaaaac299e060, L_0xffffab2c49b8;
L_0xaaaac299e290 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c4a00;
L_0xaaaac299e380 .arith/div 64, L_0xaaaac299e290, L_0xffffab2c4a48;
L_0xaaaac299e540 .cmp/gt 32, v0xaaaac296a400_0, L_0xffffab2c4a90;
L_0xaaaac299e680 .cmp/eq 32, v0xaaaac296b2b0_0, L_0xffffab2c4ad8;
L_0xaaaac29a0d60 .arith/sub 64, v0xaaaac296b1d0_0, v0xaaaac296abb0_0;
L_0xaaaac29a0e70 .arith/sub 64, L_0xaaaac29a0d60, v0xaaaac296ad30_0;
L_0xaaaac29a0fb0 .functor MUXZ 64, L_0xffffab2c4f10, L_0xaaaac29a0e70, L_0xaaaac299e150, C4<>;
S_0xaaaac29642a0 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac2963d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac29644a0 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c4bf8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac299ec30 .functor AND 64, L_0xaaaac299e380, L_0xffffab2c4bf8, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac299ed90 .functor OR 1, L_0xaaaac299ea90, L_0xaaaac299eca0, C4<0>, C4<0>;
L_0xaaaac299eea0 .functor AND 1, L_0xaaaac299e8b0, L_0xaaaac299ed90, C4<1>, C4<1>;
L_0xaaaac299efb0 .functor AND 1, L_0xaaaac299eea0, L_0xaaaac299e540, C4<1>, C4<1>;
L_0xaaaac299f540 .functor AND 1, L_0xaaaac299f400, L_0xaaaac299e540, C4<1>, C4<1>;
L_0xaaaac299f8f0 .functor AND 1, L_0xaaaac299fd80, L_0xaaaac299e540, C4<1>, C4<1>;
L_0xaaaac29a03b0 .functor NOT 1, L_0xaaaac299efb0, C4<0>, C4<0>, C4<0>;
L_0xaaaac29a0750 .functor AND 1, L_0xaaaac29a03b0, L_0xaaaac299e540, C4<1>, C4<1>;
L_0xaaaac29a0ac0 .functor OR 1, L_0xaaaac29a0860, L_0xaaaac29a0750, C4<0>, C4<0>;
v0xaaaac2964730_0 .var "BM", 63 0;
v0xaaaac2964830_0 .var "BM_next", 63 0;
v0xaaaac2964910_0 .var "M", 63 0;
v0xaaaac2964a00_0 .var "M_next", 63 0;
v0xaaaac2964ae0_0 .var "N", 63 0;
v0xaaaac2964c10_0 .var "N_next", 63 0;
v0xaaaac2964cf0_0 .var "PS", 63 0;
v0xaaaac2964dd0_0 .var "PS_next", 63 0;
v0xaaaac2964eb0_0 .var "S", 63 0;
v0xaaaac2964f90_0 .var "S_next", 63 0;
v0xaaaac2965070_0 .net *"_ivl_0", 63 0, L_0xaaaac299e770;  1 drivers
L_0xffffab2c4bb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2965150_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c4bb0;  1 drivers
v0xaaaac2965230_0 .net *"_ivl_12", 0 0, L_0xaaaac299ea90;  1 drivers
v0xaaaac29652f0_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c4bf8;  1 drivers
v0xaaaac29653d0_0 .net *"_ivl_16", 63 0, L_0xaaaac299ec30;  1 drivers
v0xaaaac29654b0_0 .net *"_ivl_19", 0 0, L_0xaaaac299eca0;  1 drivers
v0xaaaac2965570_0 .net *"_ivl_21", 0 0, L_0xaaaac299ed90;  1 drivers
v0xaaaac2965630_0 .net *"_ivl_23", 0 0, L_0xaaaac299eea0;  1 drivers
v0xaaaac29656f0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac299f0a0;  1 drivers
L_0xffffab2c4c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29657d0_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c4c40;  1 drivers
L_0xffffab2c4b20 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29658b0_0 .net *"_ivl_3", 61 0, L_0xffffab2c4b20;  1 drivers
v0xaaaac2965990_0 .net *"_ivl_30", 63 0, L_0xaaaac299f190;  1 drivers
L_0xffffab2c4c88 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2965a70_0 .net *"_ivl_33", 61 0, L_0xffffab2c4c88;  1 drivers
v0xaaaac2965b50_0 .net *"_ivl_34", 63 0, L_0xaaaac299f2c0;  1 drivers
v0xaaaac2965c30_0 .net *"_ivl_36", 0 0, L_0xaaaac299f400;  1 drivers
v0xaaaac2965cf0_0 .net *"_ivl_4", 0 0, L_0xaaaac299e8b0;  1 drivers
v0xaaaac2965db0_0 .net *"_ivl_40", 31 0, L_0xaaaac299f690;  1 drivers
L_0xffffab2c4cd0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2965e90_0 .net *"_ivl_43", 29 0, L_0xffffab2c4cd0;  1 drivers
L_0xffffab2c4d18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2965f70_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c4d18;  1 drivers
v0xaaaac2966050_0 .net *"_ivl_46", 0 0, L_0xaaaac299f730;  1 drivers
v0xaaaac2966110_0 .net *"_ivl_48", 63 0, L_0xaaaac299f960;  1 drivers
v0xaaaac29661f0_0 .net *"_ivl_50", 62 0, L_0xaaaac299f850;  1 drivers
L_0xffffab2c4d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac29662d0_0 .net *"_ivl_52", 0 0, L_0xffffab2c4d60;  1 drivers
v0xaaaac29665c0_0 .net *"_ivl_54", 63 0, L_0xaaaac299fad0;  1 drivers
v0xaaaac29666a0_0 .net *"_ivl_58", 0 0, L_0xaaaac299fd80;  1 drivers
v0xaaaac2966760_0 .net *"_ivl_6", 31 0, L_0xaaaac299e9a0;  1 drivers
v0xaaaac2966840_0 .net *"_ivl_61", 0 0, L_0xaaaac299f8f0;  1 drivers
v0xaaaac2966900_0 .net *"_ivl_62", 31 0, L_0xaaaac299ffa0;  1 drivers
L_0xffffab2c4da8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac29669e0_0 .net *"_ivl_65", 29 0, L_0xffffab2c4da8;  1 drivers
v0xaaaac2966ac0_0 .net *"_ivl_67", 31 0, L_0xaaaac29a0090;  1 drivers
v0xaaaac2966ba0_0 .net *"_ivl_68", 31 0, L_0xaaaac29a0220;  1 drivers
L_0xffffab2c4df0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2966c80_0 .net *"_ivl_71", 29 0, L_0xffffab2c4df0;  1 drivers
L_0xffffab2c4e38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac2966d60_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c4e38;  1 drivers
v0xaaaac2966e40_0 .net *"_ivl_74", 31 0, L_0xaaaac29a0310;  1 drivers
v0xaaaac2966f20_0 .net *"_ivl_76", 31 0, L_0xaaaac29a0180;  1 drivers
v0xaaaac2967000_0 .net *"_ivl_81", 3 0, L_0xaaaac29a04c0;  1 drivers
L_0xffffab2c4e80 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac29670e0_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c4e80;  1 drivers
v0xaaaac29671c0_0 .net *"_ivl_84", 0 0, L_0xaaaac29a0860;  1 drivers
v0xaaaac2967280_0 .net *"_ivl_86", 0 0, L_0xaaaac29a03b0;  1 drivers
v0xaaaac2967360_0 .net *"_ivl_89", 0 0, L_0xaaaac29a0750;  1 drivers
L_0xffffab2c4b68 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2967420_0 .net *"_ivl_9", 29 0, L_0xffffab2c4b68;  1 drivers
L_0xffffab2c4ec8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2967500_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c4ec8;  1 drivers
v0xaaaac29675e0_0 .net "base10", 63 0, L_0xaaaac29a0660;  1 drivers
v0xaaaac29676c0_0 .net "block_size_in", 63 0, L_0xaaaac299e380;  alias, 1 drivers
v0xaaaac29677a0_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2967840_0 .net "cur_base_in", 63 0, v0xaaaac2969ed0_0;  1 drivers
v0xaaaac2967920_0 .net "cur_base_valid", 0 0, L_0xaaaac299e540;  alias, 1 drivers
v0xaaaac29679e0_0 .net "input_valid", 0 0, v0xaaaac296a290_0;  1 drivers
v0xaaaac2967aa0_0 .var/2u "k", 31 0;
v0xaaaac2967b80_0 .net/2u "k_bound", 31 0, L_0xaaaac299fc90;  1 drivers
v0xaaaac2967c60_0 .var "lb_r", 63 0;
v0xaaaac2967d40_0 .var "lb_r_next", 63 0;
v0xaaaac2967e20_0 .var/2u "pow_m", 31 0;
v0xaaaac2967f00_0 .net "prim_en", 0 0, L_0xaaaac299efb0;  1 drivers
v0xaaaac2967fc0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac29684b0_0 .net "prim_sub_out", 63 0, L_0xaaaac29a0c20;  alias, 1 drivers
v0xaaaac2968590_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac29a0ac0;  alias, 1 drivers
v0xaaaac2968650_0 .net "r", 1 0, v0xaaaac296afa0_0;  1 drivers
v0xaaaac2968730_0 .var "rep_base", 63 0;
v0xaaaac2968810_0 .net "rep_base_valid", 0 0, L_0xaaaac299f540;  1 drivers
v0xaaaac29688d0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2968970_0 .net "ub_in", 63 0, v0xaaaac296b530_0;  1 drivers
v0xaaaac2968a50_0 .var "ub_r", 63 0;
v0xaaaac2968b30_0 .var "ub_r_next", 63 0;
E_0xaaaac2964670/0 .event edge, v0xaaaac2968650_0, v0xaaaac29675e0_0, v0xaaaac2968970_0, v0xaaaac2968730_0;
E_0xaaaac2964670/1 .event edge, v0xaaaac2967c60_0, v0xaaaac2968a50_0, v0xaaaac2964eb0_0, v0xaaaac2964ae0_0;
E_0xaaaac2964670/2 .event edge, v0xaaaac2967840_0, v0xaaaac2964730_0, v0xaaaac2964910_0;
E_0xaaaac2964670 .event/or E_0xaaaac2964670/0, E_0xaaaac2964670/1, E_0xaaaac2964670/2;
L_0xaaaac299e770 .concat [ 2 62 0 0], v0xaaaac296afa0_0, L_0xffffab2c4b20;
L_0xaaaac299e8b0 .cmp/gt 64, L_0xaaaac299e380, L_0xaaaac299e770;
L_0xaaaac299e9a0 .concat [ 2 30 0 0], v0xaaaac296afa0_0, L_0xffffab2c4b68;
L_0xaaaac299ea90 .cmp/eq 32, L_0xaaaac299e9a0, L_0xffffab2c4bb0;
L_0xaaaac299eca0 .reduce/nor L_0xaaaac299ec30;
L_0xaaaac299f0a0 .concat [ 32 32 0 0], v0xaaaac2967aa0_0, L_0xffffab2c4c40;
L_0xaaaac299f190 .concat [ 2 62 0 0], v0xaaaac296afa0_0, L_0xffffab2c4c88;
L_0xaaaac299f2c0 .arith/div 64, L_0xaaaac299e380, L_0xaaaac299f190;
L_0xaaaac299f400 .cmp/gt 64, L_0xaaaac299f0a0, L_0xaaaac299f2c0;
L_0xaaaac299f690 .concat [ 2 30 0 0], v0xaaaac296afa0_0, L_0xffffab2c4cd0;
L_0xaaaac299f730 .cmp/eq 32, L_0xaaaac299f690, L_0xffffab2c4d18;
L_0xaaaac299f850 .part L_0xaaaac299e380, 1, 63;
L_0xaaaac299f960 .concat [ 63 1 0 0], L_0xaaaac299f850, L_0xffffab2c4d60;
L_0xaaaac299fad0 .functor MUXZ 64, L_0xaaaac299f960, L_0xaaaac299e380, L_0xaaaac299f730, C4<>;
L_0xaaaac299fc90 .cast/2 32, L_0xaaaac299fad0;
L_0xaaaac299fd80 .cmp/ge 32, L_0xaaaac299fc90, v0xaaaac2967aa0_0;
L_0xaaaac299ffa0 .concat [ 2 30 0 0], v0xaaaac296afa0_0, L_0xffffab2c4da8;
L_0xaaaac29a0090 .arith/mult 32, v0xaaaac2967aa0_0, L_0xaaaac299ffa0;
L_0xaaaac29a0220 .concat [ 2 30 0 0], v0xaaaac296afa0_0, L_0xffffab2c4df0;
L_0xaaaac29a0310 .arith/sub 32, L_0xaaaac29a0220, L_0xffffab2c4e38;
L_0xaaaac29a0180 .functor MUXZ 32, L_0xaaaac29a0310, L_0xaaaac29a0090, L_0xaaaac299f8f0, C4<>;
L_0xaaaac29a0660 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac29a04c0 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac29a04c0 .part L_0xaaaac29a0180, 0, 4;
L_0xaaaac29a0860 .cmp/eq 32, v0xaaaac2967fc0_0, L_0xffffab2c4e80;
L_0xaaaac29a0c20 .functor MUXZ 64, L_0xffffab2c4ec8, v0xaaaac2964cf0_0, L_0xaaaac299efb0, C4<>;
S_0xaaaac296b9a0 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaaac292c5b0;
 .timescale 0 0;
P_0xaaaac294bd30 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaaac296bbe0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaac296b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaac296bdc0 .param/l "group_count_latency" 1 6 14, +C4<00000000000000000000000000000100>;
P_0xaaaac296be00 .param/l "group_count_n" 0 6 4, +C4<1010>;
enum0xaaaac27a3c20 .enum4 (2)
   "PRIM_START" 2'b00,
   "PRIM_1_CALC" 2'b01,
   "PRIM_2_CALC" 2'b10,
   "PRIM_END" 2'b11
 ;
L_0xaaaac29a3fc0 .functor AND 1, L_0xaaaac29a18c0, v0xaaaac2972ff0_0, C4<1>, C4<1>;
L_0xaaaac29a43a0 .functor AND 1, L_0xaaaac29a3fc0, v0xaaaac2973190_0, C4<1>, C4<1>;
v0xaaaac2970f20_0 .var "M", 63 0;
v0xaaaac2971020_0 .var "M_next", 63 0;
v0xaaaac2971100_0 .var "N", 63 0;
v0xaaaac29711c0_0 .var "N_next", 63 0;
v0xaaaac29712a0_0 .var "S", 63 0;
v0xaaaac2971380_0 .var "S_next", 63 0;
L_0xffffab2c4f58 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaaac2971460_0 .net/2u *"_ivl_0", 3 0, L_0xffffab2c4f58;  1 drivers
L_0xffffab2c4fe8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2971540_0 .net *"_ivl_11", 59 0, L_0xffffab2c4fe8;  1 drivers
L_0xffffab2c5030 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaac2971620_0 .net/2u *"_ivl_12", 63 0, L_0xffffab2c5030;  1 drivers
L_0xffffab2c5078 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaac2971700_0 .net/2u *"_ivl_16", 31 0, L_0xffffab2c5078;  1 drivers
v0xaaaac29717e0_0 .net *"_ivl_2", 3 0, L_0xaaaac29a12a0;  1 drivers
L_0xffffab2c50c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac29718c0_0 .net/2u *"_ivl_20", 31 0, L_0xffffab2c50c0;  1 drivers
v0xaaaac29719a0_0 .net *"_ivl_24", 63 0, L_0xaaaac29a3f20;  1 drivers
v0xaaaac2971a80_0 .net *"_ivl_26", 63 0, L_0xaaaac29a4030;  1 drivers
L_0xffffab2c54f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2971b60_0 .net/2u *"_ivl_28", 63 0, L_0xffffab2c54f8;  1 drivers
v0xaaaac2971c40_0 .net *"_ivl_32", 0 0, L_0xaaaac29a3fc0;  1 drivers
L_0xffffab2c4fa0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaac2971d20_0 .net/2u *"_ivl_4", 3 0, L_0xffffab2c4fa0;  1 drivers
v0xaaaac2971e00_0 .net *"_ivl_8", 63 0, L_0xaaaac29a14d0;  1 drivers
v0xaaaac2971ee0_0 .net "block_size", 63 0, L_0xaaaac29a15c0;  1 drivers
v0xaaaac2971fa0_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac2972040_0 .var "cur_base", 63 0;
v0xaaaac2972110_0 .net "cur_base_valid", 0 0, L_0xaaaac29a1780;  1 drivers
v0xaaaac29721e0_0 .net "group_count_out", 63 0, L_0xaaaac29a4170;  alias, 1 drivers
v0xaaaac2972280_0 .net "group_count_out_valid", 0 0, L_0xaaaac29a43a0;  1 drivers
v0xaaaac2972340_0 .net "group_en", 0 0, L_0xaaaac29a1390;  1 drivers
v0xaaaac2972400_0 .var "input_valid", 0 0;
v0xaaaac29724d0_0 .var "input_valid_next", 0 0;
v0xaaaac2972570_0 .var/2u "k", 31 0;
v0xaaaac2972650_0 .var "lb", 63 0;
v0xaaaac2972730_0 .var "lb_next", 63 0;
v0xaaaac2972810_0 .net "n_digs_in", 3 0, v0xaaaac2973f50_0;  alias, 1 drivers
v0xaaaac29728d0_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
v0xaaaac2972990_0 .var/2u "pow_m", 31 0;
v0xaaaac2972c80_0 .var "prim_sub_en", 2 1;
v0xaaaac2972d60_0 .var "prim_sub_en_next", 2 1;
v0xaaaac2972e40_0 .net "prim_sub_out", 63 0, L_0xaaaac29a3de0;  1 drivers
v0xaaaac2972f30_0 .var "prim_sub_out_1", 63 0;
v0xaaaac2972ff0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaac29730b0_0 .var "prim_sub_out_2", 63 0;
v0xaaaac2973190_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaac2973250_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac29a3c80;  1 drivers
v0xaaaac2973320_0 .var "r", 1 0;
v0xaaaac29733f0_0 .var "r_next", 1 0;
v0xaaaac29734b0_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2973550_0 .var "tmp_sum", 63 0;
v0xaaaac2973630_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaac2973710_0 .var "tmp_sum_next", 63 0;
v0xaaaac29737f0_0 .net "tmp_sum_valid", 0 0, L_0xaaaac29a18c0;  1 drivers
v0xaaaac29738b0_0 .var "ub", 63 0;
v0xaaaac29739a0_0 .var "ub_cand_0", 63 0;
v0xaaaac2973a60_0 .var "ub_cand_1", 63 0;
v0xaaaac2973b40_0 .var "ub_next", 63 0;
E_0xaaaac296c090/0 .event edge, v0xaaaac2972c80_0, v0xaaaac296fb50_0, v0xaaaac29707c0_0, v0xaaaac296fa90_0;
E_0xaaaac296c090/1 .event edge, v0xaaaac2970700_0;
E_0xaaaac296c090 .event/or E_0xaaaac296c090/0, E_0xaaaac296c090/1;
E_0xaaaac296c100/0 .event edge, v0xaaaac2972650_0, v0xaaaac2970ae0_0, v0xaaaac29712a0_0, v0xaaaac2971100_0;
E_0xaaaac296c100/1 .event edge, v0xaaaac296f9b0_0, v0xaaaac2970f20_0;
E_0xaaaac296c100 .event/or E_0xaaaac296c100/0, E_0xaaaac296c100/1;
E_0xaaaac296c180 .event edge, v0xaaaac296f620_0, v0xaaaac2932a80_0, v0xaaaac296f9b0_0;
L_0xaaaac29a12a0 .arith/mod 4, v0xaaaac2973f50_0, L_0xffffab2c4f58;
L_0xaaaac29a1390 .cmp/eq 4, L_0xaaaac29a12a0, L_0xffffab2c4fa0;
L_0xaaaac29a14d0 .concat [ 4 60 0 0], v0xaaaac2973f50_0, L_0xffffab2c4fe8;
L_0xaaaac29a15c0 .arith/div 64, L_0xaaaac29a14d0, L_0xffffab2c5030;
L_0xaaaac29a1780 .cmp/gt 32, v0xaaaac2972570_0, L_0xffffab2c5078;
L_0xaaaac29a18c0 .cmp/eq 32, v0xaaaac2973630_0, L_0xffffab2c50c0;
L_0xaaaac29a3f20 .arith/sub 64, v0xaaaac2973550_0, v0xaaaac2972f30_0;
L_0xaaaac29a4030 .arith/sub 64, L_0xaaaac29a3f20, v0xaaaac29730b0_0;
L_0xaaaac29a4170 .functor MUXZ 64, L_0xffffab2c54f8, L_0xaaaac29a4030, L_0xaaaac29a1390, C4<>;
S_0xaaaac296c200 .scope module, "prim_calc_1" "prim_calc" 6 96, 7 3 0, S_0xaaaac296bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
P_0xaaaac296c400 .param/l "prim_latency" 1 7 11, +C4<00000000000000000000000000000100>;
L_0xffffab2c51e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaac29a1e70 .functor AND 64, L_0xaaaac29a15c0, L_0xffffab2c51e0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaac29a1fd0 .functor OR 1, L_0xaaaac29a1cd0, L_0xaaaac29a1ee0, C4<0>, C4<0>;
L_0xaaaac29a20e0 .functor AND 1, L_0xaaaac29a1af0, L_0xaaaac29a1fd0, C4<1>, C4<1>;
L_0xaaaac29a21f0 .functor AND 1, L_0xaaaac29a20e0, L_0xaaaac29a1780, C4<1>, C4<1>;
L_0xaaaac29a2780 .functor AND 1, L_0xaaaac29a2640, L_0xaaaac29a1780, C4<1>, C4<1>;
L_0xaaaac29a2b30 .functor AND 1, L_0xaaaac29a2f40, L_0xaaaac29a1780, C4<1>, C4<1>;
L_0xaaaac29a3570 .functor NOT 1, L_0xaaaac29a21f0, C4<0>, C4<0>, C4<0>;
L_0xaaaac29a3910 .functor AND 1, L_0xaaaac29a3570, L_0xaaaac29a1780, C4<1>, C4<1>;
L_0xaaaac29a3c80 .functor OR 1, L_0xaaaac29a3a20, L_0xaaaac29a3910, C4<0>, C4<0>;
v0xaaaac296c690_0 .var "BM", 63 0;
v0xaaaac296c790_0 .var "BM_next", 63 0;
v0xaaaac296c870_0 .var "M", 63 0;
v0xaaaac296c960_0 .var "M_next", 63 0;
v0xaaaac296ca40_0 .var "N", 63 0;
v0xaaaac296cb70_0 .var "N_next", 63 0;
v0xaaaac296cc50_0 .var "PS", 63 0;
v0xaaaac296cd30_0 .var "PS_next", 63 0;
v0xaaaac296ce10_0 .var "S", 63 0;
v0xaaaac296cef0_0 .var "S_next", 63 0;
v0xaaaac296cfd0_0 .net *"_ivl_0", 63 0, L_0xaaaac29a19b0;  1 drivers
L_0xffffab2c5198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac296d0b0_0 .net/2u *"_ivl_10", 31 0, L_0xffffab2c5198;  1 drivers
v0xaaaac296d190_0 .net *"_ivl_12", 0 0, L_0xaaaac29a1cd0;  1 drivers
v0xaaaac296d250_0 .net/2u *"_ivl_14", 63 0, L_0xffffab2c51e0;  1 drivers
v0xaaaac296d330_0 .net *"_ivl_16", 63 0, L_0xaaaac29a1e70;  1 drivers
v0xaaaac296d410_0 .net *"_ivl_19", 0 0, L_0xaaaac29a1ee0;  1 drivers
v0xaaaac296d4d0_0 .net *"_ivl_21", 0 0, L_0xaaaac29a1fd0;  1 drivers
v0xaaaac296d590_0 .net *"_ivl_23", 0 0, L_0xaaaac29a20e0;  1 drivers
v0xaaaac296d650_0 .net/2u *"_ivl_26", 63 0, L_0xaaaac29a22e0;  1 drivers
L_0xffffab2c5228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296d730_0 .net/2u *"_ivl_29", 31 0, L_0xffffab2c5228;  1 drivers
L_0xffffab2c5108 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296d810_0 .net *"_ivl_3", 61 0, L_0xffffab2c5108;  1 drivers
v0xaaaac296d8f0_0 .net *"_ivl_30", 63 0, L_0xaaaac29a23d0;  1 drivers
L_0xffffab2c5270 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296d9d0_0 .net *"_ivl_33", 61 0, L_0xffffab2c5270;  1 drivers
v0xaaaac296dab0_0 .net *"_ivl_34", 63 0, L_0xaaaac29a2500;  1 drivers
v0xaaaac296db90_0 .net *"_ivl_36", 0 0, L_0xaaaac29a2640;  1 drivers
v0xaaaac296dc50_0 .net *"_ivl_4", 0 0, L_0xaaaac29a1af0;  1 drivers
v0xaaaac296dd10_0 .net *"_ivl_40", 31 0, L_0xaaaac29a28d0;  1 drivers
L_0xffffab2c52b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296ddf0_0 .net *"_ivl_43", 29 0, L_0xffffab2c52b8;  1 drivers
L_0xffffab2c5300 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac296ded0_0 .net/2u *"_ivl_44", 31 0, L_0xffffab2c5300;  1 drivers
v0xaaaac296dfb0_0 .net *"_ivl_46", 0 0, L_0xaaaac29a2970;  1 drivers
v0xaaaac296e070_0 .net *"_ivl_48", 63 0, L_0xaaaac29a2ba0;  1 drivers
v0xaaaac296e150_0 .net *"_ivl_50", 62 0, L_0xaaaac29a2a90;  1 drivers
L_0xffffab2c5348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaac296e230_0 .net *"_ivl_52", 0 0, L_0xffffab2c5348;  1 drivers
v0xaaaac296e520_0 .net *"_ivl_54", 63 0, L_0xaaaac29a2d10;  1 drivers
v0xaaaac296e600_0 .net *"_ivl_58", 0 0, L_0xaaaac29a2f40;  1 drivers
v0xaaaac296e6c0_0 .net *"_ivl_6", 31 0, L_0xaaaac29a1be0;  1 drivers
v0xaaaac296e7a0_0 .net *"_ivl_61", 0 0, L_0xaaaac29a2b30;  1 drivers
v0xaaaac296e860_0 .net *"_ivl_62", 31 0, L_0xaaaac29a3160;  1 drivers
L_0xffffab2c5390 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296e940_0 .net *"_ivl_65", 29 0, L_0xffffab2c5390;  1 drivers
v0xaaaac296ea20_0 .net *"_ivl_67", 31 0, L_0xaaaac29a3250;  1 drivers
v0xaaaac296eb00_0 .net *"_ivl_68", 31 0, L_0xaaaac29a33e0;  1 drivers
L_0xffffab2c53d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296ebe0_0 .net *"_ivl_71", 29 0, L_0xffffab2c53d8;  1 drivers
L_0xffffab2c5420 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaac296ecc0_0 .net/2u *"_ivl_72", 31 0, L_0xffffab2c5420;  1 drivers
v0xaaaac296eda0_0 .net *"_ivl_74", 31 0, L_0xaaaac29a34d0;  1 drivers
v0xaaaac296ee80_0 .net *"_ivl_76", 31 0, L_0xaaaac29a3340;  1 drivers
v0xaaaac296ef60_0 .net *"_ivl_81", 3 0, L_0xaaaac29a3680;  1 drivers
L_0xffffab2c5468 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaac296f040_0 .net/2u *"_ivl_82", 31 0, L_0xffffab2c5468;  1 drivers
v0xaaaac296f120_0 .net *"_ivl_84", 0 0, L_0xaaaac29a3a20;  1 drivers
v0xaaaac296f1e0_0 .net *"_ivl_86", 0 0, L_0xaaaac29a3570;  1 drivers
v0xaaaac296f2c0_0 .net *"_ivl_89", 0 0, L_0xaaaac29a3910;  1 drivers
L_0xffffab2c5150 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296f380_0 .net *"_ivl_9", 29 0, L_0xffffab2c5150;  1 drivers
L_0xffffab2c54b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaac296f460_0 .net/2u *"_ivl_92", 63 0, L_0xffffab2c54b0;  1 drivers
v0xaaaac296f540_0 .net "base10", 63 0, L_0xaaaac29a3820;  1 drivers
v0xaaaac296f620_0 .net "block_size_in", 63 0, L_0xaaaac29a15c0;  alias, 1 drivers
v0xaaaac296f700_0 .net "clock", 0 0, v0xaaaac29759f0_0;  alias, 1 drivers
v0xaaaac296f9b0_0 .net "cur_base_in", 63 0, v0xaaaac2972040_0;  1 drivers
v0xaaaac296fa90_0 .net "cur_base_valid", 0 0, L_0xaaaac29a1780;  alias, 1 drivers
v0xaaaac296fb50_0 .net "input_valid", 0 0, v0xaaaac2972400_0;  1 drivers
v0xaaaac296fc10_0 .var/2u "k", 31 0;
v0xaaaac296fcf0_0 .net/2u "k_bound", 31 0, L_0xaaaac29a2e50;  1 drivers
v0xaaaac296fdd0_0 .var "lb_r", 63 0;
v0xaaaac296feb0_0 .var "lb_r_next", 63 0;
v0xaaaac296ff90_0 .var/2u "pow_m", 31 0;
v0xaaaac2970070_0 .net "prim_en", 0 0, L_0xaaaac29a21f0;  1 drivers
v0xaaaac2970130_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaac2970620_0 .net "prim_sub_out", 63 0, L_0xaaaac29a3de0;  alias, 1 drivers
v0xaaaac2970700_0 .net "prim_sub_out_valid", 0 0, L_0xaaaac29a3c80;  alias, 1 drivers
v0xaaaac29707c0_0 .net "r", 1 0, v0xaaaac2973320_0;  1 drivers
v0xaaaac29708a0_0 .var "rep_base", 63 0;
v0xaaaac2970980_0 .net "rep_base_valid", 0 0, L_0xaaaac29a2780;  1 drivers
v0xaaaac2970a40_0 .net "reset", 0 0, v0xaaaac2976200_0;  alias, 1 drivers
v0xaaaac2970ae0_0 .net "ub_in", 63 0, v0xaaaac29738b0_0;  1 drivers
v0xaaaac2970bc0_0 .var "ub_r", 63 0;
v0xaaaac2970ca0_0 .var "ub_r_next", 63 0;
E_0xaaaac296c5d0/0 .event edge, v0xaaaac29707c0_0, v0xaaaac296f540_0, v0xaaaac2970ae0_0, v0xaaaac29708a0_0;
E_0xaaaac296c5d0/1 .event edge, v0xaaaac296fdd0_0, v0xaaaac2970bc0_0, v0xaaaac296ce10_0, v0xaaaac296ca40_0;
E_0xaaaac296c5d0/2 .event edge, v0xaaaac296f9b0_0, v0xaaaac296c690_0, v0xaaaac296c870_0;
E_0xaaaac296c5d0 .event/or E_0xaaaac296c5d0/0, E_0xaaaac296c5d0/1, E_0xaaaac296c5d0/2;
L_0xaaaac29a19b0 .concat [ 2 62 0 0], v0xaaaac2973320_0, L_0xffffab2c5108;
L_0xaaaac29a1af0 .cmp/gt 64, L_0xaaaac29a15c0, L_0xaaaac29a19b0;
L_0xaaaac29a1be0 .concat [ 2 30 0 0], v0xaaaac2973320_0, L_0xffffab2c5150;
L_0xaaaac29a1cd0 .cmp/eq 32, L_0xaaaac29a1be0, L_0xffffab2c5198;
L_0xaaaac29a1ee0 .reduce/nor L_0xaaaac29a1e70;
L_0xaaaac29a22e0 .concat [ 32 32 0 0], v0xaaaac296fc10_0, L_0xffffab2c5228;
L_0xaaaac29a23d0 .concat [ 2 62 0 0], v0xaaaac2973320_0, L_0xffffab2c5270;
L_0xaaaac29a2500 .arith/div 64, L_0xaaaac29a15c0, L_0xaaaac29a23d0;
L_0xaaaac29a2640 .cmp/gt 64, L_0xaaaac29a22e0, L_0xaaaac29a2500;
L_0xaaaac29a28d0 .concat [ 2 30 0 0], v0xaaaac2973320_0, L_0xffffab2c52b8;
L_0xaaaac29a2970 .cmp/eq 32, L_0xaaaac29a28d0, L_0xffffab2c5300;
L_0xaaaac29a2a90 .part L_0xaaaac29a15c0, 1, 63;
L_0xaaaac29a2ba0 .concat [ 63 1 0 0], L_0xaaaac29a2a90, L_0xffffab2c5348;
L_0xaaaac29a2d10 .functor MUXZ 64, L_0xaaaac29a2ba0, L_0xaaaac29a15c0, L_0xaaaac29a2970, C4<>;
L_0xaaaac29a2e50 .cast/2 32, L_0xaaaac29a2d10;
L_0xaaaac29a2f40 .cmp/ge 32, L_0xaaaac29a2e50, v0xaaaac296fc10_0;
L_0xaaaac29a3160 .concat [ 2 30 0 0], v0xaaaac2973320_0, L_0xffffab2c5390;
L_0xaaaac29a3250 .arith/mult 32, v0xaaaac296fc10_0, L_0xaaaac29a3160;
L_0xaaaac29a33e0 .concat [ 2 30 0 0], v0xaaaac2973320_0, L_0xffffab2c53d8;
L_0xaaaac29a34d0 .arith/sub 32, L_0xaaaac29a33e0, L_0xffffab2c5420;
L_0xaaaac29a3340 .functor MUXZ 32, L_0xaaaac29a34d0, L_0xaaaac29a3250, L_0xaaaac29a2b30, C4<>;
L_0xaaaac29a3820 .ufunc/vec4 TD_$unit.pow10, 64, L_0xaaaac29a3680 (v0xaaaac282eac0_0) S_0xaaaac28f37f0;
L_0xaaaac29a3680 .part L_0xaaaac29a3340, 0, 4;
L_0xaaaac29a3a20 .cmp/eq 32, v0xaaaac2970130_0, L_0xffffab2c5468;
L_0xaaaac29a3de0 .functor MUXZ 64, L_0xffffab2c54b0, v0xaaaac296cc50_0, L_0xaaaac29a21f0, C4<>;
S_0xaaaac2973d20 .scope module, "get_digs_0" "get_digs" 5 12, 8 3 0, S_0xaaaac292c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaaac2973f50_0 .var "digs_out", 3 0;
v0xaaaac2974030_0 .net "n_in", 63 0, v0xaaaac2975fc0_0;  alias, 1 drivers
E_0xaaaac2973ed0 .event edge, v0xaaaac2932a80_0;
S_0xaaaac2974150 .scope module, "pref" "pref_lookup" 5 100, 8 25 0, S_0xaaaac292c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaaac29743f0_0 .net "idx", 3 0, L_0xaaaac29a4ac0;  1 drivers
v0xaaaac29744f0_0 .var "value", 63 0;
E_0xaaaac2974370 .event edge, v0xaaaac29743f0_0;
S_0xaaaac29754a0 .scope task, "load_bounds" "load_bounds" 4 10, 4 10 0, S_0xaaaac2907100;
 .timescale 0 0;
v0xaaaac2975710_0 .var/2u "end_bound", 63 0;
v0xaaaac2975810_0 .var/2u "start_bound", 63 0;
E_0xaaaac2975650 .event negedge, v0xaaaac292fe90_0;
E_0xaaaac29756b0 .event posedge, v0xaaaac2974980_0;
TD_aoc2_tb.load_bounds ;
    %load/vec4 v0xaaaac2975710_0;
    %store/vec4 v0xaaaac2975fc0_0, 0, 64;
    %wait E_0xaaaac29756b0;
    %wait E_0xaaaac2975650;
    %load/vec4 v0xaaaac2975ab0_0;
    %cast2;
    %store/vec4 v0xaaaac2975e00_0, 0, 64;
    %wait E_0xaaaac2975650;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaac2975650;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %wait E_0xaaaac2975650;
    %load/vec4 v0xaaaac2975810_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac2975fc0_0, 0, 64;
    %wait E_0xaaaac29756b0;
    %load/vec4 v0xaaaac2975ab0_0;
    %cast2;
    %store/vec4 v0xaaaac29762a0_0, 0, 64;
    %wait E_0xaaaac2975650;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.16, 5;
    %jmp/1 T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaac2975650;
    %jmp T_1.15;
T_1.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %wait E_0xaaaac2975650;
    %load/vec4 v0xaaaac2975e00_0;
    %load/vec4 v0xaaaac29762a0_0;
    %sub;
    %cast2;
    %store/vec4 v0xaaaac2976380_0, 0, 64;
    %end;
    .scope S_0xaaaac292cea0;
T_2 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2930bd0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac29300f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2930a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29301b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2930530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaac29301b0_0;
    %load/vec4 v0xaaaac2930290_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac2930030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaac29301b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29301b0_0, 0;
    %load/vec4 v0xaaaac292fcd0_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2930530_0, 0;
    %load/vec4 v0xaaaac2930530_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2930a30_0;
    %add;
    %assign/vec4 v0xaaaac2930a30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaac292cea0;
T_3 ;
Ewait_0 .event/or E_0xaaaac2923180, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaac2930950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0xaaaac292fcd0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaac2930450_0, 0, 64;
    %load/vec4 v0xaaaac2930c90_0;
    %load/vec4 v0xaaaac2930a30_0;
    %div;
    %store/vec4 v0xaaaac2930e50_0, 0, 64;
    %load/vec4 v0xaaaac2930370_0;
    %load/vec4 v0xaaaac2930d70_0;
    %add;
    %store/vec4 v0xaaaac292d890_0, 0, 64;
    %load/vec4 v0xaaaac2930d70_0;
    %load/vec4 v0xaaaac2930370_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac292d510_0, 0, 64;
    %load/vec4 v0xaaaac292d7b0_0;
    %load/vec4 v0xaaaac292d3e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2922f10_0, 0, 64;
    %load/vec4 v0xaaaac292ff50_0;
    %load/vec4 v0xaaaac2930a30_0;
    %mul;
    %store/vec4 v0xaaaac2819b90_0, 0, 64;
    %load/vec4 v0xaaaac2930370_0;
    %load/vec4 v0xaaaac2930d70_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0xaaaac28169b0_0;
    %load/vec4 v0xaaaac280b780_0;
    %mul;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0xaaaac292d6d0_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaac292cea0;
T_4 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2930bd0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac29300f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2930d70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2930370_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac292d7b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac292d3e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac280b780_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac28169b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac292d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29306d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaac2930b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaac2930e50_0;
    %assign/vec4 v0xaaaac2930d70_0, 0;
    %load/vec4 v0xaaaac2930450_0;
    %assign/vec4 v0xaaaac2930370_0, 0;
    %load/vec4 v0xaaaac292d890_0;
    %assign/vec4 v0xaaaac292d7b0_0, 0;
    %load/vec4 v0xaaaac292d510_0;
    %assign/vec4 v0xaaaac292d3e0_0, 0;
    %load/vec4 v0xaaaac2922f10_0;
    %assign/vec4 v0xaaaac280b780_0, 0;
    %load/vec4 v0xaaaac2819b90_0;
    %assign/vec4 v0xaaaac28169b0_0, 0;
    %load/vec4 v0xaaaac292d6d0_0;
    %assign/vec4 v0xaaaac292d5f0_0, 0;
    %load/vec4 v0xaaaac29306d0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaaac29306d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29306d0_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaac292cb30;
T_5 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2933470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29321f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2932700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2932b60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaac2932700_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0xaaaac2932700_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2932700_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2932700_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2932090_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2932b60_0, 0;
    %load/vec4 v0xaaaac2932b60_0;
    %pad/u 64;
    %load/vec4 v0xaaaac29321f0_0;
    %add;
    %assign/vec4 v0xaaaac29321f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaac292cb30;
T_6 ;
Ewait_1 .event/or E_0xaaaac2922e80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaac2932090_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2932090_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaaac29328c0_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2932090_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac2933970_0, 0, 64;
    %load/vec4 v0xaaaac2932a80_0;
    %load/vec4 v0xaaaac29321f0_0;
    %div;
    %store/vec4 v0xaaaac2933a30_0, 0, 64;
    %load/vec4 v0xaaaac2933970_0;
    %load/vec4 v0xaaaac2933a30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0xaaaac2933970_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0xaaaac2933a30_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0xaaaac2933b10_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaac292cb30;
T_7 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2933470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29327e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2933880_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaac29328c0_0;
    %assign/vec4 v0xaaaac29327e0_0, 0;
    %load/vec4 v0xaaaac2933b10_0;
    %assign/vec4 v0xaaaac2933880_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaac292cb30;
T_8 ;
Ewait_2 .event/or E_0xaaaac2738e70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaac29327e0_0;
    %load/vec4 v0xaaaac2933880_0;
    %add;
    %store/vec4 v0xaaaac2931530_0, 0, 64;
    %load/vec4 v0xaaaac2933880_0;
    %load/vec4 v0xaaaac29327e0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2931370_0, 0, 64;
    %load/vec4 v0xaaaac2931450_0;
    %load/vec4 v0xaaaac29312b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac29311d0_0, 0, 64;
    %load/vec4 v0xaaaac29321f0_0;
    %load/vec4 v0xaaaac29310d0_0;
    %mul;
    %store/vec4 v0xaaaac29336e0_0, 0, 64;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaac292cb30;
T_9 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2933470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2933540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2931450_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29312b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29310d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2933600_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaac29322c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaac29336e0_0;
    %assign/vec4 v0xaaaac2933540_0, 0;
    %load/vec4 v0xaaaac2931530_0;
    %assign/vec4 v0xaaaac2931450_0, 0;
    %load/vec4 v0xaaaac2931370_0;
    %assign/vec4 v0xaaaac29312b0_0, 0;
    %load/vec4 v0xaaaac29311d0_0;
    %assign/vec4 v0xaaaac29310d0_0, 0;
    %load/vec4 v0xaaaac2933600_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0xaaaac2933600_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2933600_0, 0;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaac292cb30;
T_10 ;
Ewait_3 .event/or E_0xaaaac27616f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaac2932c40_0;
    %store/vec4 v0xaaaac2932d20_0, 0, 2;
    %load/vec4 v0xaaaac2932590_0;
    %store/vec4 v0xaaaac2932660_0, 0, 1;
    %load/vec4 v0xaaaac29332e0_0;
    %store/vec4 v0xaaaac29333b0_0, 0, 2;
    %load/vec4 v0xaaaac29322c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaaaac2932c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2932d20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2932660_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac29333b0_0, 0, 2;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0xaaaac2933210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2932d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2932660_0, 0, 1;
T_10.7 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xaaaac2932590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2932660_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac29333b0_0, 0, 2;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0xaaaac2933210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac2932d20_0, 0, 2;
T_10.11 ;
T_10.10 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaac292cb30;
T_11 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2933470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac2932590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2932c40_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac2933070_0, 0;
    %assign/vec4 v0xaaaac2932ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac2933150_0, 0;
    %assign/vec4 v0xaaaac2932fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac29332e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaac2932660_0;
    %assign/vec4 v0xaaaac2932590_0, 0;
    %load/vec4 v0xaaaac2932d20_0;
    %assign/vec4 v0xaaaac2932c40_0, 0;
    %load/vec4 v0xaaaac29333b0_0;
    %assign/vec4 v0xaaaac29332e0_0, 0;
    %load/vec4 v0xaaaac2933210_0;
    %load/vec4 v0xaaaac2932590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xaaaac2932c40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2932fb0_0, 0;
    %load/vec4 v0xaaaac2932e00_0;
    %assign/vec4 v0xaaaac2932ef0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaaac2932c40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2933150_0, 0;
    %load/vec4 v0xaaaac2932e00_0;
    %assign/vec4 v0xaaaac2933070_0, 0;
T_11.6 ;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaac2934510;
T_12 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2938b40_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac2937c50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29389a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2937d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2938090_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaac2937d10_0;
    %load/vec4 v0xaaaac2937df0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac2937b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaac2937d10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2937d10_0, 0;
    %load/vec4 v0xaaaac2937850_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2938090_0, 0;
    %load/vec4 v0xaaaac2938090_0;
    %pad/u 64;
    %load/vec4 v0xaaaac29389a0_0;
    %add;
    %assign/vec4 v0xaaaac29389a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaac2934510;
T_13 ;
Ewait_4 .event/or E_0xaaaac29348e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaac29388c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0xaaaac2937850_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0xaaaac2937fb0_0, 0, 64;
    %load/vec4 v0xaaaac2938c30_0;
    %load/vec4 v0xaaaac29389a0_0;
    %div;
    %store/vec4 v0xaaaac2938df0_0, 0, 64;
    %load/vec4 v0xaaaac2937ed0_0;
    %load/vec4 v0xaaaac2938d10_0;
    %add;
    %store/vec4 v0xaaaac2935200_0, 0, 64;
    %load/vec4 v0xaaaac2938d10_0;
    %load/vec4 v0xaaaac2937ed0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2934e80_0, 0, 64;
    %load/vec4 v0xaaaac2935120_0;
    %load/vec4 v0xaaaac2934d50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2934c70_0, 0, 64;
    %load/vec4 v0xaaaac2937ab0_0;
    %load/vec4 v0xaaaac29389a0_0;
    %mul;
    %store/vec4 v0xaaaac2934aa0_0, 0, 64;
    %load/vec4 v0xaaaac2937ed0_0;
    %load/vec4 v0xaaaac2938d10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0xaaaac29349a0_0;
    %load/vec4 v0xaaaac2934b80_0;
    %mul;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0xaaaac2935040_0, 0, 64;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaaac2934510;
T_14 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2938b40_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac2937c50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2938d10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2937ed0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2935120_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2934d50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2934b80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29349a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2934f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2938230_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaac2938a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaac2938df0_0;
    %assign/vec4 v0xaaaac2938d10_0, 0;
    %load/vec4 v0xaaaac2937fb0_0;
    %assign/vec4 v0xaaaac2937ed0_0, 0;
    %load/vec4 v0xaaaac2935200_0;
    %assign/vec4 v0xaaaac2935120_0, 0;
    %load/vec4 v0xaaaac2934e80_0;
    %assign/vec4 v0xaaaac2934d50_0, 0;
    %load/vec4 v0xaaaac2934c70_0;
    %assign/vec4 v0xaaaac2934b80_0, 0;
    %load/vec4 v0xaaaac2934aa0_0;
    %assign/vec4 v0xaaaac29349a0_0, 0;
    %load/vec4 v0xaaaac2935040_0;
    %assign/vec4 v0xaaaac2934f60_0, 0;
    %load/vec4 v0xaaaac2938230_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %load/vec4 v0xaaaac2938230_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2938230_0, 0;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaac2933f80;
T_15 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac293b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293a1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac293a6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac293ab10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaac293a6b0_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0xaaaac293a6b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac293a6b0_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac293a6b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaac293a080_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac293ab10_0, 0;
    %load/vec4 v0xaaaac293ab10_0;
    %pad/u 64;
    %load/vec4 v0xaaaac293a1e0_0;
    %add;
    %assign/vec4 v0xaaaac293a1e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaac2933f80;
T_16 ;
Ewait_5 .event/or E_0xaaaac2934490, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0xaaaac293a080_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac293a080_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0xaaaac293a870_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac293a080_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac293b8f0_0, 0, 64;
    %load/vec4 v0xaaaac293aa40_0;
    %load/vec4 v0xaaaac293a1e0_0;
    %div;
    %store/vec4 v0xaaaac293b9b0_0, 0, 64;
    %load/vec4 v0xaaaac293b8f0_0;
    %load/vec4 v0xaaaac293b9b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0xaaaac293b8f0_0;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v0xaaaac293b9b0_0;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %store/vec4 v0xaaaac293ba90_0, 0, 64;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaaac2933f80;
T_17 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac293b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293a790_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293b800_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaac293a870_0;
    %assign/vec4 v0xaaaac293a790_0, 0;
    %load/vec4 v0xaaaac293ba90_0;
    %assign/vec4 v0xaaaac293b800_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaac2933f80;
T_18 ;
Ewait_6 .event/or E_0xaaaac2934410, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaac293a790_0;
    %load/vec4 v0xaaaac293b800_0;
    %add;
    %store/vec4 v0xaaaac2939520_0, 0, 64;
    %load/vec4 v0xaaaac293b800_0;
    %load/vec4 v0xaaaac293a790_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2939310_0, 0, 64;
    %load/vec4 v0xaaaac29393f0_0;
    %load/vec4 v0xaaaac2939250_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2939170_0, 0, 64;
    %load/vec4 v0xaaaac293a1e0_0;
    %load/vec4 v0xaaaac2939070_0;
    %mul;
    %store/vec4 v0xaaaac293b660_0, 0, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xaaaac2933f80;
T_19 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac293b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293b4a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29393f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2939250_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2939070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac293b580_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaac293a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xaaaac293b660_0;
    %assign/vec4 v0xaaaac293b4a0_0, 0;
    %load/vec4 v0xaaaac2939520_0;
    %assign/vec4 v0xaaaac29393f0_0, 0;
    %load/vec4 v0xaaaac2939310_0;
    %assign/vec4 v0xaaaac2939250_0, 0;
    %load/vec4 v0xaaaac2939170_0;
    %assign/vec4 v0xaaaac2939070_0, 0;
    %load/vec4 v0xaaaac293b580_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0xaaaac293b580_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac293b580_0, 0;
T_19.4 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaac2933f80;
T_20 ;
Ewait_7 .event/or E_0xaaaac29343a0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaac293abd0_0;
    %store/vec4 v0xaaaac293acb0_0, 0, 2;
    %load/vec4 v0xaaaac293a540_0;
    %store/vec4 v0xaaaac293a610_0, 0, 1;
    %load/vec4 v0xaaaac293b270_0;
    %store/vec4 v0xaaaac293b340_0, 0, 2;
    %load/vec4 v0xaaaac293a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0xaaaac293abd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac293acb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac293a610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac293b340_0, 0, 2;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0xaaaac293b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac293acb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac293a610_0, 0, 1;
T_20.7 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0xaaaac293a540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac293a610_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac293b340_0, 0, 2;
    %jmp T_20.10;
T_20.9 ;
    %load/vec4 v0xaaaac293b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac293acb0_0, 0, 2;
T_20.11 ;
T_20.10 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaac2933f80;
T_21 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac293b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac293a540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac293abd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac293b000_0, 0;
    %assign/vec4 v0xaaaac293ae80_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac293b0e0_0, 0;
    %assign/vec4 v0xaaaac293af40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac293b270_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaac293a610_0;
    %assign/vec4 v0xaaaac293a540_0, 0;
    %load/vec4 v0xaaaac293acb0_0;
    %assign/vec4 v0xaaaac293abd0_0, 0;
    %load/vec4 v0xaaaac293b340_0;
    %assign/vec4 v0xaaaac293b270_0, 0;
    %load/vec4 v0xaaaac293b1a0_0;
    %load/vec4 v0xaaaac293a540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaaac293abd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac293af40_0, 0;
    %load/vec4 v0xaaaac293ad90_0;
    %assign/vec4 v0xaaaac293ae80_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0xaaaac293abd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac293b0e0_0, 0;
    %load/vec4 v0xaaaac293ad90_0;
    %assign/vec4 v0xaaaac293b000_0, 0;
T_21.6 ;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaac293c4a0;
T_22 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2940ad0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac293fbe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2940930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac293fca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2940020_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaac293fca0_0;
    %load/vec4 v0xaaaac293fd80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac293fb20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xaaaac293fca0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac293fca0_0, 0;
    %load/vec4 v0xaaaac293f7e0_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2940020_0, 0;
    %load/vec4 v0xaaaac2940020_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2940930_0;
    %add;
    %assign/vec4 v0xaaaac2940930_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaaac293c4a0;
T_23 ;
Ewait_8 .event/or E_0xaaaac293c870, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0xaaaac2940850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0xaaaac293f7e0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0xaaaac293ff40_0, 0, 64;
    %load/vec4 v0xaaaac2940c00_0;
    %load/vec4 v0xaaaac2940930_0;
    %div;
    %store/vec4 v0xaaaac2940dc0_0, 0, 64;
    %load/vec4 v0xaaaac293fe60_0;
    %load/vec4 v0xaaaac2940ce0_0;
    %add;
    %store/vec4 v0xaaaac293d190_0, 0, 64;
    %load/vec4 v0xaaaac2940ce0_0;
    %load/vec4 v0xaaaac293fe60_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac293ce10_0, 0, 64;
    %load/vec4 v0xaaaac293d0b0_0;
    %load/vec4 v0xaaaac293cce0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac293cc00_0, 0, 64;
    %load/vec4 v0xaaaac293fa40_0;
    %load/vec4 v0xaaaac2940930_0;
    %mul;
    %store/vec4 v0xaaaac293ca30_0, 0, 64;
    %load/vec4 v0xaaaac293fe60_0;
    %load/vec4 v0xaaaac2940ce0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0xaaaac293c930_0;
    %load/vec4 v0xaaaac293cb10_0;
    %mul;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0xaaaac293cfd0_0, 0, 64;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaac293c4a0;
T_24 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2940ad0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac293fbe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2940ce0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293fe60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293d0b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293cce0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293cb10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293c930_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac293cef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29401c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaac2940a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaac2940dc0_0;
    %assign/vec4 v0xaaaac2940ce0_0, 0;
    %load/vec4 v0xaaaac293ff40_0;
    %assign/vec4 v0xaaaac293fe60_0, 0;
    %load/vec4 v0xaaaac293d190_0;
    %assign/vec4 v0xaaaac293d0b0_0, 0;
    %load/vec4 v0xaaaac293ce10_0;
    %assign/vec4 v0xaaaac293cce0_0, 0;
    %load/vec4 v0xaaaac293cc00_0;
    %assign/vec4 v0xaaaac293cb10_0, 0;
    %load/vec4 v0xaaaac293ca30_0;
    %assign/vec4 v0xaaaac293c930_0, 0;
    %load/vec4 v0xaaaac293cfd0_0;
    %assign/vec4 v0xaaaac293cef0_0, 0;
    %load/vec4 v0xaaaac29401c0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_24.4, 5;
    %load/vec4 v0xaaaac29401c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29401c0_0, 0;
T_24.4 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaac293bf10;
T_25 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29433f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29421f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2942720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2942b40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaac2942720_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0xaaaac2942720_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2942720_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2942720_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2942090_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2942b40_0, 0;
    %load/vec4 v0xaaaac2942b40_0;
    %pad/u 64;
    %load/vec4 v0xaaaac29421f0_0;
    %add;
    %assign/vec4 v0xaaaac29421f0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaac293bf10;
T_26 ;
Ewait_9 .event/or E_0xaaaac293c420, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0xaaaac2942090_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2942090_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0xaaaac29428e0_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2942090_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac29438e0_0, 0, 64;
    %load/vec4 v0xaaaac2942a80_0;
    %load/vec4 v0xaaaac29421f0_0;
    %div;
    %store/vec4 v0xaaaac29439a0_0, 0, 64;
    %load/vec4 v0xaaaac29438e0_0;
    %load/vec4 v0xaaaac29439a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_26.2, 8;
    %load/vec4 v0xaaaac29438e0_0;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %load/vec4 v0xaaaac29439a0_0;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %store/vec4 v0xaaaac2943a80_0, 0, 64;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xaaaac293bf10;
T_27 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29433f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2942800_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29437f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xaaaac29428e0_0;
    %assign/vec4 v0xaaaac2942800_0, 0;
    %load/vec4 v0xaaaac2943a80_0;
    %assign/vec4 v0xaaaac29437f0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaaac293bf10;
T_28 ;
Ewait_10 .event/or E_0xaaaac293c3a0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaaac2942800_0;
    %load/vec4 v0xaaaac29437f0_0;
    %add;
    %store/vec4 v0xaaaac29414a0_0, 0, 64;
    %load/vec4 v0xaaaac29437f0_0;
    %load/vec4 v0xaaaac2942800_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac29412e0_0, 0, 64;
    %load/vec4 v0xaaaac29413c0_0;
    %load/vec4 v0xaaaac2941220_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2941140_0, 0, 64;
    %load/vec4 v0xaaaac29421f0_0;
    %load/vec4 v0xaaaac2941040_0;
    %mul;
    %store/vec4 v0xaaaac2943650_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaac293bf10;
T_29 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29433f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2943490_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29413c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2941220_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2941040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2943570_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaac29422c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaaac2943650_0;
    %assign/vec4 v0xaaaac2943490_0, 0;
    %load/vec4 v0xaaaac29414a0_0;
    %assign/vec4 v0xaaaac29413c0_0, 0;
    %load/vec4 v0xaaaac29412e0_0;
    %assign/vec4 v0xaaaac2941220_0, 0;
    %load/vec4 v0xaaaac2941140_0;
    %assign/vec4 v0xaaaac2941040_0, 0;
    %load/vec4 v0xaaaac2943570_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0xaaaac2943570_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2943570_0, 0;
T_29.4 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaac293bf10;
T_30 ;
Ewait_11 .event/or E_0xaaaac293c330, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaaac2942c20_0;
    %store/vec4 v0xaaaac2942d00_0, 0, 2;
    %load/vec4 v0xaaaac29425b0_0;
    %store/vec4 v0xaaaac2942680_0, 0, 1;
    %load/vec4 v0xaaaac2943260_0;
    %store/vec4 v0xaaaac2943330_0, 0, 2;
    %load/vec4 v0xaaaac29422c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0xaaaac2942c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.6;
T_30.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2942d00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2942680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2943330_0, 0, 2;
    %jmp T_30.6;
T_30.3 ;
    %load/vec4 v0xaaaac29431c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2942d00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2942680_0, 0, 1;
T_30.7 ;
    %jmp T_30.6;
T_30.4 ;
    %load/vec4 v0xaaaac29425b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2942680_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2943330_0, 0, 2;
    %jmp T_30.10;
T_30.9 ;
    %load/vec4 v0xaaaac29431c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac2942d00_0, 0, 2;
T_30.11 ;
T_30.10 ;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xaaaac293bf10;
T_31 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29433f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac29425b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2942c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac2943020_0, 0;
    %assign/vec4 v0xaaaac2942ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac2943100_0, 0;
    %assign/vec4 v0xaaaac2942f60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2943260_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaac2942680_0;
    %assign/vec4 v0xaaaac29425b0_0, 0;
    %load/vec4 v0xaaaac2942d00_0;
    %assign/vec4 v0xaaaac2942c20_0, 0;
    %load/vec4 v0xaaaac2943330_0;
    %assign/vec4 v0xaaaac2943260_0, 0;
    %load/vec4 v0xaaaac29431c0_0;
    %load/vec4 v0xaaaac29425b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0xaaaac2942c20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2942f60_0, 0;
    %load/vec4 v0xaaaac2942de0_0;
    %assign/vec4 v0xaaaac2942ea0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0xaaaac2942c20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2943100_0, 0;
    %load/vec4 v0xaaaac2942de0_0;
    %assign/vec4 v0xaaaac2943020_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaaaac2944480;
T_32 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2948ab0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac2947bc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2948910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2947c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2948000_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaaac2947c80_0;
    %load/vec4 v0xaaaac2947d60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac2947b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0xaaaac2947c80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2947c80_0, 0;
    %load/vec4 v0xaaaac29477c0_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2948000_0, 0;
    %load/vec4 v0xaaaac2948000_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2948910_0;
    %add;
    %assign/vec4 v0xaaaac2948910_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaaac2944480;
T_33 ;
Ewait_12 .event/or E_0xaaaac2944850, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0xaaaac2948830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0xaaaac29477c0_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0xaaaac2947f20_0, 0, 64;
    %load/vec4 v0xaaaac2948b50_0;
    %load/vec4 v0xaaaac2948910_0;
    %div;
    %store/vec4 v0xaaaac2948d10_0, 0, 64;
    %load/vec4 v0xaaaac2947e40_0;
    %load/vec4 v0xaaaac2948c30_0;
    %add;
    %store/vec4 v0xaaaac2945170_0, 0, 64;
    %load/vec4 v0xaaaac2948c30_0;
    %load/vec4 v0xaaaac2947e40_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2944df0_0, 0, 64;
    %load/vec4 v0xaaaac2945090_0;
    %load/vec4 v0xaaaac2944cc0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2944be0_0, 0, 64;
    %load/vec4 v0xaaaac2947a20_0;
    %load/vec4 v0xaaaac2948910_0;
    %mul;
    %store/vec4 v0xaaaac2944a10_0, 0, 64;
    %load/vec4 v0xaaaac2947e40_0;
    %load/vec4 v0xaaaac2948c30_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0xaaaac2944910_0;
    %load/vec4 v0xaaaac2944af0_0;
    %mul;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v0xaaaac2944fb0_0, 0, 64;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaac2944480;
T_34 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2948ab0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac2947bc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2948c30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2947e40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2945090_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2944cc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2944af0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2944910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2944ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29481a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaac29489f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaaac2948d10_0;
    %assign/vec4 v0xaaaac2948c30_0, 0;
    %load/vec4 v0xaaaac2947f20_0;
    %assign/vec4 v0xaaaac2947e40_0, 0;
    %load/vec4 v0xaaaac2945170_0;
    %assign/vec4 v0xaaaac2945090_0, 0;
    %load/vec4 v0xaaaac2944df0_0;
    %assign/vec4 v0xaaaac2944cc0_0, 0;
    %load/vec4 v0xaaaac2944be0_0;
    %assign/vec4 v0xaaaac2944af0_0, 0;
    %load/vec4 v0xaaaac2944a10_0;
    %assign/vec4 v0xaaaac2944910_0, 0;
    %load/vec4 v0xaaaac2944fb0_0;
    %assign/vec4 v0xaaaac2944ed0_0, 0;
    %load/vec4 v0xaaaac29481a0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_34.4, 5;
    %load/vec4 v0xaaaac29481a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29481a0_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaac2943ef0;
T_35 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac294b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294a0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac294a5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac294aa00_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaac294a5e0_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.2, 5;
    %load/vec4 v0xaaaac294a5e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac294a5e0_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac294a5e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2949f50_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac294aa00_0, 0;
    %load/vec4 v0xaaaac294aa00_0;
    %pad/u 64;
    %load/vec4 v0xaaaac294a0b0_0;
    %add;
    %assign/vec4 v0xaaaac294a0b0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaac2943ef0;
T_36 ;
Ewait_13 .event/or E_0xaaaac2944400, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0xaaaac2949f50_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2949f50_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xaaaac294a7a0_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2949f50_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac294b800_0, 0, 64;
    %load/vec4 v0xaaaac294a940_0;
    %load/vec4 v0xaaaac294a0b0_0;
    %div;
    %store/vec4 v0xaaaac294b8c0_0, 0, 64;
    %load/vec4 v0xaaaac294b800_0;
    %load/vec4 v0xaaaac294b8c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_36.2, 8;
    %load/vec4 v0xaaaac294b800_0;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %load/vec4 v0xaaaac294b8c0_0;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %store/vec4 v0xaaaac294b9a0_0, 0, 64;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaaaac2943ef0;
T_37 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac294b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294a6c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294b710_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaaac294a7a0_0;
    %assign/vec4 v0xaaaac294a6c0_0, 0;
    %load/vec4 v0xaaaac294b9a0_0;
    %assign/vec4 v0xaaaac294b710_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaaac2943ef0;
T_38 ;
Ewait_14 .event/or E_0xaaaac2944380, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaaac294a6c0_0;
    %load/vec4 v0xaaaac294b710_0;
    %add;
    %store/vec4 v0xaaaac29493f0_0, 0, 64;
    %load/vec4 v0xaaaac294b710_0;
    %load/vec4 v0xaaaac294a6c0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2949230_0, 0, 64;
    %load/vec4 v0xaaaac2949310_0;
    %load/vec4 v0xaaaac2949170_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2949090_0, 0, 64;
    %load/vec4 v0xaaaac294a0b0_0;
    %load/vec4 v0xaaaac2948f90_0;
    %mul;
    %store/vec4 v0xaaaac294b570_0, 0, 64;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xaaaac2943ef0;
T_39 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac294b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294b3b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2949310_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2949170_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2948f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac294b490_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xaaaac294a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0xaaaac294b570_0;
    %assign/vec4 v0xaaaac294b3b0_0, 0;
    %load/vec4 v0xaaaac29493f0_0;
    %assign/vec4 v0xaaaac2949310_0, 0;
    %load/vec4 v0xaaaac2949230_0;
    %assign/vec4 v0xaaaac2949170_0, 0;
    %load/vec4 v0xaaaac2949090_0;
    %assign/vec4 v0xaaaac2948f90_0, 0;
    %load/vec4 v0xaaaac294b490_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.4, 5;
    %load/vec4 v0xaaaac294b490_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac294b490_0, 0;
T_39.4 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xaaaac2943ef0;
T_40 ;
Ewait_15 .event/or E_0xaaaac2944310, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaaac294aae0_0;
    %store/vec4 v0xaaaac294abc0_0, 0, 2;
    %load/vec4 v0xaaaac294a470_0;
    %store/vec4 v0xaaaac294a540_0, 0, 1;
    %load/vec4 v0xaaaac294b180_0;
    %store/vec4 v0xaaaac294b250_0, 0, 2;
    %load/vec4 v0xaaaac294a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0xaaaac294aae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %jmp T_40.6;
T_40.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac294abc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac294a540_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac294b250_0, 0, 2;
    %jmp T_40.6;
T_40.3 ;
    %load/vec4 v0xaaaac294b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac294abc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac294a540_0, 0, 1;
T_40.7 ;
    %jmp T_40.6;
T_40.4 ;
    %load/vec4 v0xaaaac294a470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac294a540_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac294b250_0, 0, 2;
    %jmp T_40.10;
T_40.9 ;
    %load/vec4 v0xaaaac294b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac294abc0_0, 0, 2;
T_40.11 ;
T_40.10 ;
    %jmp T_40.6;
T_40.6 ;
    %pop/vec4 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xaaaac2943ef0;
T_41 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac294b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac294a470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac294aae0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac294af10_0, 0;
    %assign/vec4 v0xaaaac294ad90_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac294aff0_0, 0;
    %assign/vec4 v0xaaaac294ae50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac294b180_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaaac294a540_0;
    %assign/vec4 v0xaaaac294a470_0, 0;
    %load/vec4 v0xaaaac294abc0_0;
    %assign/vec4 v0xaaaac294aae0_0, 0;
    %load/vec4 v0xaaaac294b250_0;
    %assign/vec4 v0xaaaac294b180_0, 0;
    %load/vec4 v0xaaaac294b0b0_0;
    %load/vec4 v0xaaaac294a470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0xaaaac294aae0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac294ae50_0, 0;
    %load/vec4 v0xaaaac294aca0_0;
    %assign/vec4 v0xaaaac294ad90_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0xaaaac294aae0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac294aff0_0, 0;
    %load/vec4 v0xaaaac294aca0_0;
    %assign/vec4 v0xaaaac294af10_0, 0;
T_41.6 ;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaac294c3c0;
T_42 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29509f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac294fb00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2950850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac294fbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac294ff40_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xaaaac294fbc0_0;
    %load/vec4 v0xaaaac294fca0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac294fa40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0xaaaac294fbc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac294fbc0_0, 0;
    %load/vec4 v0xaaaac294f700_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac294ff40_0, 0;
    %load/vec4 v0xaaaac294ff40_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2950850_0;
    %add;
    %assign/vec4 v0xaaaac2950850_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaac294c3c0;
T_43 ;
Ewait_16 .event/or E_0xaaaac294c790, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0xaaaac2950770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0xaaaac294f700_0;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0xaaaac294fe60_0, 0, 64;
    %load/vec4 v0xaaaac2950ba0_0;
    %load/vec4 v0xaaaac2950850_0;
    %div;
    %store/vec4 v0xaaaac2950d60_0, 0, 64;
    %load/vec4 v0xaaaac294fd80_0;
    %load/vec4 v0xaaaac2950c80_0;
    %add;
    %store/vec4 v0xaaaac294d0b0_0, 0, 64;
    %load/vec4 v0xaaaac2950c80_0;
    %load/vec4 v0xaaaac294fd80_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac294cd30_0, 0, 64;
    %load/vec4 v0xaaaac294cfd0_0;
    %load/vec4 v0xaaaac294cc00_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac294cb20_0, 0, 64;
    %load/vec4 v0xaaaac294f960_0;
    %load/vec4 v0xaaaac2950850_0;
    %mul;
    %store/vec4 v0xaaaac294c950_0, 0, 64;
    %load/vec4 v0xaaaac294fd80_0;
    %load/vec4 v0xaaaac2950c80_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0xaaaac294c850_0;
    %load/vec4 v0xaaaac294ca30_0;
    %mul;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0xaaaac294cef0_0, 0, 64;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xaaaac294c3c0;
T_44 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29509f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac294fb00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2950c80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294fd80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294cfd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294cc00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294ca30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294c850_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac294ce10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29500e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xaaaac2950930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0xaaaac2950d60_0;
    %assign/vec4 v0xaaaac2950c80_0, 0;
    %load/vec4 v0xaaaac294fe60_0;
    %assign/vec4 v0xaaaac294fd80_0, 0;
    %load/vec4 v0xaaaac294d0b0_0;
    %assign/vec4 v0xaaaac294cfd0_0, 0;
    %load/vec4 v0xaaaac294cd30_0;
    %assign/vec4 v0xaaaac294cc00_0, 0;
    %load/vec4 v0xaaaac294cb20_0;
    %assign/vec4 v0xaaaac294ca30_0, 0;
    %load/vec4 v0xaaaac294c950_0;
    %assign/vec4 v0xaaaac294c850_0, 0;
    %load/vec4 v0xaaaac294cef0_0;
    %assign/vec4 v0xaaaac294ce10_0, 0;
    %load/vec4 v0xaaaac29500e0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_44.4, 5;
    %load/vec4 v0xaaaac29500e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29500e0_0, 0;
T_44.4 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xaaaac294be60;
T_45 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2953470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2952210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2952740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2952b60_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaaac2952740_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0xaaaac2952740_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2952740_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2952740_0;
    %pad/u 64;
    %load/vec4 v0xaaaac29520b0_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2952b60_0, 0;
    %load/vec4 v0xaaaac2952b60_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2952210_0;
    %add;
    %assign/vec4 v0xaaaac2952210_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaaac294be60;
T_46 ;
Ewait_17 .event/or E_0xaaaac294c340, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0xaaaac29520b0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac29520b0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0xaaaac2952900_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac29520b0_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac2953960_0, 0, 64;
    %load/vec4 v0xaaaac2952aa0_0;
    %load/vec4 v0xaaaac2952210_0;
    %div;
    %store/vec4 v0xaaaac2953a20_0, 0, 64;
    %load/vec4 v0xaaaac2953960_0;
    %load/vec4 v0xaaaac2953a20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.2, 8;
    %load/vec4 v0xaaaac2953960_0;
    %jmp/1 T_46.3, 8;
T_46.2 ; End of true expr.
    %load/vec4 v0xaaaac2953a20_0;
    %jmp/0 T_46.3, 8;
 ; End of false expr.
    %blend;
T_46.3;
    %store/vec4 v0xaaaac2953b00_0, 0, 64;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xaaaac294be60;
T_47 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2953470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2952820_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2953870_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xaaaac2952900_0;
    %assign/vec4 v0xaaaac2952820_0, 0;
    %load/vec4 v0xaaaac2953b00_0;
    %assign/vec4 v0xaaaac2953870_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xaaaac294be60;
T_48 ;
Ewait_18 .event/or E_0xaaaac294c2c0, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaaac2952820_0;
    %load/vec4 v0xaaaac2953870_0;
    %add;
    %store/vec4 v0xaaaac2951440_0, 0, 64;
    %load/vec4 v0xaaaac2953870_0;
    %load/vec4 v0xaaaac2952820_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2951280_0, 0, 64;
    %load/vec4 v0xaaaac2951360_0;
    %load/vec4 v0xaaaac29511c0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac29510e0_0, 0, 64;
    %load/vec4 v0xaaaac2952210_0;
    %load/vec4 v0xaaaac2950fe0_0;
    %mul;
    %store/vec4 v0xaaaac29536d0_0, 0, 64;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xaaaac294be60;
T_49 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2953470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2953510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2951360_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29511c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2950fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29535f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaaac29522e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0xaaaac29536d0_0;
    %assign/vec4 v0xaaaac2953510_0, 0;
    %load/vec4 v0xaaaac2951440_0;
    %assign/vec4 v0xaaaac2951360_0, 0;
    %load/vec4 v0xaaaac2951280_0;
    %assign/vec4 v0xaaaac29511c0_0, 0;
    %load/vec4 v0xaaaac29510e0_0;
    %assign/vec4 v0xaaaac2950fe0_0, 0;
    %load/vec4 v0xaaaac29535f0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0xaaaac29535f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29535f0_0, 0;
T_49.4 ;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaaac294be60;
T_50 ;
Ewait_19 .event/or E_0xaaaac294c250, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaaac2952c40_0;
    %store/vec4 v0xaaaac2952d20_0, 0, 2;
    %load/vec4 v0xaaaac29525d0_0;
    %store/vec4 v0xaaaac29526a0_0, 0, 1;
    %load/vec4 v0xaaaac29532e0_0;
    %store/vec4 v0xaaaac29533b0_0, 0, 2;
    %load/vec4 v0xaaaac29522e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0xaaaac2952c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %jmp T_50.6;
T_50.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2952d20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac29526a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac29533b0_0, 0, 2;
    %jmp T_50.6;
T_50.3 ;
    %load/vec4 v0xaaaac2953210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2952d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac29526a0_0, 0, 1;
T_50.7 ;
    %jmp T_50.6;
T_50.4 ;
    %load/vec4 v0xaaaac29525d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac29526a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac29533b0_0, 0, 2;
    %jmp T_50.10;
T_50.9 ;
    %load/vec4 v0xaaaac2953210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac2952d20_0, 0, 2;
T_50.11 ;
T_50.10 ;
    %jmp T_50.6;
T_50.6 ;
    %pop/vec4 1;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xaaaac294be60;
T_51 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2953470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac29525d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2952c40_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac2953070_0, 0;
    %assign/vec4 v0xaaaac2952ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac2953150_0, 0;
    %assign/vec4 v0xaaaac2952fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac29532e0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaac29526a0_0;
    %assign/vec4 v0xaaaac29525d0_0, 0;
    %load/vec4 v0xaaaac2952d20_0;
    %assign/vec4 v0xaaaac2952c40_0, 0;
    %load/vec4 v0xaaaac29533b0_0;
    %assign/vec4 v0xaaaac29532e0_0, 0;
    %load/vec4 v0xaaaac2953210_0;
    %load/vec4 v0xaaaac29525d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaaac2952c40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_51.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2952fb0_0, 0;
    %load/vec4 v0xaaaac2952e00_0;
    %assign/vec4 v0xaaaac2952ef0_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0xaaaac2952c40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_51.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2953150_0, 0;
    %load/vec4 v0xaaaac2952e00_0;
    %assign/vec4 v0xaaaac2953070_0, 0;
T_51.6 ;
T_51.5 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaac2954460;
T_52 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2958a90_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac2957ba0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29588f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2957c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2957fe0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaaac2957c60_0;
    %load/vec4 v0xaaaac2957d40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac2957ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xaaaac2957c60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2957c60_0, 0;
    %load/vec4 v0xaaaac29577a0_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2957fe0_0, 0;
    %load/vec4 v0xaaaac2957fe0_0;
    %pad/u 64;
    %load/vec4 v0xaaaac29588f0_0;
    %add;
    %assign/vec4 v0xaaaac29588f0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaaac2954460;
T_53 ;
Ewait_20 .event/or E_0xaaaac2954830, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0xaaaac2958810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0xaaaac29577a0_0;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0xaaaac2957f00_0, 0, 64;
    %load/vec4 v0xaaaac2958b30_0;
    %load/vec4 v0xaaaac29588f0_0;
    %div;
    %store/vec4 v0xaaaac2958cf0_0, 0, 64;
    %load/vec4 v0xaaaac2957e20_0;
    %load/vec4 v0xaaaac2958c10_0;
    %add;
    %store/vec4 v0xaaaac2955150_0, 0, 64;
    %load/vec4 v0xaaaac2958c10_0;
    %load/vec4 v0xaaaac2957e20_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2954dd0_0, 0, 64;
    %load/vec4 v0xaaaac2955070_0;
    %load/vec4 v0xaaaac2954ca0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2954bc0_0, 0, 64;
    %load/vec4 v0xaaaac2957a00_0;
    %load/vec4 v0xaaaac29588f0_0;
    %mul;
    %store/vec4 v0xaaaac29549f0_0, 0, 64;
    %load/vec4 v0xaaaac2957e20_0;
    %load/vec4 v0xaaaac2958c10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0xaaaac29548f0_0;
    %load/vec4 v0xaaaac2954ad0_0;
    %mul;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v0xaaaac2954f90_0, 0, 64;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xaaaac2954460;
T_54 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2958a90_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac2957ba0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_54.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2958c10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2957e20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2955070_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2954ca0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2954ad0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29548f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2954eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2958180_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xaaaac29589d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0xaaaac2958cf0_0;
    %assign/vec4 v0xaaaac2958c10_0, 0;
    %load/vec4 v0xaaaac2957f00_0;
    %assign/vec4 v0xaaaac2957e20_0, 0;
    %load/vec4 v0xaaaac2955150_0;
    %assign/vec4 v0xaaaac2955070_0, 0;
    %load/vec4 v0xaaaac2954dd0_0;
    %assign/vec4 v0xaaaac2954ca0_0, 0;
    %load/vec4 v0xaaaac2954bc0_0;
    %assign/vec4 v0xaaaac2954ad0_0, 0;
    %load/vec4 v0xaaaac29549f0_0;
    %assign/vec4 v0xaaaac29548f0_0, 0;
    %load/vec4 v0xaaaac2954f90_0;
    %assign/vec4 v0xaaaac2954eb0_0, 0;
    %load/vec4 v0xaaaac2958180_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_54.4, 5;
    %load/vec4 v0xaaaac2958180_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2958180_0, 0;
T_54.4 ;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xaaaac2953f20;
T_55 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac295b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295a090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac295a5c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac295a9e0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xaaaac295a5c0_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_55.2, 5;
    %load/vec4 v0xaaaac295a5c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac295a5c0_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac295a5c0_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2959f30_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac295a9e0_0, 0;
    %load/vec4 v0xaaaac295a9e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaac295a090_0;
    %add;
    %assign/vec4 v0xaaaac295a090_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xaaaac2953f20;
T_56 ;
Ewait_21 .event/or E_0xaaaac29543e0, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0xaaaac2959f30_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2959f30_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0xaaaac295a780_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2959f30_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac295b7e0_0, 0, 64;
    %load/vec4 v0xaaaac295a920_0;
    %load/vec4 v0xaaaac295a090_0;
    %div;
    %store/vec4 v0xaaaac295b8a0_0, 0, 64;
    %load/vec4 v0xaaaac295b7e0_0;
    %load/vec4 v0xaaaac295b8a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0xaaaac295b7e0_0;
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0xaaaac295b8a0_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0xaaaac295b980_0, 0, 64;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xaaaac2953f20;
T_57 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac295b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295a6a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295b6f0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xaaaac295a780_0;
    %assign/vec4 v0xaaaac295a6a0_0, 0;
    %load/vec4 v0xaaaac295b980_0;
    %assign/vec4 v0xaaaac295b6f0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xaaaac2953f20;
T_58 ;
Ewait_22 .event/or E_0xaaaac2954360, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaaac295a6a0_0;
    %load/vec4 v0xaaaac295b6f0_0;
    %add;
    %store/vec4 v0xaaaac29593d0_0, 0, 64;
    %load/vec4 v0xaaaac295b6f0_0;
    %load/vec4 v0xaaaac295a6a0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2959210_0, 0, 64;
    %load/vec4 v0xaaaac29592f0_0;
    %load/vec4 v0xaaaac2959150_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2959070_0, 0, 64;
    %load/vec4 v0xaaaac295a090_0;
    %load/vec4 v0xaaaac2958f70_0;
    %mul;
    %store/vec4 v0xaaaac295b550_0, 0, 64;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xaaaac2953f20;
T_59 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac295b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295b390_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29592f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2959150_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2958f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac295b470_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaaac295a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaaac295b550_0;
    %assign/vec4 v0xaaaac295b390_0, 0;
    %load/vec4 v0xaaaac29593d0_0;
    %assign/vec4 v0xaaaac29592f0_0, 0;
    %load/vec4 v0xaaaac2959210_0;
    %assign/vec4 v0xaaaac2959150_0, 0;
    %load/vec4 v0xaaaac2959070_0;
    %assign/vec4 v0xaaaac2958f70_0, 0;
    %load/vec4 v0xaaaac295b470_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0xaaaac295b470_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac295b470_0, 0;
T_59.4 ;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaaac2953f20;
T_60 ;
Ewait_23 .event/or E_0xaaaac29542f0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaaac295aac0_0;
    %store/vec4 v0xaaaac295aba0_0, 0, 2;
    %load/vec4 v0xaaaac295a450_0;
    %store/vec4 v0xaaaac295a520_0, 0, 1;
    %load/vec4 v0xaaaac295b160_0;
    %store/vec4 v0xaaaac295b230_0, 0, 2;
    %load/vec4 v0xaaaac295a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0xaaaac295aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %jmp T_60.6;
T_60.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac295aba0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac295a520_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac295b230_0, 0, 2;
    %jmp T_60.6;
T_60.3 ;
    %load/vec4 v0xaaaac295b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac295aba0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac295a520_0, 0, 1;
T_60.7 ;
    %jmp T_60.6;
T_60.4 ;
    %load/vec4 v0xaaaac295a450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac295a520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac295b230_0, 0, 2;
    %jmp T_60.10;
T_60.9 ;
    %load/vec4 v0xaaaac295b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac295aba0_0, 0, 2;
T_60.11 ;
T_60.10 ;
    %jmp T_60.6;
T_60.6 ;
    %pop/vec4 1;
T_60.0 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0xaaaac2953f20;
T_61 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac295b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac295a450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac295aac0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac295aef0_0, 0;
    %assign/vec4 v0xaaaac295ad70_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac295afd0_0, 0;
    %assign/vec4 v0xaaaac295ae30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac295b160_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0xaaaac295a520_0;
    %assign/vec4 v0xaaaac295a450_0, 0;
    %load/vec4 v0xaaaac295aba0_0;
    %assign/vec4 v0xaaaac295aac0_0, 0;
    %load/vec4 v0xaaaac295b230_0;
    %assign/vec4 v0xaaaac295b160_0, 0;
    %load/vec4 v0xaaaac295b090_0;
    %load/vec4 v0xaaaac295a450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0xaaaac295aac0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_61.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac295ae30_0, 0;
    %load/vec4 v0xaaaac295ac80_0;
    %assign/vec4 v0xaaaac295ad70_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0xaaaac295aac0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_61.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac295afd0_0, 0;
    %load/vec4 v0xaaaac295ac80_0;
    %assign/vec4 v0xaaaac295aef0_0, 0;
T_61.6 ;
T_61.5 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0xaaaac295c380;
T_62 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29609b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac295fac0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_62.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2960810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac295fb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac295ff00_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaaac295fb80_0;
    %load/vec4 v0xaaaac295fc60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac295fa00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xaaaac295fb80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac295fb80_0, 0;
    %load/vec4 v0xaaaac295f6c0_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac295ff00_0, 0;
    %load/vec4 v0xaaaac295ff00_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2960810_0;
    %add;
    %assign/vec4 v0xaaaac2960810_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaaac295c380;
T_63 ;
Ewait_24 .event/or E_0xaaaac295c750, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0xaaaac2960730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0xaaaac295f6c0_0;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0xaaaac295fe20_0, 0, 64;
    %load/vec4 v0xaaaac2960a50_0;
    %load/vec4 v0xaaaac2960810_0;
    %div;
    %store/vec4 v0xaaaac2960c10_0, 0, 64;
    %load/vec4 v0xaaaac295fd40_0;
    %load/vec4 v0xaaaac2960b30_0;
    %add;
    %store/vec4 v0xaaaac295d070_0, 0, 64;
    %load/vec4 v0xaaaac2960b30_0;
    %load/vec4 v0xaaaac295fd40_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac295ccf0_0, 0, 64;
    %load/vec4 v0xaaaac295cf90_0;
    %load/vec4 v0xaaaac295cbc0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac295cae0_0, 0, 64;
    %load/vec4 v0xaaaac295f920_0;
    %load/vec4 v0xaaaac2960810_0;
    %mul;
    %store/vec4 v0xaaaac295c910_0, 0, 64;
    %load/vec4 v0xaaaac295fd40_0;
    %load/vec4 v0xaaaac2960b30_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0xaaaac295c810_0;
    %load/vec4 v0xaaaac295c9f0_0;
    %mul;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %store/vec4 v0xaaaac295ceb0_0, 0, 64;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xaaaac295c380;
T_64 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29609b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac295fac0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_64.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2960b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295fd40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295cf90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295cbc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295c9f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295c810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac295cdd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29600a0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0xaaaac29608f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0xaaaac2960c10_0;
    %assign/vec4 v0xaaaac2960b30_0, 0;
    %load/vec4 v0xaaaac295fe20_0;
    %assign/vec4 v0xaaaac295fd40_0, 0;
    %load/vec4 v0xaaaac295d070_0;
    %assign/vec4 v0xaaaac295cf90_0, 0;
    %load/vec4 v0xaaaac295ccf0_0;
    %assign/vec4 v0xaaaac295cbc0_0, 0;
    %load/vec4 v0xaaaac295cae0_0;
    %assign/vec4 v0xaaaac295c9f0_0, 0;
    %load/vec4 v0xaaaac295c910_0;
    %assign/vec4 v0xaaaac295c810_0, 0;
    %load/vec4 v0xaaaac295ceb0_0;
    %assign/vec4 v0xaaaac295cdd0_0, 0;
    %load/vec4 v0xaaaac29600a0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_64.4, 5;
    %load/vec4 v0xaaaac29600a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29600a0_0, 0;
T_64.4 ;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0xaaaac295bdf0;
T_65 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2963210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2961fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac29624e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2962900_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xaaaac29624e0_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_65.2, 5;
    %load/vec4 v0xaaaac29624e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac29624e0_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac29624e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2961e50_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2962900_0, 0;
    %load/vec4 v0xaaaac2962900_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2961fb0_0;
    %add;
    %assign/vec4 v0xaaaac2961fb0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0xaaaac295bdf0;
T_66 ;
Ewait_25 .event/or E_0xaaaac295c300, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0xaaaac2961e50_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2961e50_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0xaaaac29626a0_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2961e50_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac2963700_0, 0, 64;
    %load/vec4 v0xaaaac2962840_0;
    %load/vec4 v0xaaaac2961fb0_0;
    %div;
    %store/vec4 v0xaaaac29637c0_0, 0, 64;
    %load/vec4 v0xaaaac2963700_0;
    %load/vec4 v0xaaaac29637c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0xaaaac2963700_0;
    %jmp/1 T_66.3, 8;
T_66.2 ; End of true expr.
    %load/vec4 v0xaaaac29637c0_0;
    %jmp/0 T_66.3, 8;
 ; End of false expr.
    %blend;
T_66.3;
    %store/vec4 v0xaaaac29638a0_0, 0, 64;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xaaaac295bdf0;
T_67 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2963210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29625c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2963610_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaaac29626a0_0;
    %assign/vec4 v0xaaaac29625c0_0, 0;
    %load/vec4 v0xaaaac29638a0_0;
    %assign/vec4 v0xaaaac2963610_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaaac295bdf0;
T_68 ;
Ewait_26 .event/or E_0xaaaac295c280, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaaac29625c0_0;
    %load/vec4 v0xaaaac2963610_0;
    %add;
    %store/vec4 v0xaaaac29612f0_0, 0, 64;
    %load/vec4 v0xaaaac2963610_0;
    %load/vec4 v0xaaaac29625c0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2961130_0, 0, 64;
    %load/vec4 v0xaaaac2961210_0;
    %load/vec4 v0xaaaac2961070_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2960f90_0, 0, 64;
    %load/vec4 v0xaaaac2961fb0_0;
    %load/vec4 v0xaaaac2960e90_0;
    %mul;
    %store/vec4 v0xaaaac2963470_0, 0, 64;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0xaaaac295bdf0;
T_69 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2963210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29632b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2961210_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2961070_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2960e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2963390_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0xaaaac2962080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0xaaaac2963470_0;
    %assign/vec4 v0xaaaac29632b0_0, 0;
    %load/vec4 v0xaaaac29612f0_0;
    %assign/vec4 v0xaaaac2961210_0, 0;
    %load/vec4 v0xaaaac2961130_0;
    %assign/vec4 v0xaaaac2961070_0, 0;
    %load/vec4 v0xaaaac2960f90_0;
    %assign/vec4 v0xaaaac2960e90_0, 0;
    %load/vec4 v0xaaaac2963390_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_69.4, 5;
    %load/vec4 v0xaaaac2963390_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2963390_0, 0;
T_69.4 ;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0xaaaac295bdf0;
T_70 ;
Ewait_27 .event/or E_0xaaaac295c210, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaaac29629e0_0;
    %store/vec4 v0xaaaac2962ac0_0, 0, 2;
    %load/vec4 v0xaaaac2962370_0;
    %store/vec4 v0xaaaac2962440_0, 0, 1;
    %load/vec4 v0xaaaac2963080_0;
    %store/vec4 v0xaaaac2963150_0, 0, 2;
    %load/vec4 v0xaaaac2962080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0xaaaac29629e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %jmp T_70.6;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2962ac0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2962440_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2963150_0, 0, 2;
    %jmp T_70.6;
T_70.3 ;
    %load/vec4 v0xaaaac2962fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2962ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2962440_0, 0, 1;
T_70.7 ;
    %jmp T_70.6;
T_70.4 ;
    %load/vec4 v0xaaaac2962370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2962440_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2963150_0, 0, 2;
    %jmp T_70.10;
T_70.9 ;
    %load/vec4 v0xaaaac2962fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac2962ac0_0, 0, 2;
T_70.11 ;
T_70.10 ;
    %jmp T_70.6;
T_70.6 ;
    %pop/vec4 1;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0xaaaac295bdf0;
T_71 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2963210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac2962370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac29629e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac2962e10_0, 0;
    %assign/vec4 v0xaaaac2962c90_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac2962ef0_0, 0;
    %assign/vec4 v0xaaaac2962d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2963080_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xaaaac2962440_0;
    %assign/vec4 v0xaaaac2962370_0, 0;
    %load/vec4 v0xaaaac2962ac0_0;
    %assign/vec4 v0xaaaac29629e0_0, 0;
    %load/vec4 v0xaaaac2963150_0;
    %assign/vec4 v0xaaaac2963080_0, 0;
    %load/vec4 v0xaaaac2962fb0_0;
    %load/vec4 v0xaaaac2962370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0xaaaac29629e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_71.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2962d50_0, 0;
    %load/vec4 v0xaaaac2962ba0_0;
    %assign/vec4 v0xaaaac2962c90_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0xaaaac29629e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2962ef0_0, 0;
    %load/vec4 v0xaaaac2962ba0_0;
    %assign/vec4 v0xaaaac2962e10_0, 0;
T_71.6 ;
T_71.5 ;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xaaaac29642a0;
T_72 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29688d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac29679e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_72.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2968730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2967aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2967e20_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0xaaaac2967aa0_0;
    %load/vec4 v0xaaaac2967b80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac2967920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0xaaaac2967aa0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2967aa0_0, 0;
    %load/vec4 v0xaaaac29675e0_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2967e20_0, 0;
    %load/vec4 v0xaaaac2967e20_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2968730_0;
    %add;
    %assign/vec4 v0xaaaac2968730_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0xaaaac29642a0;
T_73 ;
Ewait_28 .event/or E_0xaaaac2964670, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0xaaaac2968650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0xaaaac29675e0_0;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0xaaaac2967d40_0, 0, 64;
    %load/vec4 v0xaaaac2968970_0;
    %load/vec4 v0xaaaac2968730_0;
    %div;
    %store/vec4 v0xaaaac2968b30_0, 0, 64;
    %load/vec4 v0xaaaac2967c60_0;
    %load/vec4 v0xaaaac2968a50_0;
    %add;
    %store/vec4 v0xaaaac2964f90_0, 0, 64;
    %load/vec4 v0xaaaac2968a50_0;
    %load/vec4 v0xaaaac2967c60_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2964c10_0, 0, 64;
    %load/vec4 v0xaaaac2964eb0_0;
    %load/vec4 v0xaaaac2964ae0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2964a00_0, 0, 64;
    %load/vec4 v0xaaaac2967840_0;
    %load/vec4 v0xaaaac2968730_0;
    %mul;
    %store/vec4 v0xaaaac2964830_0, 0, 64;
    %load/vec4 v0xaaaac2967c60_0;
    %load/vec4 v0xaaaac2968a50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0xaaaac2964730_0;
    %load/vec4 v0xaaaac2964910_0;
    %mul;
    %jmp/1 T_73.3, 8;
T_73.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_73.3, 8;
 ; End of false expr.
    %blend;
T_73.3;
    %store/vec4 v0xaaaac2964dd0_0, 0, 64;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0xaaaac29642a0;
T_74 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29688d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac29679e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_74.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2968a50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2967c60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2964eb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2964ae0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2964910_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2964730_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2964cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2967fc0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xaaaac2968810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0xaaaac2968b30_0;
    %assign/vec4 v0xaaaac2968a50_0, 0;
    %load/vec4 v0xaaaac2967d40_0;
    %assign/vec4 v0xaaaac2967c60_0, 0;
    %load/vec4 v0xaaaac2964f90_0;
    %assign/vec4 v0xaaaac2964eb0_0, 0;
    %load/vec4 v0xaaaac2964c10_0;
    %assign/vec4 v0xaaaac2964ae0_0, 0;
    %load/vec4 v0xaaaac2964a00_0;
    %assign/vec4 v0xaaaac2964910_0, 0;
    %load/vec4 v0xaaaac2964830_0;
    %assign/vec4 v0xaaaac2964730_0, 0;
    %load/vec4 v0xaaaac2964dd0_0;
    %assign/vec4 v0xaaaac2964cf0_0, 0;
    %load/vec4 v0xaaaac2967fc0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_74.4, 5;
    %load/vec4 v0xaaaac2967fc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2967fc0_0, 0;
T_74.4 ;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xaaaac2963d10;
T_75 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac296b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2969ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac296a400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac296a820_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0xaaaac296a400_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_75.2, 5;
    %load/vec4 v0xaaaac296a400_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac296a400_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac296a400_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2969d70_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac296a820_0, 0;
    %load/vec4 v0xaaaac296a820_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2969ed0_0;
    %add;
    %assign/vec4 v0xaaaac2969ed0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0xaaaac2963d10;
T_76 ;
Ewait_29 .event/or E_0xaaaac2964220, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0xaaaac2969d70_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2969d70_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0xaaaac296a5c0_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2969d70_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac296b620_0, 0, 64;
    %load/vec4 v0xaaaac296a760_0;
    %load/vec4 v0xaaaac2969ed0_0;
    %div;
    %store/vec4 v0xaaaac296b6e0_0, 0, 64;
    %load/vec4 v0xaaaac296b620_0;
    %load/vec4 v0xaaaac296b6e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0xaaaac296b620_0;
    %jmp/1 T_76.3, 8;
T_76.2 ; End of true expr.
    %load/vec4 v0xaaaac296b6e0_0;
    %jmp/0 T_76.3, 8;
 ; End of false expr.
    %blend;
T_76.3;
    %store/vec4 v0xaaaac296b7c0_0, 0, 64;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0xaaaac2963d10;
T_77 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac296b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296a4e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296b530_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0xaaaac296a5c0_0;
    %assign/vec4 v0xaaaac296a4e0_0, 0;
    %load/vec4 v0xaaaac296b7c0_0;
    %assign/vec4 v0xaaaac296b530_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0xaaaac2963d10;
T_78 ;
Ewait_30 .event/or E_0xaaaac29641a0, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaaac296a4e0_0;
    %load/vec4 v0xaaaac296b530_0;
    %add;
    %store/vec4 v0xaaaac2969210_0, 0, 64;
    %load/vec4 v0xaaaac296b530_0;
    %load/vec4 v0xaaaac296a4e0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac2969050_0, 0, 64;
    %load/vec4 v0xaaaac2969130_0;
    %load/vec4 v0xaaaac2968f90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2968eb0_0, 0, 64;
    %load/vec4 v0xaaaac2969ed0_0;
    %load/vec4 v0xaaaac2968db0_0;
    %mul;
    %store/vec4 v0xaaaac296b390_0, 0, 64;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0xaaaac2963d10;
T_79 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac296b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296b1d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2969130_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2968f90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2968db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac296b2b0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xaaaac2969fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0xaaaac296b390_0;
    %assign/vec4 v0xaaaac296b1d0_0, 0;
    %load/vec4 v0xaaaac2969210_0;
    %assign/vec4 v0xaaaac2969130_0, 0;
    %load/vec4 v0xaaaac2969050_0;
    %assign/vec4 v0xaaaac2968f90_0, 0;
    %load/vec4 v0xaaaac2968eb0_0;
    %assign/vec4 v0xaaaac2968db0_0, 0;
    %load/vec4 v0xaaaac296b2b0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_79.4, 5;
    %load/vec4 v0xaaaac296b2b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac296b2b0_0, 0;
T_79.4 ;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xaaaac2963d10;
T_80 ;
Ewait_31 .event/or E_0xaaaac2964130, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaaac296a900_0;
    %store/vec4 v0xaaaac296a9e0_0, 0, 2;
    %load/vec4 v0xaaaac296a290_0;
    %store/vec4 v0xaaaac296a360_0, 0, 1;
    %load/vec4 v0xaaaac296afa0_0;
    %store/vec4 v0xaaaac296b070_0, 0, 2;
    %load/vec4 v0xaaaac2969fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0xaaaac296a900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %jmp T_80.6;
T_80.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac296a9e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac296a360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac296b070_0, 0, 2;
    %jmp T_80.6;
T_80.3 ;
    %load/vec4 v0xaaaac296aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac296a9e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac296a360_0, 0, 1;
T_80.7 ;
    %jmp T_80.6;
T_80.4 ;
    %load/vec4 v0xaaaac296a290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac296a360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac296b070_0, 0, 2;
    %jmp T_80.10;
T_80.9 ;
    %load/vec4 v0xaaaac296aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac296a9e0_0, 0, 2;
T_80.11 ;
T_80.10 ;
    %jmp T_80.6;
T_80.6 ;
    %pop/vec4 1;
T_80.0 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xaaaac2963d10;
T_81 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac296b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac296a290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac296a900_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac296ad30_0, 0;
    %assign/vec4 v0xaaaac296abb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac296ae10_0, 0;
    %assign/vec4 v0xaaaac296ac70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac296afa0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaaac296a360_0;
    %assign/vec4 v0xaaaac296a290_0, 0;
    %load/vec4 v0xaaaac296a9e0_0;
    %assign/vec4 v0xaaaac296a900_0, 0;
    %load/vec4 v0xaaaac296b070_0;
    %assign/vec4 v0xaaaac296afa0_0, 0;
    %load/vec4 v0xaaaac296aed0_0;
    %load/vec4 v0xaaaac296a290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaaac296a900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_81.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac296ac70_0, 0;
    %load/vec4 v0xaaaac296aac0_0;
    %assign/vec4 v0xaaaac296abb0_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0xaaaac296a900_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_81.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac296ae10_0, 0;
    %load/vec4 v0xaaaac296aac0_0;
    %assign/vec4 v0xaaaac296ad30_0, 0;
T_81.6 ;
T_81.5 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaaac296c200;
T_82 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2970a40_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac296fb50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_82.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29708a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac296fc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac296ff90_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xaaaac296fc10_0;
    %load/vec4 v0xaaaac296fcf0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaac296fa90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xaaaac296fc10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac296fc10_0, 0;
    %load/vec4 v0xaaaac296f540_0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac296ff90_0, 0;
    %load/vec4 v0xaaaac296ff90_0;
    %pad/u 64;
    %load/vec4 v0xaaaac29708a0_0;
    %add;
    %assign/vec4 v0xaaaac29708a0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xaaaac296c200;
T_83 ;
Ewait_32 .event/or E_0xaaaac296c5d0, E_0x0;
    %wait Ewait_32;
    %load/vec4 v0xaaaac29707c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0xaaaac296f540_0;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0xaaaac296feb0_0, 0, 64;
    %load/vec4 v0xaaaac2970ae0_0;
    %load/vec4 v0xaaaac29708a0_0;
    %div;
    %store/vec4 v0xaaaac2970ca0_0, 0, 64;
    %load/vec4 v0xaaaac296fdd0_0;
    %load/vec4 v0xaaaac2970bc0_0;
    %add;
    %store/vec4 v0xaaaac296cef0_0, 0, 64;
    %load/vec4 v0xaaaac2970bc0_0;
    %load/vec4 v0xaaaac296fdd0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac296cb70_0, 0, 64;
    %load/vec4 v0xaaaac296ce10_0;
    %load/vec4 v0xaaaac296ca40_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac296c960_0, 0, 64;
    %load/vec4 v0xaaaac296f9b0_0;
    %load/vec4 v0xaaaac29708a0_0;
    %mul;
    %store/vec4 v0xaaaac296c790_0, 0, 64;
    %load/vec4 v0xaaaac296fdd0_0;
    %load/vec4 v0xaaaac2970bc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0xaaaac296c690_0;
    %load/vec4 v0xaaaac296c870_0;
    %mul;
    %jmp/1 T_83.3, 8;
T_83.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_83.3, 8;
 ; End of false expr.
    %blend;
T_83.3;
    %store/vec4 v0xaaaac296cd30_0, 0, 64;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0xaaaac296c200;
T_84 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2970a40_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaac296fb50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_84.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2970bc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296fdd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296ce10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296ca40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296c870_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296c690_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac296cc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2970130_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaaac2970980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xaaaac2970ca0_0;
    %assign/vec4 v0xaaaac2970bc0_0, 0;
    %load/vec4 v0xaaaac296feb0_0;
    %assign/vec4 v0xaaaac296fdd0_0, 0;
    %load/vec4 v0xaaaac296cef0_0;
    %assign/vec4 v0xaaaac296ce10_0, 0;
    %load/vec4 v0xaaaac296cb70_0;
    %assign/vec4 v0xaaaac296ca40_0, 0;
    %load/vec4 v0xaaaac296c960_0;
    %assign/vec4 v0xaaaac296c870_0, 0;
    %load/vec4 v0xaaaac296c790_0;
    %assign/vec4 v0xaaaac296c690_0, 0;
    %load/vec4 v0xaaaac296cd30_0;
    %assign/vec4 v0xaaaac296cc50_0, 0;
    %load/vec4 v0xaaaac2970130_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %load/vec4 v0xaaaac2970130_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2970130_0, 0;
T_84.4 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaaac296bbe0;
T_85 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29734b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2972040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2972570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2972990_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xaaaac2972570_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_85.2, 5;
    %load/vec4 v0xaaaac2972570_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2972570_0, 0;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2972570_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2971ee0_0;
    %mul;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaac2972990_0, 0;
    %load/vec4 v0xaaaac2972990_0;
    %pad/u 64;
    %load/vec4 v0xaaaac2972040_0;
    %add;
    %assign/vec4 v0xaaaac2972040_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xaaaac296bbe0;
T_86 ;
Ewait_33 .event/or E_0xaaaac296c180, E_0x0;
    %wait Ewait_33;
    %load/vec4 v0xaaaac2971ee0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2971ee0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0xaaaac2972730_0, 0, 64;
    %alloc S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2971ee0_0;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaac29739a0_0, 0, 64;
    %load/vec4 v0xaaaac29728d0_0;
    %load/vec4 v0xaaaac2972040_0;
    %div;
    %store/vec4 v0xaaaac2973a60_0, 0, 64;
    %load/vec4 v0xaaaac29739a0_0;
    %load/vec4 v0xaaaac2973a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0xaaaac29739a0_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0xaaaac2973a60_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %store/vec4 v0xaaaac2973b40_0, 0, 64;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0xaaaac296bbe0;
T_87 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29734b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2972650_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29738b0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xaaaac2972730_0;
    %assign/vec4 v0xaaaac2972650_0, 0;
    %load/vec4 v0xaaaac2973b40_0;
    %assign/vec4 v0xaaaac29738b0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xaaaac296bbe0;
T_88 ;
Ewait_34 .event/or E_0xaaaac296c100, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaaac2972650_0;
    %load/vec4 v0xaaaac29738b0_0;
    %add;
    %store/vec4 v0xaaaac2971380_0, 0, 64;
    %load/vec4 v0xaaaac29738b0_0;
    %load/vec4 v0xaaaac2972650_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaac29711c0_0, 0, 64;
    %load/vec4 v0xaaaac29712a0_0;
    %load/vec4 v0xaaaac2971100_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaac2971020_0, 0, 64;
    %load/vec4 v0xaaaac2972040_0;
    %load/vec4 v0xaaaac2970f20_0;
    %mul;
    %store/vec4 v0xaaaac2973710_0, 0, 64;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0xaaaac296bbe0;
T_89 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29734b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2973550_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac29712a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2971100_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2970f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2973630_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaaac2972110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaaac2973710_0;
    %assign/vec4 v0xaaaac2973550_0, 0;
    %load/vec4 v0xaaaac2971380_0;
    %assign/vec4 v0xaaaac29712a0_0, 0;
    %load/vec4 v0xaaaac29711c0_0;
    %assign/vec4 v0xaaaac2971100_0, 0;
    %load/vec4 v0xaaaac2971020_0;
    %assign/vec4 v0xaaaac2970f20_0, 0;
    %load/vec4 v0xaaaac2973630_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_89.4, 5;
    %load/vec4 v0xaaaac2973630_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2973630_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaaac296bbe0;
T_90 ;
Ewait_35 .event/or E_0xaaaac296c090, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaaac2972c80_0;
    %store/vec4 v0xaaaac2972d60_0, 0, 2;
    %load/vec4 v0xaaaac2972400_0;
    %store/vec4 v0xaaaac29724d0_0, 0, 1;
    %load/vec4 v0xaaaac2973320_0;
    %store/vec4 v0xaaaac29733f0_0, 0, 2;
    %load/vec4 v0xaaaac2972110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0xaaaac2972c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_90.4, 6;
    %jmp T_90.6;
T_90.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac2972d60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac29724d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaac29733f0_0, 0, 2;
    %jmp T_90.6;
T_90.3 ;
    %load/vec4 v0xaaaac2973250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac2972d60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac29724d0_0, 0, 1;
T_90.7 ;
    %jmp T_90.6;
T_90.4 ;
    %load/vec4 v0xaaaac2972400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac29724d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaac29733f0_0, 0, 2;
    %jmp T_90.10;
T_90.9 ;
    %load/vec4 v0xaaaac2973250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaac2972d60_0, 0, 2;
T_90.11 ;
T_90.10 ;
    %jmp T_90.6;
T_90.6 ;
    %pop/vec4 1;
T_90.0 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0xaaaac296bbe0;
T_91 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac29734b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaac2972400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2972c80_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaac29730b0_0, 0;
    %assign/vec4 v0xaaaac2972f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaac2973190_0, 0;
    %assign/vec4 v0xaaaac2972ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaac2973320_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0xaaaac29724d0_0;
    %assign/vec4 v0xaaaac2972400_0, 0;
    %load/vec4 v0xaaaac2972d60_0;
    %assign/vec4 v0xaaaac2972c80_0, 0;
    %load/vec4 v0xaaaac29733f0_0;
    %assign/vec4 v0xaaaac2973320_0, 0;
    %load/vec4 v0xaaaac2973250_0;
    %load/vec4 v0xaaaac2972400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0xaaaac2972c80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_91.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2972ff0_0, 0;
    %load/vec4 v0xaaaac2972e40_0;
    %assign/vec4 v0xaaaac2972f30_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0xaaaac2972c80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_91.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaac2973190_0, 0;
    %load/vec4 v0xaaaac2972e40_0;
    %assign/vec4 v0xaaaac29730b0_0, 0;
T_91.6 ;
T_91.5 ;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0xaaaac2973d20;
T_92 ;
Ewait_36 .event/or E_0xaaaac2973ed0, E_0x0;
    %wait Ewait_36;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.0, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.1;
T_92.0 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.2, 5;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.3;
T_92.2 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.4, 5;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.5;
T_92.4 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.6, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.7;
T_92.6 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.8, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.9;
T_92.8 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.10, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.11;
T_92.10 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.13;
T_92.12 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.14, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.15;
T_92.14 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.16, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.17;
T_92.16 ;
    %alloc S_0xaaaac28f37f0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaac282eac0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaac28f37f0;
    %free S_0xaaaac28f37f0;
    %load/vec4 v0xaaaac2974030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_92.18, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
    %jmp T_92.19;
T_92.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaac2973f50_0, 0, 4;
T_92.19 ;
T_92.17 ;
T_92.15 ;
T_92.13 ;
T_92.11 ;
T_92.9 ;
T_92.7 ;
T_92.5 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0xaaaac2974150;
T_93 ;
Ewait_37 .event/or E_0xaaaac2974370, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaaac29743f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaaac29744f0_0, 0, 64;
    %jmp T_93.12;
T_93.12 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0xaaaac292c5b0;
T_94 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2974ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %jmp T_94.1;
T_94.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2974b50, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975090, 0, 4;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0xaaaac292c5b0;
T_95 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2974ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975130, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975130, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975130, 0, 4;
    %jmp T_95.1;
T_95.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975090, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975090, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975130, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975090, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975090, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975130, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975090, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac2975130, 0, 4;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaaac292c5b0;
T_96 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2974ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac29751d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac29751d0, 0, 4;
    %jmp T_96.1;
T_96.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975130, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975130, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac29751d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2975130, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaac29751d0, 0, 4;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0xaaaac292c5b0;
T_97 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2974ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaac2975270_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac29751d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac29751d0, 4;
    %add;
    %assign/vec4 v0xaaaac2975270_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0xaaaac292c5b0;
T_98 ;
    %wait E_0xaaaac2923140;
    %load/vec4 v0xaaaac2974ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaac2975310_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0xaaaac2974de0_0;
    %and/r;
    %load/vec4 v0xaaaac2975310_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0xaaaac2975310_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaac2975310_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0xaaaac2907100;
T_99 ;
T_99.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaac29759f0_0;
    %inv;
    %store/vec4 v0xaaaac29759f0_0, 0, 1;
    %jmp T_99.0;
    %end;
    .thread T_99;
    .scope S_0xaaaac2907100;
T_100 ;
    %vpi_call/w 4 37 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaac2907100 {0 0 0};
    %end;
    .thread T_100;
    .scope S_0xaaaac2907100;
T_101 ;
    %vpi_func 4 49 "$fopen" 32, "input2.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaac2975ee0_0, 0, 32;
    %load/vec4 v0xaaaac2975ee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.0, 4;
    %vpi_call/w 4 50 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input7.txt" {0 0 0};
T_101.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac29759f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaac2976460_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaac2975d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2976080_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaac2976140, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaac2976140, 4, 0;
    %pushi/vec4 3, 0, 32;
T_101.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_101.3, 5;
    %jmp/1 T_101.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaac2975650;
    %jmp T_101.2;
T_101.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %wait E_0xaaaac2975650;
T_101.4 ;
    %load/vec4 v0xaaaac2975d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_101.5, 8;
    %vpi_func 4 65 "$fgetc" 32, v0xaaaac2975ee0_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaac29758f0_0, 0, 32;
    %load/vec4 v0xaaaac29758f0_0;
    %pushi/vec4 44, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaac29758f0_0;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaac29758f0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_101.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %load/vec4 v0xaaaac29758f0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0xaaaac2975d40_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2976140, 4;
    %store/vec4 v0xaaaac2975710_0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaac2976140, 4;
    %store/vec4 v0xaaaac2975810_0, 0, 64;
    %fork TD_aoc2_tb.load_bounds, S_0xaaaac29754a0;
    %join;
    %load/vec4 v0xaaaac2975c50_0;
    %load/vec4 v0xaaaac2976380_0;
    %add;
    %cast2;
    %store/vec4 v0xaaaac2975c50_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaac2976080_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaac2976140, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaac2976140, 4, 0;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0xaaaac29758f0_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_101.8, 4;
    %load/vec4 v0xaaaac2976080_0;
    %inv;
    %store/vec4 v0xaaaac2976080_0, 0, 1;
    %jmp T_101.9;
T_101.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaac2976200_0, 0, 1;
    %load/vec4 v0xaaaac2976080_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0xaaaac2976140, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaac29758f0_0;
    %pad/u 64;
    %add;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %cast2;
    %load/vec4 v0xaaaac2976080_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0xaaaac2976140, 4, 0;
T_101.9 ;
T_101.7 ;
    %jmp T_101.4;
T_101.5 ;
    %wait E_0xaaaac2975650;
    %vpi_call/w 4 85 "$display", "Id sum is: %0d", v0xaaaac2975c50_0 {0 0 0};
    %load/vec4 v0xaaaac2975c50_0;
    %pushi/vec4 3065384422, 0, 60;
    %concati/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 86 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 87 "$fclose", v0xaaaac2975ee0_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
    %end;
    .thread T_101;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_groupcount.sv";
    "rtl/src/aoc2_primcalc.sv";
    "rtl/src/aoc2_utils.sv";
