v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -80 -1400 10 -1400 {
lab=#net1}
N 10 -1400 70 -1400 {
lab=#net1}
N 170 -1400 260 -1400 {
lab=#net2}
N 540 -1400 630 -1400 {
lab=e}
N -200 -970 -140 -970 {
lab=e}
N -40 -970 50 -970 {
lab=#net3}
N 50 -970 110 -970 {
lab=#net3}
N 210 -970 300 -970 {
lab=#net4}
N 650 -970 740 -970 {
lab=f}
N -200 -580 -140 -580 {
lab=f}
N -40 -580 50 -580 {
lab=#net5}
N 50 -580 110 -580 {
lab=#net5}
N 210 -580 300 -580 {
lab=#net6}
N 570 -580 660 -580 {
lab=g}
N -170 -180 -110 -180 {
lab=g}
N -10 -180 80 -180 {
lab=#net7}
N 80 -180 140 -180 {
lab=#net7}
N 240 -180 330 -180 {
lab=#net8}
N 670 -180 760 -180 {
lab=h}
N -260 -1400 -180 -1400 {
lab=d}
N -135 -1512.5 -135 -1442.5 {
lab=VDD}
N -165 -1512.5 -135 -1512.5 {
lab=VDD}
N -135 -1360 -135 -1290 {
lab=VSS}
N -135 -1290 -115 -1290 {
lab=VSS}
N 115 -1512.5 115 -1442.5 {
lab=VDD}
N 85 -1512.5 115 -1512.5 {
lab=VDD}
N 115 -1360 115 -1290 {
lab=VSS}
N 115 -1290 135 -1290 {
lab=VSS}
N 485 -1512.5 485 -1442.5 {
lab=VDD}
N 455 -1512.5 485 -1512.5 {
lab=VDD}
N 485 -1360 485 -1290 {
lab=VSS}
N 485 -1290 505 -1290 {
lab=VSS}
N -95 -1082.5 -95 -1012.5 {
lab=VDD}
N -125 -1082.5 -95 -1082.5 {
lab=VDD}
N -95 -930 -95 -860 {
lab=VSS}
N -95 -860 -75 -860 {
lab=VSS}
N 155 -1082.5 155 -1012.5 {
lab=VDD}
N 125 -1082.5 155 -1082.5 {
lab=VDD}
N 155 -930 155 -860 {
lab=VSS}
N 155 -860 175 -860 {
lab=VSS}
N 595 -1082.5 595 -1012.5 {
lab=VDD}
N 565 -1082.5 595 -1082.5 {
lab=VDD}
N 595 -930 595 -860 {
lab=VSS}
N 595 -860 615 -860 {
lab=VSS}
N -95 -692.5 -95 -622.5 {
lab=VDD}
N -125 -692.5 -95 -692.5 {
lab=VDD}
N -95 -540 -95 -470 {
lab=VSS}
N -95 -470 -75 -470 {
lab=VSS}
N 155 -692.5 155 -622.5 {
lab=VDD}
N 125 -692.5 155 -692.5 {
lab=VDD}
N 155 -540 155 -470 {
lab=VSS}
N 155 -470 175 -470 {
lab=VSS}
N 515 -692.5 515 -622.5 {
lab=VDD}
N 485 -692.5 515 -692.5 {
lab=VDD}
N 515 -540 515 -470 {
lab=VSS}
N 515 -470 535 -470 {
lab=VSS}
N -65 -292.5 -65 -222.5 {
lab=VDD}
N -95 -292.5 -65 -292.5 {
lab=VDD}
N -65 -140 -65 -70 {
lab=VSS}
N -65 -70 -45 -70 {
lab=VSS}
N 185 -292.5 185 -222.5 {
lab=VDD}
N 155 -292.5 185 -292.5 {
lab=VDD}
N 185 -140 185 -70 {
lab=VSS}
N 185 -70 205 -70 {
lab=VSS}
N 615 -292.5 615 -222.5 {
lab=VDD}
N 585 -292.5 615 -292.5 {
lab=VDD}
N 615 -140 615 -70 {
lab=VSS}
N 615 -70 635 -70 {
lab=VSS}
N 305 -1512.5 305 -1442.5 {
lab=VDD}
N 275 -1512.5 305 -1512.5 {
lab=VDD}
N 305 -1360 305 -1290 {
lab=VSS}
N 305 -1290 325 -1290 {
lab=VSS}
N 360 -1400 440 -1400 {
lab=5}
N 345 -1082.5 345 -1012.5 {
lab=VDD}
N 315 -1082.5 345 -1082.5 {
lab=VDD}
N 345 -930 345 -860 {
lab=VSS}
N 345 -860 365 -860 {
lab=VSS}
N 400 -970 550 -970 {
lab=6}
N 345 -692.5 345 -622.5 {
lab=VDD}
N 315 -692.5 345 -692.5 {
lab=VDD}
N 345 -540 345 -470 {
lab=VSS}
N 345 -470 365 -470 {
lab=VSS}
N 400 -580 470 -580 {
lab=7}
N 375 -292.5 375 -222.5 {
lab=VDD}
N 345 -292.5 375 -292.5 {
lab=VDD}
N 375 -140 375 -70 {
lab=VSS}
N 375 -70 395 -70 {
lab=VSS}
N 430 -180 570 -180 {
lab=8}
C {devices/lab_wire.sym} 410 -1400 0 1 {name=l49 sig_type=std_logic lab=5}
C {devices/lab_wire.sym} 600 -1400 0 1 {name=l52 sig_type=std_logic lab=e}
C {devices/lab_wire.sym} -180 -970 0 0 {name=l55 sig_type=std_logic lab=e}
C {devices/lab_wire.sym} 520 -970 0 1 {name=l58 sig_type=std_logic lab=6}
C {devices/lab_wire.sym} 710 -970 0 1 {name=l61 sig_type=std_logic lab=f}
C {devices/lab_wire.sym} -180 -580 0 0 {name=l64 sig_type=std_logic lab=f}
C {devices/lab_wire.sym} 440 -580 0 1 {name=l67 sig_type=std_logic lab=7}
C {devices/lab_wire.sym} 630 -580 0 1 {name=l70 sig_type=std_logic lab=g}
C {devices/lab_wire.sym} -150 -180 0 0 {name=l73 sig_type=std_logic lab=g}
C {devices/lab_wire.sym} 540 -180 0 1 {name=l76 sig_type=std_logic lab=8}
C {devices/lab_wire.sym} 730 -180 0 1 {name=l79 sig_type=std_logic lab=h}
C {devices/lab_wire.sym} -230 -1400 0 1 {name=l164 sig_type=std_logic lab=d}
C {devices/lab_wire.sym} -155 -1512.5 0 0 {name=l18 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -125 -1290 0 1 {name=l19 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -400 -1280 0 0 {name=X12}
C {devices/lab_wire.sym} 95 -1512.5 0 0 {name=l3 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 125 -1290 0 1 {name=l45 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -150 -1280 0 0 {name=X14}
C {devices/lab_wire.sym} 465 -1512.5 0 0 {name=l47 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 495 -1290 0 1 {name=l48 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 220 -1280 0 0 {name=X15}
C {devices/lab_wire.sym} -115 -1082.5 0 0 {name=l50 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -85 -860 0 1 {name=l51 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -360 -850 0 0 {name=X16}
C {devices/lab_wire.sym} 135 -1082.5 0 0 {name=l53 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 165 -860 0 1 {name=l54 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -110 -850 0 0 {name=X17}
C {devices/lab_wire.sym} 575 -1082.5 0 0 {name=l56 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 605 -860 0 1 {name=l57 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 330 -850 0 0 {name=X18}
C {devices/lab_wire.sym} -115 -692.5 0 0 {name=l59 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -85 -470 0 1 {name=l60 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -360 -460 0 0 {name=X19}
C {devices/lab_wire.sym} 135 -692.5 0 0 {name=l62 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 165 -470 0 1 {name=l63 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -110 -460 0 0 {name=X20}
C {devices/lab_wire.sym} 495 -692.5 0 0 {name=l65 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 525 -470 0 1 {name=l66 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 250 -460 0 0 {name=X21}
C {devices/lab_wire.sym} -85 -292.5 0 0 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -55 -70 0 1 {name=l69 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -330 -60 0 0 {name=X22}
C {devices/lab_wire.sym} 165 -292.5 0 0 {name=l71 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 195 -70 0 1 {name=l72 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} -80 -60 0 0 {name=X23}
C {devices/lab_wire.sym} 595 -292.5 0 0 {name=l74 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 625 -70 0 1 {name=l75 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 350 -60 0 0 {name=X24}
C {devices/lab_wire.sym} 285 -1512.5 0 0 {name=l103 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 315 -1290 0 1 {name=l104 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 40 -1280 0 0 {name=X29}
C {devices/lab_wire.sym} 325 -1082.5 0 0 {name=l105 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 355 -860 0 1 {name=l106 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 80 -850 0 0 {name=X30}
C {devices/lab_wire.sym} 325 -692.5 0 0 {name=l107 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 355 -470 0 1 {name=l108 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 80 -460 0 0 {name=X31}
C {devices/lab_wire.sym} 355 -292.5 0 0 {name=l109 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 385 -70 0 1 {name=l110 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Delay_block_revised/Inverter_0/Inverter0.sym} 110 -60 0 0 {name=X32}
C {devices/iopin.sym} -590 -1470 0 0 {name=p1 lab=VDD}
C {devices/iopin.sym} -590 -1440 0 0 {name=p2 lab=VSS}
C {devices/iopin.sym} -580 -1400 0 0 {name=p3 lab=d}
C {devices/iopin.sym} -580 -1350 0 0 {name=p5 lab=h}
C {devices/iopin.sym} -590 -1320 0 0 {name=p6 lab=5}
C {devices/iopin.sym} -590 -1300 0 0 {name=p7 lab=7}
C {devices/iopin.sym} -580 -1370 0 0 {name=p4 lab=f}
