
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:16:51 CET (Dec 20 2022 08:16:51 UTC)

// Verification Directory fv/shiftregister_9bit 

module shiftregister_9bit(clk, edge15k, data_in, reset, data_out);
  input clk, edge15k, reset;
  input [8:0] data_in;
  output data_out;
  wire clk, edge15k, reset;
  wire [8:0] data_in;
  wire data_out;
  wire [8:0] new_new_data;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_26;
  DFQD1BWP7T \new_new_data_reg[1] (.CP (clk), .D (n_10), .Q
       (new_new_data[1]));
  DFQD1BWP7T \new_new_data_reg[2] (.CP (clk), .D (n_2), .Q
       (new_new_data[2]));
  DFQD1BWP7T \new_new_data_reg[7] (.CP (clk), .D (n_5), .Q
       (new_new_data[7]));
  DFQD1BWP7T \new_new_data_reg[3] (.CP (clk), .D (n_11), .Q
       (new_new_data[3]));
  DFQD1BWP7T \new_new_data_reg[4] (.CP (clk), .D (n_6), .Q
       (new_new_data[4]));
  DFQD1BWP7T \new_new_data_reg[5] (.CP (clk), .D (n_1), .Q
       (new_new_data[5]));
  DFQD1BWP7T \new_new_data_reg[6] (.CP (clk), .D (n_4), .Q
       (new_new_data[6]));
  DFQD1BWP7T \new_new_data_reg[0] (.CP (clk), .D (n_0), .Q
       (new_new_data[0]));
  AO222D0BWP7T g415(.A1 (n_9), .A2 (data_in[3]), .B1 (new_new_data[2]),
       .B2 (n_8), .C1 (new_new_data[3]), .C2 (n_7), .Z (n_11));
  AO222D0BWP7T g410(.A1 (n_9), .A2 (data_in[1]), .B1 (new_new_data[0]),
       .B2 (n_8), .C1 (new_new_data[1]), .C2 (n_7), .Z (n_10));
  AO222D0BWP7T g414(.A1 (n_9), .A2 (data_in[4]), .B1 (new_new_data[3]),
       .B2 (n_8), .C1 (new_new_data[4]), .C2 (n_7), .Z (n_6));
  AO222D0BWP7T g409(.A1 (n_9), .A2 (data_in[7]), .B1 (new_new_data[6]),
       .B2 (n_8), .C1 (new_new_data[7]), .C2 (n_7), .Z (n_5));
  AO222D0BWP7T g417(.A1 (n_9), .A2 (data_in[6]), .B1 (new_new_data[5]),
       .B2 (n_8), .C1 (new_new_data[6]), .C2 (n_7), .Z (n_4));
  AO222D0BWP7T g411(.A1 (n_9), .A2 (data_in[8]), .B1 (new_new_data[7]),
       .B2 (n_8), .C1 (new_new_data[8]), .C2 (n_7), .Z (n_3));
  AO222D0BWP7T g416(.A1 (n_9), .A2 (data_in[2]), .B1 (new_new_data[1]),
       .B2 (n_8), .C1 (new_new_data[2]), .C2 (n_7), .Z (n_2));
  AO222D0BWP7T g413(.A1 (n_9), .A2 (data_in[5]), .B1 (new_new_data[4]),
       .B2 (n_8), .C1 (new_new_data[5]), .C2 (n_7), .Z (n_1));
  AO22D0BWP7T g418(.A1 (n_9), .A2 (data_in[0]), .B1 (n_7), .B2
       (new_new_data[0]), .Z (n_0));
  NR2D1BWP7T g420(.A1 (n_7), .A2 (reset), .ZN (n_8));
  AN2D1BWP7T g419(.A1 (edge15k), .A2 (reset), .Z (n_9));
  CKND1BWP7T g421(.I (edge15k), .ZN (n_7));
  INVD4BWP7T drc_bufs431(.I (n_26), .ZN (data_out));
  DFD0BWP7T \new_new_data_reg[8] (.CP (clk), .D (n_3), .Q
       (new_new_data[8]), .QN (n_26));
endmodule

