
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.79

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr.vl[0]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _30491_/A (INV_X1)
   190  336.65    0.77    0.81    3.81 ^ _30491_/ZN (INV_X1)
                                         _00269_ (net)
                  0.77    0.00    3.81 ^ v_csr.vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.81   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_csr.vl[0]$_DFF_PP0_/CK (DFFR_X1)
                          1.15    1.15   library removal time
                                  1.15   data required time
-----------------------------------------------------------------------------
                                  1.15   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[138]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[138]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[138]$_DFFE_PN_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[138]$_DFFE_PN_/Q (DFF_X1)
                                         rf_rd_data_srca_exe[10] (net)
                  0.01    0.00    0.08 v _32612_/A (INV_X1)
     1    1.66    0.01    0.01    0.09 ^ _32612_/ZN (INV_X1)
                                         _02870_ (net)
                  0.01    0.00    0.09 ^ _32614_/B1 (OAI21_X1)
     1    1.06    0.01    0.01    0.10 v _32614_/ZN (OAI21_X1)
                                         _00497_ (net)
                  0.01    0.00    0.10 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[138]$_DFFE_PN_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[138]$_DFFE_PN_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr.vl[0]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _30491_/A (INV_X1)
   190  336.65    0.77    0.81    3.81 ^ _30491_/ZN (INV_X1)
                                         _00269_ (net)
                  0.77    0.00    3.81 ^ v_csr.vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.81   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_csr.vl[0]$_DFF_PP0_/CK (DFFR_X1)
                         -0.13   14.87   library recovery time
                                 14.87   data required time
-----------------------------------------------------------------------------
                                 14.87   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                 11.06   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[1160]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CK (DFF_X1)
  1644 3157.73    7.21    7.63    7.63 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/Q (DFF_X1)
                                         rf_wr_addr_wb[1] (net)
                  7.21    0.00    7.63 ^ _46032_/A2 (NAND2_X1)
    68   99.38    0.45    3.25   10.88 v _46032_/ZN (NAND2_X1)
                                         _15643_ (net)
                  0.45    0.00   10.88 v _50134_/A2 (NOR3_X1)
   120  199.85    1.42    2.25   13.14 ^ _50134_/ZN (NOR3_X1)
                                         _19569_ (net)
                  1.42    0.00   13.14 ^ _50138_/B1 (OAI22_X1)
     1    1.06    0.18   -0.02   13.11 v _50138_/ZN (OAI22_X1)
                                         v_rf.regs_nxt[1160] (net)
                  0.18    0.00   13.11 v v_rf.regs[1160]$_DFF_P_/D (DFF_X1)
                                 13.11   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_rf.regs[1160]$_DFF_P_/CK (DFF_X1)
                         -0.09   14.91   library setup time
                                 14.91   data required time
-----------------------------------------------------------------------------
                                 14.91   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                  1.79   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr.vl[0]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _30491_/A (INV_X1)
   190  336.65    0.77    0.81    3.81 ^ _30491_/ZN (INV_X1)
                                         _00269_ (net)
                  0.77    0.00    3.81 ^ v_csr.vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.81   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_csr.vl[0]$_DFF_PP0_/CK (DFFR_X1)
                         -0.13   14.87   library recovery time
                                 14.87   data required time
-----------------------------------------------------------------------------
                                 14.87   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                 11.06   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[1160]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CK (DFF_X1)
  1644 3157.73    7.21    7.63    7.63 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/Q (DFF_X1)
                                         rf_wr_addr_wb[1] (net)
                  7.21    0.00    7.63 ^ _46032_/A2 (NAND2_X1)
    68   99.38    0.45    3.25   10.88 v _46032_/ZN (NAND2_X1)
                                         _15643_ (net)
                  0.45    0.00   10.88 v _50134_/A2 (NOR3_X1)
   120  199.85    1.42    2.25   13.14 ^ _50134_/ZN (NOR3_X1)
                                         _19569_ (net)
                  1.42    0.00   13.14 ^ _50138_/B1 (OAI22_X1)
     1    1.06    0.18   -0.02   13.11 v _50138_/ZN (OAI22_X1)
                                         v_rf.regs_nxt[1160] (net)
                  0.18    0.00   13.11 v v_rf.regs[1160]$_DFF_P_/D (DFF_X1)
                                 13.11   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_rf.regs[1160]$_DFF_P_/CK (DFF_X1)
                         -0.09   14.91   library setup time
                                 14.91   data required time
-----------------------------------------------------------------------------
                                 14.91   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                  1.79   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.17e-03   1.03e-03   3.89e-04   5.58e-03  37.6%
Combinational          6.65e-03   1.79e-03   8.45e-04   9.28e-03  62.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-02   2.81e-03   1.23e-03   1.49e-02 100.0%
                          72.8%      18.9%       8.3%
