{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "b3bb686847d8e65aba0cce5553b599ef14527dd6ceed01c7c850678df196baa5b321f11532c8f108bf95316ba65cccfd6e5ef02bcdde4c8cc15e34a0d25a056f",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_SPIPushPull2ValRdyAdapter__nbits_4__num_entries_1",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}