/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [4:0] _01_;
  wire [6:0] _02_;
  reg [10:0] _03_;
  wire [17:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [33:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = in_data[81:74] + { _00_[7:6], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z };
  reg [6:0] _06_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 7'h00;
    else _06_ <= in_data[50:44];
  assign { _02_[6:5], _00_[7:6], _02_[2:0] } = _06_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 11'h000;
    else _03_ <= { in_data[89:88], celloutsig_0_9z, celloutsig_0_8z };
  reg [17:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 18'h00000;
    else _08_ <= { celloutsig_1_3z[15:5], celloutsig_1_0z };
  assign { _04_[17:9], _01_, _04_[3:0] } = _08_;
  assign celloutsig_0_2z = { in_data[40:29], celloutsig_0_1z } >= { in_data[50:46], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_0z && { in_data[53:51], celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[26:16], celloutsig_0_0z } % { 1'h1, celloutsig_0_5z[6:5], celloutsig_0_5z[8:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[7:5], celloutsig_0_5z[8] } % { 1'h1, celloutsig_0_6z[13:11] };
  assign celloutsig_1_0z = in_data[189:183] % { 1'h1, in_data[167:162] };
  assign celloutsig_1_4z = { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[12:2] };
  assign celloutsig_1_5z = { celloutsig_1_4z[4:2], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_15z = celloutsig_1_3z[5:0] != celloutsig_1_7z[8:3];
  assign celloutsig_0_11z = - { celloutsig_0_6z[10:7], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, _03_, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_7z = - { celloutsig_1_5z[2:1], celloutsig_1_0z };
  assign celloutsig_1_1z = ~ celloutsig_1_0z[5:3];
  assign celloutsig_0_3z = in_data[57] & celloutsig_0_0z[1];
  assign celloutsig_0_1z = celloutsig_0_0z[1] & in_data[17];
  assign celloutsig_1_9z = celloutsig_1_8z & celloutsig_1_3z[4];
  assign celloutsig_0_0z = in_data[73:70] <<< in_data[24:21];
  assign celloutsig_1_3z = { in_data[160:146], celloutsig_1_1z } <<< { in_data[101:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_2z = ~((in_data[139] & celloutsig_1_0z[5]) | in_data[132]);
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_1z[0]) | celloutsig_1_3z[15]);
  assign celloutsig_1_18z = ~((celloutsig_1_3z[13] & celloutsig_1_15z) | celloutsig_1_5z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_9z) | _01_[0]);
  assign { celloutsig_0_5z[0], celloutsig_0_5z[9:5] } = ~ { celloutsig_0_3z, in_data[39], celloutsig_0_0z };
  assign out_data[8:4] = ~ celloutsig_0_5z[9:5];
  assign _00_[5:0] = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z };
  assign _02_[4:3] = _00_[7:6];
  assign _04_[8:4] = _01_;
  assign celloutsig_0_5z[4:1] = celloutsig_0_5z[8:5];
  assign { out_data[128], out_data[96], out_data[63:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z[31:0], out_data[7:4] };
endmodule
