.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 7 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001001111000000100
000010111000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000010100011001000001100111000000000
000000000000000000100100000000000000110011000000000001
000000000000000101000000000101001000001100111000000000
000000000000000000100010110000000000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000111000000000101001000001100111000000000
000000000000001101000000000000100000110011000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000010100011000000000000001000000000
000000000000000000100110110000000000000000000000000000
000000010000001000000000000000001001111100001000000100
000000010000000011000000000000001110111100000000000000
000000010000000000000000000111001000010100000000000000
000000010000000000000000000000100000010100000000000100
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000100
000000010000001101000000000011000000000010000010000110
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000010100000001001001100110000000000
000000000000000000000000000000001011110011000000010000
001000100000000101000010110101011100111001010100000001
100001000000000101000011110011101001010010100010000000
110000000000000000000111110000000000000000000000000000
010000000000001111000011110000000000000000000000000000
000000000001011000000010101001101011101000010100000001
000000000000101111000110100111111001101001111010000100
000000010000000111100000011101011110101001010100000101
000000010000000000000011000001001011100101011010000100
000000010001010000000000001101011100100000110100000101
000000010000101111000000000001101011110100111010000000
000000010000000000000111000101111010111001010100000101
000000010000000000000000001101011111101001001010000000
010000010000000000000000000000000000000000000000000000
100000010000001111000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000011101000001100111010000000
000000000000000000000100000000101011110011000000000000
000000001010000000000000000011001000001100111000000000
000000000000000000000000000000101110110011000010000000
000000010000001000000000000111001000001100111010000000
000000010000000111000011110000001100110011000000000000
000000010000000000000011100111101000001100111000000000
000000010000000000000011110000101111110011000001000000
000000010000000000000000010111101001001100111000000000
000000010000000111000011100000001111110011000001000000
000001010000001111100011100011101001001100111000000000
000010010000000111100010010000101101110011000001000000

.logic_tile 8 14
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000010111100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000111100000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000000000000111100000000000000000001000000000
000000010000000111000100000000001010000000000000000000
000000110000000000000111100000000000000000001000000000
000000010000100000000100000000001101000000000000000000
000000010000000000000111000000000001000000001000000000
000010110000000111000000000000001001000000000000000000
000000010000000111100111100000001000111100001000000001
000000010000000000100000000000000000111100000001000010

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
000000000000001000000000000101001110000011111000000000
000000001100000001000000000000001110000011110000000000
000000000000000001100000000000001110000011111000000000
000000000000000000000000000000011001000011110000000000
000010000001010000000010100011001110000011111000000000
000001000000100000000100000000011001000011110000000000
000000010000000000000010000111011111000011111000000000
000000010000001111000100000000001000000011110000000000
000000010000000001100110010011011111000011111000000000
000000010000000000000010000000001100000011110000000000
000000010000000101100110110011011111000011111000000000
000000010000001111000010100000111101000011110000000000
000010010000001101100110110011011111000011111000000000
000001010000000101000010100000011101000011110000000000

.logic_tile 2 15
000000000000000000000000000001100000000000001000000000
000000000000010000000011110000100000000000000000001000
001000000001010101000011111111011010010100001100100001
100000000000100000000010000001010000000001011001100101
010000000000000000000000011101001000010100001110000001
010000000000000000000010000101100000000001011000100101
000000000001001101000011101111001000010100001110000000
000000001110100001000000000001100000000001011000100101
000000010000000000000000001101101000010100001110000101
000000010000000000000000000101000000000001011010000101
000000010000000001100110001000001001000100101110000111
000000010000000000000000000001001100001000011010000000
000000010000000001100110001000001001000100101100000110
000000010000000000000000000101001001001000011010100011
010000010000000000000000001000001001000100101100000110
100000010000000000000000000001001101001000011010100011

.logic_tile 3 15
000000000000000001000111100101011010000011111010000000
000000000000000001000100000000101100000011110010001001
000001000000000000000000010101101010000011111000000000
000010000000000000000010000000101100000011110011000001
000000000000000111000000000001000001000000001000000000
000000000000000111000011100000101111000000000000000000
000010000000001000000011100111000000000000001000000000
000001000000001001000000000000101000000000000000000000
000000010000001001100011000101000001000000001000000000
000000010000000001000100000000001100000000000000000000
000000010000000000000010100111100000000000001000000000
000000010000000101000000000000001101000000000000000000
000000010000000000000010100111011111000011111000000000
000000010000000000000010000000101001000011110000000000
000000010000001101000011100001000001000000001000000000
000000010000000101000100000000001101000000000000000000

.logic_tile 4 15
000000000000000001100110000000000000000000001000000000
000000000000000000100100000000001101000000000000001000
000000000000000001100000000011000000000000001000000000
000001000000100000100000000000001000000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000001000000000010011001001001100111000000000
000000000000001001000010010000001000110011000000100101
000100010000001000000000000101101000001100111000000100
000010110000001011000010100000101100110011000000000000
000000010000000000000000000011001000001100111000000110
000000010000000000000000000000001001110011000000000000
000000010000001000000000000111001001001100111000000100
000000010000001011000000000000001111110011000000100000
000000010000000000000110100000001000111100001000000110
000000010000000000000000000000000000111100000010100000

.logic_tile 5 15
000000000000001000000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000101000010110000000000000000000000000000
000000100000000000000011100101001110001100110000000000
000000000000000000000000000000001011110011000000100100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000001011011101001010100000000
100000010000000000000000000101011001100101010010000110

.ramb_tile 6 15
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000001011101000001100110000000000
000000000000000000000000001011000000110011000001010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000011100000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
000000000000000001100110000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000111011010000011111000000000
000001000000000000000000000000011001000011110000000000
000000000000001111100111110111001100000011111000000000
000000000000000001100111010000100000000011110000000000
000000010000000000000011110101111101000011111000000000
000000010000001111000011100000001110000011110000000000
000000010001000001000000010000011111000011111000000000
000000010000000000000010000000011000000011110000000000
000000010000001000000110000000001101000011111000000000
000000010000000011000000000000011101000011110000000000
000000010001000011100010000000001101000011111000000000
000000010000000000000100000000011001000011110000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000010111101110000011111000000000
000000000000000000000010010000101100000011110000010000
001000000000000001100000000101001000011100000000000001
100000000000000000000000000111101111111100000000000000
110010000000000001100110000001111100000000000000000000
010000000000000000100100001001001010000000010000000000
000000000000001001100110010000000000000000000100000010
000000000000001001100110010011000000000010001000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000101100000001101111011100000000000000000
000000000000000000000000000101101011000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
010000000001010000000000000000000001001111000000000000
100000000000100000000010000000001100001111000000000000

.logic_tile 2 16
000000001100001101000010100101001000010100000110100011
000000000000000001000010100001100000000010101011010101
001000000001000001100000000000000000000000000000000000
100000000000100000000010010000000000000000000000000000
010000000000000101100010010101011101111101000000000000
110000000000000111000011000000001001111101000000000000
000000100001010101100000000001000001001001000000000000
000001000000000000000000000001001000000000000000000000
000000001100000000000110001011001000000000010000000000
000000000000000000000000000101111001000000000000000100
000000000000000011100000000000000001101111010100000111
000000000000000000100000001101001000011111101010100101
000001000000100000000000011000011100111110100000000100
000010100001000000000010001001000000111101010001000000
010000000000000000000000001101000000100000010000000001
100000000000000000000000000011001111110000110000000000

.logic_tile 3 16
000000000000100000000000000101011010000011111000000000
000000000001010000000000000000011110000011110000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100001001000000000000000000001000000001000000000
000001000010000001000000000000001011000000000000000000
000000000000000000000110010101100000000000001000000000
000000000000000000000110010000100000000000000000000000
000001000000100000000000000000000001000000001000000000
000010101001000000000000000000001011000000000000000000
000010000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000010000000000000000000001011000000000000000000
000000000001000000000000000101100000000000001000000000
000000000110100000000000000000100000000000000000000000

.logic_tile 4 16
000000000000000000000111100111000000000000001000000000
000000000000000000000110000000001101000000000000001000
000000000001000000000110000111100000000000001000000000
000000000000100000000000000000101100000000000000000000
000000000000000000000110000111000001000000001000000000
000000000000000000000110100000101011000000000000000000
000000000001010101000111100111001010000011111000000000
000000001010000000000000000000111101000011110000000000
000001000000000001100111110011101011000011111000000000
000010101001000000100011100000011100000011110000000000
000000100000001011100111010111101001000011111000000000
000001000000100001100110010000011101000011110000000000
000000000000001111100110010001000001000000001000000000
000000000000001001000010100000101101000000000000000000
000010000000000001100011100111011011000011111000000000
000001000000000000000100000000001001000011110000000000

.logic_tile 5 16
000000000001000001100000010001111001100010000000000000
000000000000001111000011000001101001001000100000000000
001000000000000101000011101101011010100010000000000000
100000000000001111100110110101001011001000100000000000
010000100000000101000010101101001101111101000110100001
010000000000010001100111111101001110111000000000000101
000010000000000111000111100001101010010101010000000000
000001000000001101100100000000010000010101010000000000
000001000101001001000011100000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000010011100000000011001110000001000000000100
100000000000000000000000000001011101000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000111100111100001000000000000001000000000
000000000000000001100111100000101000000000000000001000
000001000000000001000000010101100001000000001000000000
000010100000001001100011010000101000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000101000000111110111000001000000001000000000
000000000001011111000111110000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000001000000000011100000001001000000000000000000
000000001110000001100000000001111001000011111000000000
000000000000000000000010100000101100000011110000000000
000000000000000000000010100001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010100111100001000000001000000000
000000000001000101000000000000101010000000000000000000

.logic_tile 8 16
000000000000001000000110010101001110000011111000000000
000000000000001111000010000000000000000011110000010000
001000000000000011100011100000001000111100001000000000
100000000000000000100100000000000000111100000000000000
010010100000001001100010000000001110000011010000000000
110001000000000001000000000101011000000011100000000000
000000000000000001100010001101111011110001110110000000
000000000000000000000000001001011110110000010001100101
000000000000001000000000000001101000001100110000000000
000000000000001011000000000011010000110011000000000000
000000001110000000000000000011000000001100110000000000
000001000000100000000000000000001001110011000000000000
000000000000001000000000011001100000001111000000000000
000000000000000111000011011101101001101111010001000001
010000000110001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 9 16
000010100000000000000000000000011100000011110100000000
000001000000000000000000000000010000000011110000000000
001001000000100000000000000000000000000000000000000000
100010100001010000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000001000000000010000000000001111000000000000
000000000000000101000011110000001111001111000010000000
001000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000001001000000001010100000111
110000000010000000000000000000010000000001010000000100

.logic_tile 11 16
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000001001000100000000
100000000000001101000000000101001000000110000010000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000000000000000101100000010000100100000100
000000000000000000000000000000001010010000100000000000
000000000000000000000000000011111000010100000110000000
000000000000000111000000000000000000010100000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000001100000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000111100111000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000010000000001111000000000000000000

.logic_tile 2 17
000001000000000000000000000101000000000000001000000000
000000100000000101000011100000100000000000000000001000
000000000000001000000000010001100000000000001000000000
000000001010001011000011010000000000000000000000000000
000000000000001001000000010101000001000000001000000000
000000000000001101000011010000001001000000000000000000
000100000000000000000000000101000000000000001000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000001000010000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000001100000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000100000000000000111100000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000000000
000001001110000000000000000111100000000000001000000000
000010100000000000000000000000100000000000000000000000
000010100000110000000000000000000001000000001000000000
000000000000010000000010000000001111000000000000000000

.logic_tile 4 17
000000000000000000000000000001100000000000001000000000
000001001000000000000000000000101100000000000000010000
000000000001010000000111100001100000000000001000000000
000000000110100000000111100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001001000000000000000000
000010000001010000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000001001000000000000000000001000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 17
000000000000000011100111000000000000000000001000000000
000000000000000000100010100000001001000000000000001000
000000000000000011100000010101101000001100111000000000
000000000000000000000011100000010000110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001001110011000000000100
000000000000000111000111010101101000001100111000000000
000000000000000000000011000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001100000000000000000000000000000

.logic_tile 7 17
000000000110000000000000000111000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000111000000000000000001000000001000000000
000001000000100000100000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001101000000000000000000
000000000000100000000000000011100000000000001000000000
000000000000010000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000101000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000

.logic_tile 8 17
000000000000000000000110000111100001000000001000000000
000001000000010000000011110000101010000000000000001000
000011001100000001000110000111100000000000001000000000
000011100000001001100000000000101010000000000000000000
000000000001000000000111100001100000000000001000000000
000000000000000111000000000000001101000000000000000000
000001001110000011100000010001011000000011111000000000
000010000000000000100010000000101001000011110000000000
000000000000000000000000000011101111000011111000000000
000000000000000000000010010000111100000011110000000000
000000000000001001100010000111000001000000001000000000
000000000001010001100110010000001100000000000000000000
000000000000000001000000000101111111000011111000000000
000000000000010000100010100000101101000011110000000000
000000000000000101000011110101011111000011111000000000
000000000000000101000011010000101001000011110000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000100000000000111000000000001000000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000001011101000000000001000000000000001000000000
000000000000100001100010110000100000000000000000000000
000000000000000000000010100111011011000011111000000000
000000000000000000000100000000101000000011110000000000
000000000000000000000110010111001110000011111000000000
000000000000000111000010000000100000000011110000000000
000011000000000000000000000111100001000010101010100111
000000000000000000000000000000001001000001010011000101
000000000000000000000000000111111110000011111000000000
000000000000100000000000000000010000000011110000000000
000000000000000011100110010101111000000011111000000000
000000000000000000100010000000100000000011110000000000
000000000000101001100111000101101010000011111000000000
000000000000010001000000000000110000000011110000000000

.logic_tile 11 17
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000101100000010110100100000000
100000000000000000000000000000100000010110100000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000001100100000000000000101001000000100000100000010
000000000001000000000000000000001010000100000000010000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000101101100000000000000000000000000000000000
010000100001010011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 3 18
000001000000100000000000000011000000000000001000000000
000000100001000000000000000000100000000000000000010000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000001100000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010100000100000000010000011000000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000100010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001100000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 4 18
000000000000000000000111000001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000000000000001000000000
000000001010000000000000000000001001000000000000000000

.logic_tile 5 18
000000000000000000000000000101000001000000001000000000
000000000000000000000011100000001111000000000000001000
000000000000001000000110010001000001000000001000000000
000000000000001011000010000000101011000000000000000000
000000000000000101000010100111100001000000001000000000
000000000000000111000010100000101000000000000000000000
000000000000000101000010010111001010000011111000000000
000000000000000101000111010000101100000011110000000001
000000000000000011100000000111001011000011111000000100
000000000000000000100000000000111100000011110000000000
000000100001011011100000000111101011000011111000000000
000001000000000001000000000000011110000011110000000001
000000000000000000000110010011111011000011111000000100
000000000000000000000011000000001001000011110000000000
000000000000001001100010010101111011000011111000000100
000000000000000011000011000000101001000011110000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000000001100000000000001000000000
000001000010000000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000000000000000000001100000000000001000000000
000001000010100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 18
000010000000000000000000000101011111000011111000000000
000000000000000000000000000000011111000011110000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001001000000000000011100000000000001000000000
000001000010100001000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000011110000000001000000001000000000
000000000000000000000010100000001101000000000000000000

.logic_tile 9 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001011110011000000000100
000000000000001101000010100101001001001100111010000000
000000000000001001100100000000101010110011000000000000
000000000000000000000000000101101001001100111010000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111001001001100111000000101
000000000000000000000010010000101010110011000000000000
000000000000000000000110100101101001001100111010000000
000000000000000000000000000000001101110011000000000000
000000000000000101100000000000001001111100001010000100
000000000000000000000000000000001010111100000010000010

.logic_tile 10 18
000000000000000000000011100000011110000011111000000000
000000000000000000000100000000011100000011110000010000
001010100000000000000010100000001000111100001000000000
100001000000000000000110110000000000111100000000000000
010001000000100000000111100000000000000000000000000000
110000000110000000000100000000000000000000000000000000
000000000000000111000010001101111110101000010100000001
000000000000000000100011101001111001011110101010000001
000000000000001001100000001111001100010110100000000000
000000001010000001000000000101000000101000000000000000
000000000000000000000010100001111101111001010100000000
000000000000000000000110101001111011101001001010000101
000000100000000000000000000000011100000011110000000000
000001000000000001000000000000010000000011110000000000
010000100000001000000010111101100000011111100000000010
100001001100000001000011010111101001101001010010000101

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000011100111110101011001000011111000000000
000000000000000000100010000000011011000011110000001001
000000000000001011100111100101100000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000001011100111000001001100000011111000000000
000000000000000001000010000000001001000011110000000000
000000000000000001000010000111001101000011111000000000
000000000000000001000000000000111000000011110000000000
000000000000000101000110110101001101000011111000000000
000000000000000000000010100000111000000011110000000000
000000000000001101100110010111111101000011111000000000
000000000000000101000010100000001010000011110000000000
000000000000000000000110000111111100000011111000000000
000000000000000000000000000000101010000011110000000000
000000000000000001100000010101011101000011111000000000
000000000000000000000010000000111101000011110000000000

.logic_tile 2 19
000010100000001000000011100011100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000001010111000000000101000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000001111100000000101101000001100111000000000
000000000000000111100000000000001000110011000000000000
000000000000000011100011100001001001001100111000000000
000000000000000111100000000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000010000101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000001000000000000001000110011000000000000

.logic_tile 3 19
000000000000000000000111000001001001000011100000000000
000000000000000000000000000111101110000011110010010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000011100111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000110000000000010110000001001000000000000000000

.logic_tile 5 19
000000000000000000000111000101011011000011111000000000
000000000000000000000100000000001010000011110010010000
000000000000011000000111000101011110000011111000000000
000000000000101011000100000000010000000011110010000000
000000000001011001100110000001001000010100000010000000
000000000000000001000000001101100000111100000000000000
000000001010001111000000001111111001000000000000000000
000000001010000011000011111101101001010010000000000000
000000100000000000000000000000000000000000000000000000
000011000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 6 19
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000010000000000000101100000000000001000000000
000001001100100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000110000000000111100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 19
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000001000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000010000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 9 19
000000000000000000000011110111101000100000000000000001
000000000000000000000011110101101011000100000000010000
001000000000001011100000001101101010100010000000000000
100000000000000111100010100001111011000100010000000000
110000000001000101000010101111000001001100110000100001
110000000000101111100010100111001100110011000000000000
000000000000000111000111011011101000111001010100000000
000000001110000101000111100011111100010110001010000111
000000000000000111100110100101101101111101000100000111
000000000000000000100000000111111101111000000010000010
000000000010111101100000000001111100110001110110000100
000000000001110001000010010011011111110000010010100001
000000000000000111100010011101101001100010000000000000
000000000000000001100010101001011010000100010000000000
010000000000001001100000010111011101110001110110000101
100000000000000101000011100101011110110000101001000000

.logic_tile 10 19
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000100101100000000101000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000001000010100001101000001100111000000000
000000000000000111000000000000001010110011000000000000
000000000010001101000110100101001001001100111000000000
000000000010010101000000000000001010110011000000000000
000000100000000000000111000101001001001100111000000000
000011000000000000000100000000001011110011000000000000
000000000001010000000000000101001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000011100000000101001001001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000100000000000000000000000000000000001000000000
000000001010000000000011110000001110000000000000000000
000000000000000000000111100000001000001100111000000000
000000000000000000000100000000001101110011000001000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000001000000
000000000000001000000110010000001001001100111010000000
000000100000000111000111100000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000011110000100000110011000001000000
000000100000001000000000000000001001001100111000000000
000000000000001011000000000000001110110011000000000000
000000000000000001100000000000001000001100111000000000
000000000000000000100000000000001101110011000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000101011000000011111000000000
000000000000000000000000000000011011000011110000010000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000010000000001000000111000111000000000000001000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 2 20
000000100000001000000111010000001000111100001000000000
000000000000000001000011000000000000111100000000010100
000000000000000101000010110001101101001100110000000000
000000000000000101000011100000101101110011000000000000
000000000000000001100010101111111011000000010000000000
000000000000000000000010101011101111100000000000000000
000000000000001011100010000111111011100010000000000000
000000000000001011000010101111011011000100010000000000
000000100001100101100110010011011100011111110000000000
000000000001010001100010000001101101111111110001000000
000010000000000001100010011101101010100010000000000000
000001000000000000000011111001001001001000100000000000
000000100000000000000110110011011001100010000000000000
000000000010000000000110111111001000000100010000000000
000000000000000101100110011101001000110011000000000000
000000001100000001100010000111111011000000000000000000

.logic_tile 3 20
000001000101000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011101000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000010000000000000000001000110011001000000000
000000000000100000000000000000001111110011000000000000
000001000001000000000111100000001001110011001000000000
000000101000000000000000000000001111110011000000000000
000000000000000001000000000000001000110011001000000000
000000000000000000000000000000001110110011000000000000
000000101100101001000011110111101000101010101000000000
000000000001000111100111100000000000101010100000000000
000000000000000000000011100000001000110011001000000000
000000000011010001000100000000001101110011000000000100

.logic_tile 4 20
000000000000001000000111111101101000000100000000000000
000000000000001011000110001011001101000000000000010000
000000000000001111000111100001111010110011000000000000
000000000000000011000110010101101111000000000000000000
000000000000100011100010011011001110100010000000000000
000000000000000001100011000001101000001000100000000000
000000000000000011100000011001011110100000000000000000
000000000000001001000011111011101100000000000000000000
000000000000001101000010010001011000100010000000000000
000000000000000001100011000111111011000100010000000000
000000000000001111000110011011001111001110000000000010
000000000000000001000010101111011000000110000000000000
000000000100001101100110001000001011100001000000000000
000000000000000111100010000011011111010010000000000000
000000000000000101100011111101011011001000100000000000
000000000000000000100010000011001011010001000000000000

.logic_tile 5 20
000000100000000000000000010001100000000000001000000000
000001000000100000000011100000100000000000000000001000
000000000000000111000111100111100000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000001001000000000000011100000000000001000000000
000000001000011111000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000010100000000000000000000000000000000000000000000000
000000100001000000000000010001100000000000001000000000
000000001010001111000011010000000000000000000000000000
000000000110010111000000000011000000000000001000000000
000000000001110000000000000000000000000000000000000000
000010000100000111000000000101001000000011100000000000
000000000000000000100000001011001001000011110000000000
000000001010000011100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100110000000000000000000000000000
000000100001110000000000000000000000000000
000001000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000001000000000000000000000000000000000
000010101110000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000100000000111100000001000111100001000000000
000000000100010000000100000000000000111100000001010000
000000000000001001100000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000111100110001101101010001000000000000000
000000000000000111100011101101011011000001000000000000
000001001110001111100011100001100000000000000000000000
000000100001010001100000000101000000111111110000000000
000010100000001000000000010001011111100010000000000000
000000000000001011000010001111101001001000100000000000
000000001110000000000111001011011011110011000000000000
000000000000000000000000001111001101000000000000000000
000000000001010000000111000000011000100000000000000000
000000000000000000000000001011001010010000000010000000
000001000000001000000000010000000000000000000000000000
000010100000000011000011000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000111100000000000001000000000
000000000110000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000100000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 9 20
000010100000010000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001001110100101000000011011011111001000100000000000
000000100001000000000010000101101000010001000000000000
000000100000000101000000001101001010000000100000000000
000001000100000111000011101001011010100000000000000000
000001001100001011100000000000000000000000000000000000
000000100000001011100010100000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000001100000000000000001101101000100000000000000000
000000000000000000000010011101011001000000100000000000
000000000000000000000000001000011000101010100000000100
000000000000000000000000001011000000010101010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000001101001001100110000000000
000000000000000000000000000000101010110011000000010000
001010000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000001000101100011100010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010101110100000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000010000000000000000011111010101000010100000100
100000000000100000000000000101111110010110110000100000

.logic_tile 11 20
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000100000110011000000010000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000011100110000001000000000000001000000000
000000000000000111100100000000001110000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000111000011000000101010000000000000000000
000000000000000111100011110111001011101010101000000000
000000000000000001100010010101101000010101010000000000
000000000000001001100011110101000000000000001000000000
000000000000001001100010010000101011000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000010110000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001101100000010111000001000000001000000000
000000000000001101100010000000001010000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 3 21
000000000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000110000
000000000000010000000000000101101011110011000000000000
000000000000000000000000000111001011000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000101110000000000111000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000011100111000011000000000000001000000000
000000000000100000100100000000000000000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000100000000111000011100000000000001000000000
000001000001010000000000000000000000000000000000000000
000000000001011011100010100000000001000000001000000000
000000000000101011000100000000001110000000000000000000

.logic_tile 5 21
000000000000000000000111000011100001000000001000000000
000000000000000000000100000000101001000000000000001000
000000000000001011100000010001100001000000001000000000
000000000000000111000011110000001100000000000000000000
000000000000000011100000000011000001000000001000000000
000000000000000000100010000000101100000000000000000000
000000001000000000000000000111100000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000010000001100000000000001000000000
000000001000000000000000000000001110000000000000000000
000000000000000111000010000011100001000000001000000000
000000000000000001100011110000101011000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000001000000000000101001000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000010011001001000011100000000010
000000000100000000000010011001101010000011110000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 21
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000001110001000000111101101111101100010000000000000
000000000000000001000100000001111010000100010000000001
000000000000000000000000010111000000000000000110000001
000000000000001001000011100000000000000001000000000010
000000001100000000000000011111111001110000110110000000
000000000000000000000011000111111001110100010000000010
000000000000000000000000000001111010001100110000000000
000000000000001101000000000000000000110011000000000000
010000000000000000000110101000001101001100110000000000
100000000000000001000000000101001000110011000000000000

.logic_tile 10 21
000000000000000000000011110001000000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000001100000000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000110000000101110000000000000000000
000000100000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000000011010000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000001000000000111000000000000000001000000001000000000
000000100000010000000000000000001000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000001101000010110000000000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001101000000010011100000000000001000000000
000000000000000001100010000000101000000000000000000000
000000000000000101000111000101101100000011111000000000
000000000000000000100000000000011010000011110000000100
000000000000001001000000001011101001011100000000000100
000000000000000011100010100011001011111100000000100000
000000000000000111000000001011011110000000000000000000
000000000000010000000000000111101110100000000000000000
000000000000000101000000000000000000010110100000000000
000000000000001101100000000011000000101001010000000000

.logic_tile 4 22
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000011100000010000001000111100001000100000
000000000000001001000011000000000000111100000000000000
000000000000000011100000011111011001110011000000000000
000000000000000000100011011001101011000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010010011111111000000000000000000
000000000000000000000010001011111111010000000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000110010001101010110011000000000000
000000000000000000000010101101001101000000000000000000

.logic_tile 5 22
000000000000000111000011100001000000000000001000000000
000000000000000000000011100000101100000000000000010000
000000000000000000000011100101100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000001000000000000000001000111100001000100000
000000000000001011000000000000000000111100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000010001111000011110000000000000000000000000000
000000000000000000000111000011011111000010000000000000
000000000000000000000000001011101101000000000000100000
000000000000000000000000000101011011100010000000000000
000000000000100000000000001001001001001000100000100000
000000000000000001000000000000000001100110010000000000
000000000000000000000000000001001001011001100000100000

.ramt_tile 6 22
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000001011100000000111000001000000001000000000
000000000000000011000000000000001001000000000000001000
000000000000000111100111000111000001000000001000000000
000000000000000000000111100000001111000000000000000000
000000000000001011100111000001100000000000001000000000
000000000000001111100000000000101000000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000110110111100001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000001101100000000001001011000011111000000000
000000000000000101000000000000001101000011110000000000
000000000000001101100000000101000001000000001000000000
000000000000000101000010000000101101000000000000000000

.logic_tile 8 22
000000000000000000000000000111111010000011111000100000
000000000000000001000010000000101100000011110001001000
000000000000000000000110000101011011000011111000100000
000000000000001001000000000000001101000011110001000000
000000000000000001100000000011000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001001100010010011111110000011111000000000
000000000000001001100010100000001101000011110000000000
000000000000001101000110000111101110000011111000000000
000000000000000001000000000000011001000011110000000000
000000000000001001100010110001101111000011111000000000
000000000000001011000111010000011100000011110000000000
000000000000000000000110110101100000000000001000000000
000000000110000000000010100000101000000000000000000000
000000000000001101000011100011111111000011111000000000
000000000000000001000110110000111001000011110000000000

.logic_tile 9 22
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000100011100000000000000001000000001000000000
000000000001010000000000000000001000000000000000000000
000000000000000000000111000001001001001100111000000000
000000000000000001000000000000101110110011000000000000
000000000000000000000111000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010000000001101110011000001000000
000000100000000000000000000000001000001100111000000000
000001000000000000000000000000001010110011000001000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100001000000000000001000111100001000000000
000000000001000000000010000000000000111100000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000010011101001010000000000000001
000000000000000000000010011001001101000000000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000101000000000000000000100010

.logic_tile 2 23
000000000000000111100000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
001000000000010001100110000000001010000100101110000000
100000000000000000000000000001011100001000011010000101
000000000000000111100111100000001000000100101100000000
000000000110000000000000000101001001001000011010000101
000000000000001000000000010111001000010100001110000000
000000000000000001000010000001100000000001011011000100
000000000000000001100000000101101000010100001100000100
000000000000000000000000000101000000000001011010000001
000000000000000000000000000000001001000100101100000101
000000000000000000000000000001001000001000011010000001
000000000000000000000110000101101000010100001100000101
000010000000010000000000000101100000000001011010000001
010000000000000000000000000000001001000100101100000100
100000000110000000000000000001001001001000011010000101

.logic_tile 3 23
000000000000000001100110110000000001000000001000000000
000010000000000111000010100000001011000000000000001000
000010100000001101100110110001001000000011111000000000
000000000000000101000010100000011000000011110000000010
000000000000000000000000000101101000000011111000000000
000000000000000111000000000000011101000011110000000010
000000000000101000000010100001011000000011111000000001
000001000001010011000000000000001101000011110000000010
000000000000000000000110010101011001000011111010000000
000000000000000000000010000000001100000011110000000010
000000000000001000000000010111111000000011111010000000
000000000000000001000010100000010000000011110000000010
000000000000000000000000000111111000000011111000000000
000000000000000000000000000000110000000011110000100010
000000000000000001100000010011100001000000001000000000
000000000000000000000010000000101010000000000000000000

.logic_tile 4 23
000000000001000101100110110001000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001101100000010001000000000000001000000000
000000000000000101000010000000100000000000000000000000
000000000000000000000111100001000000000000001000000000
000000000010000000000100000000100000000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000011000000000000000000001000000001000000000
000000000000001001000000000000001011000000000000000000
000000000000000000000000000101111111000011111000000000
000000000000000000000000000000011001000011110000100010
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 23
000010001000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000001000
000000100000000000000000000101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100111000011100111000000000000001000000000
000000100000000000100100000000001110000000000000000000
000000000000000001000000000101100000000000001000000000
000001000010000000000000000000001101000000000000000000
000000000001010000000111100011100000000000001000000000
000000000000101111000100000000000000000000000000000000
000000000000000111100111100111100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000100001000111100000000000000000000000001000000000
000000001000000001100000000000001010000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000101110000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 23
000000000000100000000010100111000000000000001000000000
000000000000000000000111110000001110000000000000010000
001000000100000001100000000000000000000000001000000000
100000000000000000000000000000001100000000000000000000
010000000000000000000110000000001000111100001000000000
100000000000001001000000000000000000111100000000100000
000000100000001000000000001001001101010111100000000000
000001000000000111000010000111111011000111010000000000
000000000000001101100000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000000000000001111001001010111100000000000
000010000000000000000000000101111110001011100000000000
000001000000001001000010001001100000010110100110000001
000000000000000101000000000111001100110110110001100011
010000000000000111000000000101011110010111110110000000
100000000000000001100000001001101010010110110011100111

.logic_tile 8 23
000000000000001101000011100001011010000011111000000000
000000000000000001100100000000011000000011110000010000
000000000000001000000000000101011010000011111000000000
000000001110000111000010110000010000000011110000000000
000001000000001001100110011011001001011100000000000010
000000000000001011000110011111101100111100000010000000
000000000000001111000110010001111011000110100000000000
000000001100001001000110011001001101001111110000000000
000000000000000101000110100111011010100010000000000000
000000000000010001000010101011001011001000100000000000
000000000000001000000011100101101110000110100000000000
000000000000000001000100000101011001001111110000000000
000000000000000000000111100001011111000110100000000000
000000000000000101000000000011101010001111110000000000
000000000000000101100110000111111000100010000000000000
000000000110001111000000001101011100001000100000000000

.logic_tile 9 23
000000000000000001000000000111001111010111100000000000
000000000000000000000000001111101110000111010000000000
001000000000001101000010101101101110010111110110100000
100000000000000011000010101101101000010110110010100110
010000000000000011100000001001101101110011000000000000
100000000000000001100000001111001001000000000000000000
000000000000000111100110001011001011000001000000000000
000000000000000001100010111011101001000000000000000000
000010000000001101000011111011111011000110100000000000
000001000000001101100010000111001010001111110000000000
000000000000000001000010000011011000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000111100010001011011111010111100000000000
000000000000000001000011110111111010001011100000000000
010000001010000001000010100001111110000110100000000000
100000000000000000000110001111001010001111110000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001001100110010101000000000000001000000000
000000000000001001100110010000000000000000000000000000
000000000000000001100110010101000000000000001000000000
000000000000000000100110010000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010100011000001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 2 24
000000000000000000000000001101001000010100001110000001
000000000000000000000010101001000000000001011010010101
001000000001010000000010100001101000010100000110000000
100000000000000000000010110011100000000010101010000111
000000000000101101000010101111111011000001000000000000
000000000000000001000000000111101010000000000010000000
000000000000000101000010100000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000101101010001000000000000000
000000000000000000000000000101101100000000000000000000
000000001110000000000000000101111000000000000000000000
000000000000000000000000001101111001000001000000000000
010000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 3 24
000100000000000000000000000101000000000000001000000000
000100000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000001011011101000000000000100000
000000000000000011000000001011011111000000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000001100000000000000000000001100101000000010000000
000000000000000000000000001011010000010100000000000010
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 4 24
000000000101000111000000001111101000000100000000000000
000000000000000000100000000111001010000000000000110000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000111100111111011111111110101000100
000000000000000001000100001111111010111001010010000001
000000000000001000000000010001011110001001010000000000
000000000000011011000011101011011100010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000000000000111100010110000000000000000000000000000
010000000000000111000110110111000000111111110000000000
110000000000001111000011000111000000101001010001000000

.logic_tile 5 24
000000000000001000000000000011100001000000001000000000
000000000000001011000000000000001010000000000000010000
000000100000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010111000000000011001000000000000000000000
000000000010100000000000000001000000010100000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000001001110100000000010000000000000000000000000000000
000000000000000000000111100101101010000000000000000000
000000000010000000000000001111100000010100000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011101000000110000000000
000000000000000000000000000000001001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000001100010100001011010000001010000000000
000000000000000000000000000000000000000001010000000000
001000000000000101000000001111101101011111000110000001
100000000000000000000010111011001000011111100011100011
010000000000000000000000000101100001010000100000000000
100000000000100000000000000000001101010000100000000000
000000000000000000000000001111100000000000000000000000
000000000000001101000010100101100000101001010000000000
000001000000111000000110010000000000000000000000000000
000010100001110001000010000000000000000000000000000000
000000000001010111000111010000000000000000000000000000
000000000000100000100110000000000000000000000000000000
000010100000000000000000001011111010010011110110000000
000001000000000000000000000111011101101011110011100011
010000000001000111100110000001111110001111010110000001
100000100000000000100000001011101001001111111011100010

.logic_tile 9 24
000000000000000101000010110001001010010111110110100001
000000000000000101000110000001101111101001111000000111
001000000000000000000110000001111111011111000100100001
100000000000001111000010110101101010101111011001100101
010000001010001001100000001001111011010011110111100001
100000000000000111000000000001111101101011111001000101
000000000000000000000000000000001101001100000000000000
000000000000000101000010100000001110001100000000000000
000000000000001000000000000000000000000000000000000000
000100000001000001000000000000000000000000000000000000
000000000000000000000000011000001010010100000000000000
000000000000000000000011010111000000101000000000000000
000000000000000000000110000001011110000001010000000000
000000000000000000000000000000000000000001010000000000
010000000000000001100000001001000000000000000000000000
100000000000001101000000000111100000101001010000000000

.logic_tile 10 24
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001101100000000011000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001000001000000000000001110000000000000000000
000000000000010001100000000000000000000000001000000000
000000000000100000100000000000001010000000000000000000
000000000000000000000000010001000001000000001000000000
000000000000000000000011100000101010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000100000001000000000000011100000000000001000000000
000000000000000111000011110000100000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001001100000000101000000000000001000000000
000000000000001001100000000000101000000000000000010000
000000000000000011100000010000000000000000001000000000
000000000000000000100010000000001000000000000000000000
000000000000000000000000010011101001100011110000000000
000000000000000000000011111011001100000010110010000000
000000000000001000000000001000000001111001110000000000
000000000000000001000010000111001000110110110000000000
000000000000001000000000000101101111000000000000000000
000000000000000111000010000011101110010000000000000000
000000000000000001100110101011111001000000000000000000
000000000000000001000010000101111101010000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000001000000000001000000101001010000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000

.logic_tile 2 25
000000000000000101000000000101100000000000001000000000
000000000000000101000000000000100000000000000000001000
001000000000000000000000000001000000000000001000000000
100000000000000000000010110000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000001000111100001000000000
000000000000000000000011000000001011111100000000000000
000000000000001000000110001111101001010100000000000000
000000000000001011000000001101101001110100000000000000
000000000000000000000110010011000001111111110000000000
000000000000000000000010001011001111101111010000000000
000000000000000000000000001111101101000000000000000000
000000000000000000000000001101111001100000000000000100
010000000000000000000000001000011100111110100110000001
100000000000000000000010111011010000111101011010000100

.logic_tile 3 25
000000000000000000000111000101100001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000011100011100101000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000111000111000001100000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000101011100110100111000000000000001000000000
000000000000001011000000000000101111000000000000000000
000000000000000000000110100011000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001101100000010011100000000000001000000000
000000000000010101000010100000001001000000000000000000
000000000000001101100111010011100001000000001000000000
000000000000001011000010100000001010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 4 25
000000000000000000000111100000000000000000001000000000
000000000000000111000000000000001110000000000000001000
000000000000000000000000000111001110101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000000000000000000011001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000001000000000000000111101000101010101000000000
000000000000100000000000000000000000101010100000000000
000000000000000011100111000001001000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000010010011100000000000001001110011001000000000
000001000110100000000000000000001100110011000000000000
000000000000100011100111000011001000101010101000000000
000000000000000000100100000000100000101010100000000000
000000000000000011100000000001001000101010101000000000
000000000000000000100000000000000000101010100000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000111101001101000000010000000000000
000000000000000000000100001001011101000000000000000000
000000000000001111100110010000000000000000000000000000
000000000000001111100110010000000000000000000000000000
000000000000000001100000001001100000000110000000000000
000000000000000000100000000001101010000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000011111111011011000100000000000
000000000000000000000011100101001110011001100000100000
000000000000000000000000000111111110000000000010000000
000000000000000000000000000111101111000000100010000001
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000011110011011111101000000000100000
000000000000000000000011101111111001111000000000000000
000000000000000101100010111000001100000000100000000000
000000000000000000000111010001001011000000010000000000
000000000000001000000000000001111010010100000000000000
000000000000001011000010110011010000000000000000000000
000000000000000111000011100111100001000000000000000000
000000000000000000000010110111001000001001000000000000
000000000000000001000110000011011100010100000000000000
000000000000000101100000001001001100000100000000000000
000000000000110101000000000101111010001100110000000000
000000000000000000100000000000011010110011000000000000
000000000000000000000010101001011110101000000000000000
000000000000000101000000001111111111110100000000000000
000000000000000001100110011000001101000001000000000000
000000000000000000000011011001001000000010000000000000

.logic_tile 9 25
000000000000000000000010110001001111100000010000000000
000000000000000000000110100101111111110000100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010111101010000001000000000000
000000000000001101000010000000001101000001000000000000
000000000000000000000000000111101001101000010000000000
000000000000000000000000001001111111101000000000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000000000000000000000001001001011101000010000000000
000000000000000000000010101111111100010100000000000000
000000000100000000000111000000000000000000000000000000
000000000000001101000110100000000000000000000000000000

.logic_tile 10 25
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000000000101100001000000001000000000
100000000000000000000000000000101101000000000000000000
010000000000000000000010100011000001000000001000000000
110000000000000000000000000000001111000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000000001000010000011100000000000001000000000
000000010000000001000010000000101100000000000000000000
000000010000000000000010000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010001000000000000000011101000111100001000000000
000000010000000000000000000000100000111100000000000000
010000010000000000000010000000001000000011110100000000
100000010000000000000000000000000000000011111000100000

.logic_tile 2 26
000000000000000011100000010101100000000000001000000000
000000000000000000100011010000000000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
000000000000100000000111000001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000100000000000101000000000101000000000000001000000000
000000000000000001000010000000100000000000000000000000
000000010000000001000000000011000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000001001111100001000000000
000000010000000000000000000000001111111100000000000000
010000010000000000000110100000001000000011110100000000
110000010000000000000100000000000000000011110000000010

.logic_tile 3 26
000001000000100011100000000001000001000000001000000000
000010100011010000100000000000001011000000000000010000
000000000000000011100000000101000000000000001000000000
000000000000001101100000000000101110000000000000000000
000000001100000000000111000111001100000011111000000000
000000000000000000000100000000100000000011110000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000100000000000000111100000000100000
000001010000000101100000000001100001001100110000000000
000010110000000101000000000011001000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000010000000000000000000000000000
000000010000000101000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000111100111100000001001110011001000000000
000000000000001101100100000000001101110011000000010000
000000000000000111100111110000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110000101111000100100000000100000
000000000000000000000000000000111001100100000000000000
000000010000001000000000010011111100100000000000000000
000010010000001011000011010001011111001000000000100000
000000010000001001100111011111011100100010000000000000
000000010000000011000111011111001000001000100000000000
000010010000000001000011100001111000100010000000000000
000000010000000000000011100011101101000100010000000000
000000010000000101000000010000011111001100110000000000
000000010000001101100011001111001110110011000000000000

.logic_tile 5 26
000000000000000000000110010101001111000011111000000000
000000000000000000000010000000001101000011110001001000
000000000000000001100110100101000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000101000000011100111111000000011111000000000
000000000000000001000000000000011001000011110000000000
000000000000001111000110010111011110000011111000000000
000000000000000001100011010000101001000011110000000000
000000010000000000000111000101111101000011111000000000
000000010000000000000111110000011100000011110000000000
000001010000000000000111010111101111000011111000000000
000010110000000001000011010000101000000011110000000000
000000010000000011100010000111101100000011111000000000
000000010000001101100010000000111101000011110000000000
000000010000000011100010010101111011000011111000000000
000000010000000001000010000000101011000011110000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000101000000000000011100000000000001000000000
000000000011011111000011110000100000000000000000001000
001000000000000111100000011101011010010100001100000000
100000000000001001100010000011010000000001010000000000
010000000000000001100000011101001000010100000100000000
010000000000000000000010000101100000000001010000000000
000000000000000001100110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000001111011101001010000000000
000000010000000000000010100001001100101011010000100000
000000010000000001100110001001101100101000000000000000
000000010000000101000000001011110000000001010000000000
000000010000000000000000000111001011110011000000000000
000000010000000000000010010101111000000000000000000000
010000010000000000000000001000000001000110000100000000
100000010000000000000000001011001100001001000000000000

.logic_tile 8 26
000000000001110000000000010101000000000000001000000000
000000000001010000000011010000000000000000000000001000
000000000000001000000000000001000001000000001000000000
000000000000001011000000000000101100000000000000000000
000000100000001000000000000011101001001100111000000000
000000000000001011000000000000001000110011000000000000
000000000000000000000010000111101001001100111000000000
000000000000000000000000000000001100110011000000000000
000000010000000000000000000011101000001100111000000000
000001010000000001000010000000001101110011000000000000
000000010000000111000000000011101001001100111000000000
000000010000000001000000000000001100110011000000000000
000001010000000000000000000011101000001100111000000000
000010010000000000000000000000001100110011000000000000
000000010000000001000000000101101001001100111000000000
000000010000000000000000000000101100110011000000000000

.logic_tile 9 26
000000000000001001100110001011111100011110110100000000
000000000000000001100000000001011000000100101001000000
001000000000001101100000000101001100000000000000000000
100000000000001111000000000101110000000001010000000000
010000000000001001100110100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000001001000000000000
000000000000000000000000000101001000000110000000000000
000000011100000000000110100101011000010100000000000000
000000010000000000000011101011000000000000000000000000
000000010000000001100111000111101100100111010000000000
000000010000000000000000000001111010000111000000000000
000000010000000000000000000001001101100000010000000001
000000010000000000000000000101111111110000100000000000
010000010000001101100010100111111111111000000000000000
100000010000000001000100001001011110110000000000100000

.logic_tile 10 26
000000000001010000000111010000000000000000001000000000
000000000000100000000111110000001101000000000000001000
000000000000000000000000010001101100001100111000000000
000000000000000000000011010000110000110011000001000000
000000000000000011100000000101101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000100011100000000111001000001100111000000000
000000000001000000100011100000000000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000011110000100000110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000011100000000000001000001100111000000000
000000010000000000100000000000001010110011000000000000
000000010000000000000000000001001000001100111010000000
000000010000000000000000000000100000110011000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000111100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000010011100000001100110000000000
000000010000000000000011110000101010110011000000000000
000000010000000000000000000001011100010100000000000000
000000010000000000000000000001100000010110100001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000010000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111101001001100111000000000
000000000001010111000000000000001110110011000000000000
000000000001000000000111000011001001001100111000000000
000000000000100000000100000000001110110011000000000000
000000010000011000000000000111101001001100111000000000
000000010000000101000010010000001101110011000000000000
000000010000001000000000010011001001001100111000000001
000000010000000101000010100000101110110011000000000000
000000010000000101100000010111001001001100111000000000
000000010000000000000010100000101011110011000010000000
000000010000101101100000000111001001001100111000000000
000000010000011101000000000000001110110011000000000000

.logic_tile 3 27
000000000000001000000110110011101001111000110100000000
000000000000001111000010100000011111111000110000000010
001000000000010111000110111101101101101000010100000000
100000000000000101000011110011101001111000100000000010
010000000000000000000010100101101110101001010100000000
100000000000000000000100000111100000111110101000000010
000000000000001000000010101000011001111000000000000000
000000000000000101000110110101011111110100000000000000
000000010000001000000000001000011100111000110110000000
000000010000001011000000000001001000110100110000100010
000000010000000101100000010011101001111001010100000000
000000010000000000000011000000111100111001010000000010
000000010000001101100110000111011110101001010100000000
000000010000001011000000001111000000111110101000000010
010000010000000000000110001101011000000001010000000000
100000010000000001000010110001110000000011110000000000

.logic_tile 4 27
000000000000000000000011100111000000000110000100000001
000000000000000000000100000000101100000110000001000000
001000000000001000000110001011100000100000010000000000
100000000000000101000010110111001001110000110000000000
010000000000000000000010001011000000010110100010000001
100000000000000001000000000111000000000000000010000110
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000010000001011100000001000001010101010100000000000
000000010000000001100000000001000000010101010000000000
000001010000000001000000000000011100000000110000000100
000010010000000001000000000000001001000000110010000000
000000010000001000000000011001111011000000010000000000
000000010000000011000010001101101111000001000000100000
010010110000001001100010000101011001100010000000000000
100001010000000111000000000111111100001000100000000000

.logic_tile 5 27
000000000000100000000000000011111100000011111000000000
000000000001000000000000000000011100000011110000010000
000000000000000000000000000101001110000011111000000000
000000000000000000000000000000001111000011110000000000
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010110000001000000000000000000000000000001000000000
000001010000000001000000000000001111000000000000000000
000000010000000001000010100111000000000000001000000000
000000010000000000000100000000100000000000000000000000
000000010000000011100011100000000000000000001000000000
000000010000000000000010000000001111000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000100000000000000000000000

.ramb_tile 6 27
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000

.logic_tile 7 27
000000000000000000000111010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000111101111000000101001010000100000
100000000000000000000000000011100000000000000000000010
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000011011100100011110110000000
000000000000000111000000001001111101110011111001100000
000000010000000000000110000001101000101000010000000001
000000010000000000000010000101111101000000000000000000
000000010000000001000000011000000001111001110000000000
000000010000000000000010100101001001110110110010000000
000010010000000111100110010111001000101001010000000000
000001010000000000100011010101111101000010000000000000
010000010000000101000000011111011111110000110000000000
100000010000000000000010001111001010111000110010000001

.logic_tile 8 27
000000000000001000000011100001001001010010000000000000
000000000000001001000010110001101010000000000000010000
001000000000001000000000000101011110101000000000100000
100000000000000001000011110111111010110100000000000000
110000000000001101000110010000001010000011110100000000
110000000000000111100110000000010000000011111000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000010000000000000000000101000000000110000000000000
000010110000000000000000000101101001000000000000000010
000000010000000001100000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000001000000011101111111011001111000000000000
000000010000000001000100000011001001001101000000000000
010000010000001000000110000000011001000000110000000000
100000010000001101000000000000001100000000110000100010

.logic_tile 9 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000100000000000000000001111000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100110010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000011010000000000110010101101000001100111100000000
000000010000000000000010000000100000110011000000000000
110000010000001000000110110101101000001100111100000000
000000010000000001000010100000100000110011000000000000

.logic_tile 10 27
000000000000000000000000000111001000001100110000000000
000000000000000000000000000000100000110011000001010000
001000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000000000000000000011101101011100000000000000000
000000000000000000000010100101111101000000000000000100
000000000000000101100110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000001101101011000010000000000001
000000010000000000000000001011111010000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000001000000001001100110100000000
000000010000000000000010001101001101110011000000000000
110000010000000000000000000000011010000011110100000000
000000010000000000000000000000010000000011110000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000001111000001100000010000000001
000000000000000000000000000111101100000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011001111000000000010000001
000000000000000000000000000011111110010000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101111110011000000010000
000000000000001000000000010011101000100000110000000000
000000000000001001000010010011101101110000010000000000
000000000000001001100110011011011101000000010000000000
000000000000001001100010011001011110000000000000000000
000000000000001001100000000111111001000010000000000000
000000000000001111100000000011011101000000000000000000
000000000000000101000010001101001011000000000000000000
000000000000000000000000000101101000000001000000000000
000000000000000001100010111101000000010110100000000000
000000000000000000000010000101000000000000000000000000
000000000000000000000110100000011101100000000010000000
000000000000000000000100001101001111010000000010000000
000000000000000101000110000001111010000000000000000000
000000000000000000000000001101001010100000000000000000

.logic_tile 3 28
000000000000001000000000000000000000000000001000000000
000000000000001001000010100000001000000000000000001000
000000000000000101000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000001101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100010100000001010110011000000000000
000000000000010000000000000101101000001100111000000000
000000000000100000000000000000100000110011000000000010
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000001000000000000000000000000110011000000000000

.logic_tile 4 28
000000000000000000000000000111100000000000001000000000
000010100000000111000000000000000000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000000000000000101001000001100111000100000
000001000000000111000011100000101100110011000000000010
000000000000000111000000000101101001001100111000100000
000000000000000000000000000000001111110011000000000010
000000000000001001100000010101001001001100111000000000
000000000000001001100010010000001110110011000000100010
000000000000000001100010100011001000001100111000000000
000000000000000000100100000000101010110011000000100010
000000000000000000000000000011001000001100111000000001
000000000000000000000000000000001000110011000000000000
000000000000001101000000010101101001001100111000000000
000000000000001001100010010000001101110011000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000001000000000
000010101100000000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000010000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000101100000011111100000000000
100000000000000000000010101001001000001001000000000000
000000000000000111100000000101101100000001010100000000
000000000000000000100000001011001010010001110000000000
000000000000000101000000000000011110001100110000000000
000000000000000101100010010000011111110011000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001111111110100110000000100
000000000000000000000000000000101011110100110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000100101100110001111111010100000000100000000
100000000000000000000000000101101000110110110000000000

.logic_tile 8 28
000010000000000000000000000000000000000000001000000000
000001000000000000000010100000001001000000000000001000
001000000000000111000000000101001001001100111100000000
100000000000000000000000000000011000110011000000100000
110000000000100001100000000111001000001100111100100000
010000000001010000000010110000100000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000011010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000111101110110000110000000000
000000000110000000000000001011011011110000100000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000101001000001100111100000000
000000001110000000000000000000000000110011000000010000
001000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000000000101101000001100111100000001
000000000000000000000000000000100000110011000000000000

.logic_tile 10 28
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000011100000010100000000000
000000000000000000000010101011000000000001010000000000
000000000000001101100110110101101100100000000000000000
000000000000000101000010100101101000000000000000000000
000000001010001101100010100011101010000010000000000000
000000000000000101000010110101001101000000000000000000
000000000000000001100110001101101011001000000000000000
000000000000000000000100001001011011000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000001011111110000010000000000000
000000000000000000000000000101101011000000000000000000
000000000000000000000000000101111001000010000000000000
000000000000001101000000001101111010000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
001000000000000000000110000111111100100000000000000000
100000000000000000000000001111001101000000000000000000
110000000000000000000000000001100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000000101000000001111000000101001010000000000
000000000000000000000110110000000001001111000000000000
000000000000000000000110100000001100001111000000000000
000000000000000101100000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 2 29
000000000000100000000110100000000001000000001000000000
000000000001010000000011100000001011000000000000001000
001000000000000101100000000101011010110011001100000000
100000000000000000000010110000111110001100110000000000
010000001100001000000010100001101000110011001100000000
010000000000000101000110110000001100001100110000000000
000000000000000000000110110011001000110011001100000000
000000000000000000000010100000001010001100110000000000
000000000000001000000000000101101000110011001100000000
000000000000001101000000000000101100001100110000000000
000000000000000000000000000011001000110011001100000000
000000000000000000000000000000001001001100110000000000
000000000000001000000000000101001000110011001100000000
000000000000001101000000000000101100001100110000000000
000000000000000000000000000001101000110011001100000000
000000000000000000000000000000101110001100110000000000

.logic_tile 3 29
000000000000001111100000000000001001001100111000000000
000000000000000001100010010000001011110011000000010000
001000000000000101000000000111001001111001010100000000
100000000000000000000000000011001110101001111000000010
010000000000000000000111000111100000101001010000000000
100000000000000000000010101001101011010000100000000000
000000000000000000000110000001000000010000100000100000
000000000000000000000000000001101011010110100000000000
000000000000001001100000010001000000000110000000000000
000000000000001001000010000000001001000110000000100010
000000000000000000000000001011000001101001010100000000
000000000000000000000000000001101110111001111000100010
000000000000000001100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010000000000001000000000010001001101101000010100000000
100000000000000001000010011111001110110100010000000010

.logic_tile 4 29
000000000000000101100000000001001001001100111000100000
000000000000000000000000000000001010110011000000010010
000000000000000000000000000000001000111100001000100001
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000100000000000000000001000
001000000000001000000010100001000000000000001000000000
100000000000000001000000000000100000000000000000000000
000000000000000001000000001101101001010010000000000000
000000000000000000000000000111101000110111100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111011010011000100100000000
000000000000000000000000000001111010010100100000000000
000000000000000000000000000001101001100000000000000000
000000000000000000000000000000011001100000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001111010010000000000000000
000000000000000000000000000111111001110000000000000000
000000000000000001100000010101101100101000010000000000
000000000000000000000011100000001110101000010000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000001011111100000000000000000
000000000000000000000000000000101011100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 29
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
001000000000000000000110000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000

.logic_tile 10 29
000000000000000000000010110000000000100000010000100100
000000000000000000000010100111001111010000100000100100
000000000000001000000110011111111000100000000000000000
000000000000001011000010001101011001000000000001000000
000000000000000001000110100101101101100000000000000000
000000000000000000000010100000001000100000000000000000
000001000000000011100010101101011010101000000000000000
000010000000000101100010101011010000000000000001000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010100101101101101001010010000000
000000000000000000000100001101011001111001010000000000
000000000000000001100110000000000000000110000000000000
000000000000000000000000001101001001001001000000000000
000000000000000101000000001111100000101001010000000000
000000000000000000100000001101000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000101000000000000011010110000000000100100
000000000000000000000000000000001110110000000000000010
001000000000000000000000000111000000101001010000000000
100000000000000000000000000000000000101001010010000000
000000000000000001100000000000011010000100000110100001
000000000000000000100010100000000000000000000011000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000001001011011111110000000000
000010100000000000000000000101011100111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000101000000000011101000110011001100000000
000000000000000111000000000000101000001100110000010000
001000000000000000000000000101001000001100110100000000
100000000000000000000000000101000000110011000000000000
010000000110000001100111100101100000010110100000000000
110000000000000111000100000000100000010110100000000000
000000000000000000000010100000000000001111000000000000
000000000000000000000010100000001000001111000000000000
000000001110000000000000000111011011100000000000000000
000000001000001011000000000101011011000000000000000000
000000000000000000000110000000001100000011110000000100
000000000000000000000000000000000000000011110000000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000001101000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000010110100000000000
000000000000000000000100001001000000101001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000010110000000001000000001000000000
000000000000000000000010000000001101000000000000001000
001000000001001001100110000000011100001100111000000000
100000000000000001000000000000011101110011000000000000
000000000000000000000110001001101000001011100000000000
000000000000000000000000000001101111011101000000000000
000000000000000000000000000111001011001001000100000000
000000000000000000000000001001111000101110000000000000
000010100000000001100110001011101000001101010100000000
000001000000000000000000000001111001001100000000000000
000000000000000000000011111111000000000110000000000000
000000000000000000000110001001101100011111100000000000
000000000000000000000011101001011000100000000100000000
000000000000000000000100001011111111111001110000000000
010000000000000000000000000011111000101000000000000000
100000000000000000000000001011100000000000000000000000

.logic_tile 9 30
000000000000000101000000000000001000001100110100000000
000000000000000000000000000000001100110011000000010000
001000000000000101000010100101100000100000010000000000
100000000000000000000010100001101010000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001101101000010000000000000
000000000000000000000000001001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000110000000000000
000000000000000000000000000101101000000000000000000000

.logic_tile 10 30
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000001110000110000
000000000000000100
000000000000000001
000001111000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000001011000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000111110
000000000000010100
001001110000000100
000000001001000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 18 31
110000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001000000000000100
000000000000000000
000000000000000000
100100000000000000
000010000000000000
000001010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 rst_$glb_sr
.sym 8 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_$glb_sr
.sym 1232 P1A9$SB_IO_OUT
.sym 2086 P1A9$SB_IO_OUT
.sym 2911 P1A9$SB_IO_OUT
.sym 3026 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 3027 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 3028 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 3029 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 3030 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 3031 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 3032 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 3250 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 3251 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3252 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 3253 vga.blank_v
.sym 3255 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 3257 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 3298 vga.count_v[4]
.sym 3300 vga.count_v[1]
.sym 3303 $PACKER_VCC_NET
.sym 3310 vga.count_v[5]
.sym 3517 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 3550 vga.count_v[8]
.sym 3552 vga.count_v[6]
.sym 3554 vga.count_v[7]
.sym 3556 vga.count_v[3]
.sym 3560 vga.count_v[2]
.sym 3665 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 3727 $PACKER_VCC_NET
.sym 3762 P1A9$SB_IO_OUT
.sym 3770 vga.count_v[8]
.sym 3873 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 3876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 3877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 3878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 3879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 3880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 3931 vga.vs_out_SB_DFFESR_Q_E
.sym 4085 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 4160 vga.ball_pos_v[0]
.sym 4383 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4390 vga.ball_pos_v[1]
.sym 4652 P1A9$SB_IO_OUT
.sym 4766 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 4773 P1A9$SB_IO_OUT
.sym 5045 vga.count_h[3]
.sym 5047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[11]
.sym 5088 rst
.sym 5097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 5199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5200 vga.blank_h_SB_DFFESS_Q_E
.sym 5201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5202 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 5203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5227 P1B4$SB_IO_OUT
.sym 5295 vga.blank_h
.sym 5411 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 5412 vga.blank_h
.sym 5461 vga.count_h[6]
.sym 5467 vga.count_h[5]
.sym 5497 vga.count_h[0]
.sym 5498 $PACKER_VCC_NET
.sym 5619 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 5620 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 5826 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 5828 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5916 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 5918 vga.ball_pos_h[0]
.sym 5933 vga.ball_motion_l
.sym 5938 locked_SB_LUT4_I3_O
.sym 5942 rst
.sym 6053 rst_counter[6]
.sym 6054 rst_counter_SB_LUT4_O_7_I3[1]
.sym 6055 rst_counter_SB_LUT4_O_7_I3[2]
.sym 6056 rst_counter[4]
.sym 6058 rst_counter[7]
.sym 6059 rst_counter[5]
.sym 6060 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 6130 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 6131 vga.ball_motion_l
.sym 6150 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 6163 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6282 rst
.sym 6284 rst_SB_DFF_Q_D[0]
.sym 6588 rst
.sym 6617 rst
.sym 7314 P1A9$SB_IO_OUT
.sym 7905 P1A9$SB_IO_OUT
.sym 8505 vga.count_v[1]
.sym 8629 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 8630 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 8649 vga.count_v[6]
.sym 8650 vga.count_v[8]
.sym 8651 vga.count_v[7]
.sym 8652 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 8655 vga.count_v[1]
.sym 8657 vga.count_v[2]
.sym 8659 vga.count_v[3]
.sym 8660 vga.count_v[0]
.sym 8773 vga.count_v[1]
.sym 8774 vga.count_v[2]
.sym 8775 vga.count_v[3]
.sym 8776 vga.count_v[4]
.sym 8777 vga.count_v[5]
.sym 8778 vga.count_v[6]
.sym 8779 vga.count_v[7]
.sym 8797 vga.count_v[4]
.sym 8800 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 8803 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 8806 $PACKER_VCC_NET
.sym 8807 vga.count_v[1]
.sym 8815 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 8816 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 8817 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 8822 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 8828 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8829 $PACKER_VCC_NET
.sym 8832 $PACKER_VCC_NET
.sym 8834 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 8835 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 8836 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 8837 $PACKER_VCC_NET
.sym 8838 vga.count_v[1]
.sym 8839 vga.count_v[2]
.sym 8840 vga.count_v[3]
.sym 8841 vga.count_v[4]
.sym 8842 vga.count_v[5]
.sym 8843 vga.count_v[6]
.sym 8844 vga.count_v[7]
.sym 8845 $nextpnr_ICESTORM_LC_37$O
.sym 8848 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 8851 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 8853 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 8854 $PACKER_VCC_NET
.sym 8855 vga.count_v[1]
.sym 8857 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 8860 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 8861 vga.count_v[2]
.sym 8863 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 8865 $PACKER_VCC_NET
.sym 8866 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 8867 vga.count_v[3]
.sym 8869 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 8871 $PACKER_VCC_NET
.sym 8872 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 8873 vga.count_v[4]
.sym 8875 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 8877 $PACKER_VCC_NET
.sym 8878 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 8879 vga.count_v[5]
.sym 8881 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 8883 $PACKER_VCC_NET
.sym 8884 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 8885 vga.count_v[6]
.sym 8887 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 8889 $PACKER_VCC_NET
.sym 8890 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 8891 vga.count_v[7]
.sym 8919 vga.count_v[8]
.sym 8921 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 8922 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 8923 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 8924 vga.count_v[0]
.sym 8925 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 8926 vga.vs_out_SB_DFFESR_Q_E
.sym 8929 vga.blank_v
.sym 8932 vga.count_v[6]
.sym 8933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 8934 vga.count_v[3]
.sym 8936 vga.count_v[7]
.sym 8940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 8942 vga.count_v[2]
.sym 8943 vga.count_v[2]
.sym 8944 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 8945 vga.count_v[3]
.sym 8946 vga.count_v[0]
.sym 8947 vga.count_v[4]
.sym 8949 vga.count_v[5]
.sym 8951 vga.count_v[6]
.sym 8952 vga.count_v[8]
.sym 8953 vga.count_v[7]
.sym 8955 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 8962 vga.count_v[2]
.sym 8965 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 8969 vga.count_v[1]
.sym 8971 vga.count_v[3]
.sym 8972 vga.count_v[4]
.sym 8973 vga.count_v[5]
.sym 8974 vga.count_v[6]
.sym 8975 vga.count_v[7]
.sym 8976 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 8977 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 8978 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 8981 vga.count_v[0]
.sym 8984 vga.count_v[8]
.sym 8986 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 8990 $PACKER_VCC_NET
.sym 8992 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 8994 $PACKER_VCC_NET
.sym 8995 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 8996 vga.count_v[8]
.sym 8999 vga.count_v[8]
.sym 9000 vga.count_v[3]
.sym 9001 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9002 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 9005 vga.count_v[2]
.sym 9006 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 9007 vga.count_v[1]
.sym 9008 vga.count_v[0]
.sym 9011 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 9023 vga.count_v[4]
.sym 9024 vga.count_v[7]
.sym 9025 vga.count_v[6]
.sym 9026 vga.count_v[5]
.sym 9037 vga.count_v[0]
.sym 9039 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 9040 P1B9$SB_IO_OUT_$glb_clk
.sym 9041 rst_$glb_sr
.sym 9085 vga.count_v[8]
.sym 9091 rst
.sym 9093 vga.count_v[4]
.sym 9094 vga.count_v[1]
.sym 9095 vga.count_v[5]
.sym 9096 vga.count_v[0]
.sym 9098 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 9120 vga.count_v[0]
.sym 9125 vga.count_v[1]
.sym 9126 $PACKER_VCC_NET
.sym 9127 vga.count_v[2]
.sym 9129 vga.count_v[3]
.sym 9131 vga.count_v[4]
.sym 9133 vga.count_v[5]
.sym 9135 vga.count_v[6]
.sym 9137 vga.count_v[7]
.sym 9139 $nextpnr_ICESTORM_LC_22$O
.sym 9142 vga.count_v[0]
.sym 9145 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 9147 vga.count_v[1]
.sym 9148 $PACKER_VCC_NET
.sym 9151 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 9153 $PACKER_VCC_NET
.sym 9154 vga.count_v[2]
.sym 9157 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 9159 vga.count_v[3]
.sym 9163 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 9165 vga.count_v[4]
.sym 9169 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 9172 vga.count_v[5]
.sym 9175 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 9177 vga.count_v[6]
.sym 9181 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 9184 vga.count_v[7]
.sym 9213 vga.vs_out
.sym 9238 vga.ball_pos_v[6]
.sym 9239 vga.count_v[8]
.sym 9240 vga.count_v[3]
.sym 9241 vga.count_v[2]
.sym 9244 vga.ball_pos_v[5]
.sym 9245 vga.ball_pos_v[3]
.sym 9246 vga.ball_pos_v[8]
.sym 9248 vga.ball_pos_v[7]
.sym 9249 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 9270 vga.count_v[8]
.sym 9286 $nextpnr_ICESTORM_LC_23$I3
.sym 9289 vga.count_v[8]
.sym 9296 $nextpnr_ICESTORM_LC_23$I3
.sym 9362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 9363 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 9364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 9365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 9366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 9367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 9371 locked_SB_LUT4_I3_O
.sym 9384 vga.count_v[1]
.sym 9391 vga.count_v[1]
.sym 9392 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9402 vga.count_v[2]
.sym 9403 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 9404 vga.ball_pos_v[1]
.sym 9405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 9406 vga.count_v[3]
.sym 9408 vga.ball_pos_v[0]
.sym 9409 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9410 vga.count_v[6]
.sym 9411 vga.count_v[4]
.sym 9412 vga.count_v[7]
.sym 9413 vga.count_v[5]
.sym 9414 vga.count_v[1]
.sym 9416 vga.count_v[0]
.sym 9418 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 9419 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 9420 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 9421 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 9422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 9423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 9424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 9428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 9430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 9431 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 9433 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 9435 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9436 vga.count_v[0]
.sym 9437 vga.ball_pos_v[0]
.sym 9439 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 9441 vga.count_v[1]
.sym 9442 vga.ball_pos_v[1]
.sym 9445 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 9447 vga.count_v[2]
.sym 9448 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 9449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 9451 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 9453 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 9454 vga.count_v[3]
.sym 9455 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 9457 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 9459 vga.count_v[4]
.sym 9460 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 9461 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 9463 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 9465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 9466 vga.count_v[5]
.sym 9467 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 9469 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 9471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 9472 vga.count_v[6]
.sym 9473 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 9475 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 9477 vga.count_v[7]
.sym 9478 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 9479 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 9507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9508 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 9509 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 9510 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9511 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9512 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 9513 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 9514 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 9522 vga.ball_pos_v[1]
.sym 9525 vga.ball_pos_v[2]
.sym 9535 vga.count_v[4]
.sym 9538 vga.count_v[3]
.sym 9539 vga.count_v[2]
.sym 9540 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9542 vga.count_v[5]
.sym 9543 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 9555 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 9556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 9559 vga.count_v[8]
.sym 9572 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9580 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 9582 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 9583 vga.count_v[8]
.sym 9584 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 9586 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 9589 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9592 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 9594 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9598 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 9601 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 9606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 9613 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 9618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9622 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 9625 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 9668 vga.ball_pos_v[4]
.sym 9669 vga.ball_pos_v[8]
.sym 9671 vga.ball_pos_v[2]
.sym 9675 vga.ball_pos_v[5]
.sym 9676 vga.ball_pos_v[6]
.sym 9681 $PACKER_VCC_NET
.sym 9683 rst
.sym 9690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 9695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 9730 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 9735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 9742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 9747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 9754 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 9759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 9766 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 9771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9802 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 9803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[10]
.sym 9819 vga.ball_pos_v[2]
.sym 9828 P1A9$SB_IO_OUT
.sym 9830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9832 $PACKER_VCC_NET
.sym 9836 $PACKER_VCC_NET
.sym 9837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 9858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 9877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 9882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 9889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 9894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 9901 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 9906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9910 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 9913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[31]
.sym 9918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9949 vga.count_h[1]
.sym 9950 vga.count_h[2]
.sym 9951 vga.count_h[3]
.sym 9952 vga.count_h[4]
.sym 9953 vga.count_h[5]
.sym 9954 vga.count_h[6]
.sym 9955 vga.count_h[7]
.sym 9979 vga.count_h[7]
.sym 9983 vga.count_h[1]
.sym 9984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[31]
.sym 9991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[10]
.sym 9997 vga.blank_h
.sym 10010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[11]
.sym 10011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 10014 vga.blank_v
.sym 10022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[10]
.sym 10023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[11]
.sym 10024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 10025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[31]
.sym 10064 vga.blank_h
.sym 10065 vga.blank_v
.sym 10095 vga.count_h[8]
.sym 10096 vga.count_h[9]
.sym 10097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 10100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 10101 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 10107 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10108 vga.count_h[6]
.sym 10110 vga.count_h[3]
.sym 10111 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10112 vga.count_h[7]
.sym 10116 vga.count_h[1]
.sym 10117 vga.blank_h
.sym 10119 vga.count_h[2]
.sym 10121 vga.count_h[3]
.sym 10123 vga.count_h[4]
.sym 10125 vga.count_h[5]
.sym 10127 vga.count_h[6]
.sym 10128 vga.count_h[8]
.sym 10129 vga.count_h[7]
.sym 10130 vga.count_h[9]
.sym 10140 vga.count_h[4]
.sym 10141 vga.count_h[5]
.sym 10142 vga.count_h[6]
.sym 10143 vga.count_h[7]
.sym 10145 vga.count_h[1]
.sym 10146 vga.count_h[2]
.sym 10147 vga.count_h[3]
.sym 10150 $PACKER_VCC_NET
.sym 10154 $PACKER_VCC_NET
.sym 10167 vga.count_h[0]
.sym 10168 $nextpnr_ICESTORM_LC_28$O
.sym 10171 vga.count_h[0]
.sym 10174 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 10176 vga.count_h[1]
.sym 10180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 10182 vga.count_h[2]
.sym 10186 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 10188 vga.count_h[3]
.sym 10189 $PACKER_VCC_NET
.sym 10192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 10195 vga.count_h[4]
.sym 10198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 10201 vga.count_h[5]
.sym 10204 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 10207 vga.count_h[6]
.sym 10210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 10212 $PACKER_VCC_NET
.sym 10213 vga.count_h[7]
.sym 10245 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10246 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 10247 vga.hs_out_SB_DFFSR_Q_R
.sym 10248 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 10249 vga.count_h[0]
.sym 10257 vga.red_SB_DFFSR_Q_R
.sym 10260 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10261 vga.count_h[8]
.sym 10263 vga.count_h[9]
.sym 10269 $PACKER_VCC_NET
.sym 10271 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 10273 vga.count_h[0]
.sym 10275 rst
.sym 10277 $PACKER_VCC_NET
.sym 10278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 10283 vga.count_h[8]
.sym 10284 vga.count_h[9]
.sym 10288 rst
.sym 10289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10293 $PACKER_VCC_NET
.sym 10295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10297 vga.count_h[7]
.sym 10299 vga.count_h[5]
.sym 10301 vga.count_h[1]
.sym 10303 vga.count_h[2]
.sym 10304 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 10305 vga.count_h[3]
.sym 10306 vga.count_h[0]
.sym 10307 vga.count_h[4]
.sym 10311 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 10312 vga.count_h[6]
.sym 10315 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[8]
.sym 10317 $PACKER_VCC_NET
.sym 10318 vga.count_h[8]
.sym 10321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 10324 vga.count_h[9]
.sym 10328 vga.count_h[1]
.sym 10329 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 10330 vga.count_h[2]
.sym 10331 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 10334 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 10336 rst
.sym 10340 vga.count_h[5]
.sym 10341 vga.count_h[7]
.sym 10342 vga.count_h[6]
.sym 10343 vga.count_h[4]
.sym 10346 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10347 vga.count_h[3]
.sym 10348 vga.count_h[0]
.sym 10349 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10352 vga.count_h[8]
.sym 10353 vga.count_h[9]
.sym 10395 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10396 vga.hs_out
.sym 10406 vga.count_h[0]
.sym 10407 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10416 $PACKER_VCC_NET
.sym 10417 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10441 vga.blank_h_SB_DFFESS_Q_E
.sym 10443 vga.count_h[4]
.sym 10445 vga.count_h[5]
.sym 10446 vga.count_h[8]
.sym 10447 vga.count_h[6]
.sym 10448 vga.count_h[9]
.sym 10449 vga.count_h[7]
.sym 10453 $PACKER_VCC_NET
.sym 10461 $PACKER_VCC_NET
.sym 10462 $nextpnr_ICESTORM_LC_58$O
.sym 10465 vga.count_h[4]
.sym 10468 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 10470 vga.count_h[5]
.sym 10471 $PACKER_VCC_NET
.sym 10474 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 10476 vga.count_h[6]
.sym 10477 $PACKER_VCC_NET
.sym 10480 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 10483 vga.count_h[7]
.sym 10486 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 10488 $PACKER_VCC_NET
.sym 10489 vga.count_h[8]
.sym 10492 $nextpnr_ICESTORM_LC_59$I3
.sym 10494 vga.count_h[9]
.sym 10498 $nextpnr_ICESTORM_LC_59$COUT
.sym 10500 $PACKER_VCC_NET
.sym 10502 $nextpnr_ICESTORM_LC_59$I3
.sym 10508 $nextpnr_ICESTORM_LC_59$COUT
.sym 10509 vga.blank_h_SB_DFFESS_Q_E
.sym 10510 P1B9$SB_IO_OUT_$glb_clk
.sym 10511 rst_$glb_sr
.sym 10538 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10539 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10540 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10541 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10542 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10543 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 10565 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 10569 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10577 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 10580 vga.ball_motion_l
.sym 10585 vga.ball_pos_h[1]
.sym 10598 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 10599 vga.ball_pos_h[0]
.sym 10641 vga.ball_pos_h[0]
.sym 10642 vga.ball_pos_h[1]
.sym 10646 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 10647 vga.ball_motion_l
.sym 10649 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 10683 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10684 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 10685 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10686 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10687 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10688 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10689 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 10690 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 10695 vga.ball_pos_h[1]
.sym 10696 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10711 rst
.sym 10713 locked_SB_LUT4_I3_O
.sym 10743 vga.ball_motion_l
.sym 10744 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10750 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10753 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10757 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10758 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10759 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10769 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10770 vga.ball_motion_l
.sym 10771 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10772 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10831 rst_counter_SB_LUT4_O_7_I3[3]
.sym 10832 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10833 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10834 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10835 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10836 rst_counter_SB_LUT4_O_I3[0]
.sym 10837 rst_counter_SB_LUT4_O_I3[1]
.sym 10843 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 10848 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10853 vga.ball_pos_h[0]
.sym 10858 $PACKER_VCC_NET
.sym 10863 rst
.sym 10878 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10889 rst_counter_SB_LUT4_O_7_I3[2]
.sym 10890 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10891 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10897 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10898 locked_SB_LUT4_I3_O
.sym 10900 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10905 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10910 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10911 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10912 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10913 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10917 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10923 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10934 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10942 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10947 rst_counter_SB_LUT4_O_7_I3[2]
.sym 10950 locked_SB_LUT4_I3_O
.sym 10951 P1B9$SB_IO_OUT_$glb_clk
.sym 10977 rst_counter_SB_LUT4_O_I3[2]
.sym 10978 rst_counter_SB_LUT4_O_I3[3]
.sym 10979 rst_counter[3]
.sym 10980 rst_counter[8]
.sym 10981 rst_counter_SB_LUT4_O_7_I3[0]
.sym 10982 P1B8$SB_IO_OUT
.sym 10983 rst_counter[2]
.sym 10984 rst_counter[1]
.sym 11019 rst_counter_SB_LUT4_O_7_I3[1]
.sym 11027 rst_counter_SB_LUT4_O_7_I3[3]
.sym 11028 rst_counter_SB_LUT4_O_7_I3[2]
.sym 11030 rst_SB_DFF_Q_D[0]
.sym 11038 rst_counter_SB_LUT4_O_7_I3[0]
.sym 11043 P1B10$SB_IO_OUT
.sym 11053 P1B10$SB_IO_OUT
.sym 11054 rst_SB_DFF_Q_D[0]
.sym 11058 P1B10$SB_IO_OUT
.sym 11066 rst_SB_DFF_Q_D[0]
.sym 11075 rst_counter_SB_LUT4_O_7_I3[3]
.sym 11076 rst_counter_SB_LUT4_O_7_I3[1]
.sym 11077 rst_counter_SB_LUT4_O_7_I3[0]
.sym 11078 rst_counter_SB_LUT4_O_7_I3[2]
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11142 rst
.sym 11144 locked_SB_LUT4_I3_O
.sym 11154 P1B8$SB_IO_OUT
.sym 12264 vga.count_v[5]
.sym 12387 vga.count_v[0]
.sym 12388 vga.count_v[6]
.sym 12510 vga.count_v[7]
.sym 12757 vga.count_v[8]
.sym 12894 vga.count_v[6]
.sym 12895 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 12896 vga.count_v[7]
.sym 12897 vga.ball_pos_v[4]
.sym 12898 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 12899 vga.ball_pos_v[0]
.sym 12900 vga.count_v[1]
.sym 12902 vga.count_v[2]
.sym 12904 vga.ball_pos_v[1]
.sym 12923 vga.count_v[5]
.sym 12924 vga.count_v[6]
.sym 12925 vga.count_v[7]
.sym 12926 vga.count_v[8]
.sym 12937 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 12939 $PACKER_VCC_NET
.sym 12942 $nextpnr_ICESTORM_LC_66$O
.sym 12945 vga.count_v[5]
.sym 12948 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12951 vga.count_v[6]
.sym 12954 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12957 vga.count_v[7]
.sym 12960 $nextpnr_ICESTORM_LC_67$I3
.sym 12962 vga.count_v[8]
.sym 12966 $nextpnr_ICESTORM_LC_67$COUT
.sym 12969 $PACKER_VCC_NET
.sym 12970 $nextpnr_ICESTORM_LC_67$I3
.sym 12974 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 12976 $nextpnr_ICESTORM_LC_67$COUT
.sym 12992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 12993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 12998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 13003 vga.vs_out
.sym 13016 vga.count_v[4]
.sym 13018 vga.count_v[5]
.sym 13021 vga.count_v[8]
.sym 13025 $PACKER_VCC_NET
.sym 13026 vga.count_v[1]
.sym 13035 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 13038 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13039 vga.count_v[6]
.sym 13040 vga.count_v[0]
.sym 13043 vga.count_v[2]
.sym 13045 vga.count_v[4]
.sym 13046 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13048 vga.count_v[0]
.sym 13054 vga.count_v[5]
.sym 13056 vga.count_v[7]
.sym 13058 vga.count_v[1]
.sym 13060 vga.count_v[3]
.sym 13065 $nextpnr_ICESTORM_LC_48$O
.sym 13067 vga.count_v[0]
.sym 13071 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13072 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13073 vga.count_v[1]
.sym 13075 vga.count_v[0]
.sym 13077 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 13078 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13079 vga.count_v[2]
.sym 13081 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13083 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 13084 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13085 vga.count_v[3]
.sym 13087 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 13089 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 13090 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13091 vga.count_v[4]
.sym 13093 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 13095 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 13096 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13098 vga.count_v[5]
.sym 13099 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 13101 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 13102 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13104 vga.count_v[6]
.sym 13105 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 13107 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 13108 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13110 vga.count_v[7]
.sym 13111 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 13112 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 13113 P1B9$SB_IO_OUT_$glb_clk
.sym 13114 rst_$glb_sr
.sym 13115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 13129 vga.count_v[5]
.sym 13131 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 13134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 13135 vga.ball_pos_v[2]
.sym 13137 vga.count_v[4]
.sym 13140 vga.count_v[2]
.sym 13141 vga.count_v[0]
.sym 13142 vga.count_v[3]
.sym 13144 vga.count_v[4]
.sym 13145 vga.vs_out_SB_DFFESR_Q_E
.sym 13146 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 13147 vga.count_v[8]
.sym 13148 vga.count_v[6]
.sym 13150 vga.count_v[7]
.sym 13151 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 13156 vga.count_v[8]
.sym 13157 vga.count_v[1]
.sym 13158 vga.count_v[2]
.sym 13159 vga.count_v[3]
.sym 13161 vga.count_v[0]
.sym 13162 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 13164 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 13165 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13166 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13167 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 13169 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13175 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13177 rst
.sym 13182 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13189 vga.count_v[8]
.sym 13190 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13192 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 13202 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 13203 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 13204 rst
.sym 13207 vga.count_v[1]
.sym 13208 vga.count_v[8]
.sym 13209 vga.count_v[0]
.sym 13213 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13214 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13215 vga.count_v[2]
.sym 13216 vga.count_v[3]
.sym 13219 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13221 vga.count_v[0]
.sym 13225 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 13228 rst
.sym 13231 rst
.sym 13232 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13233 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13235 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 13236 P1B9$SB_IO_OUT_$glb_clk
.sym 13237 rst_$glb_sr
.sym 13250 vga.count_v[8]
.sym 13251 vga.count_v[6]
.sym 13252 vga.count_v[0]
.sym 13253 vga.count_v[3]
.sym 13259 vga.count_v[1]
.sym 13261 vga.count_v[7]
.sym 13264 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13269 vga.count_v[0]
.sym 13279 vga.count_v[8]
.sym 13281 vga.count_v[5]
.sym 13283 vga.count_v[2]
.sym 13285 vga.count_v[3]
.sym 13287 $PACKER_VCC_NET
.sym 13288 vga.count_v[4]
.sym 13289 vga.count_v[1]
.sym 13308 vga.count_v[6]
.sym 13310 vga.count_v[7]
.sym 13311 $nextpnr_ICESTORM_LC_3$O
.sym 13313 vga.count_v[1]
.sym 13317 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 13319 vga.count_v[2]
.sym 13323 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13325 $PACKER_VCC_NET
.sym 13326 vga.count_v[3]
.sym 13329 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13331 vga.count_v[4]
.sym 13335 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13338 vga.count_v[5]
.sym 13341 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 13343 vga.count_v[6]
.sym 13347 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 13350 vga.count_v[7]
.sym 13353 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13355 vga.count_v[8]
.sym 13369 $PACKER_VCC_NET
.sym 13372 $PACKER_VCC_NET
.sym 13373 vga.count_v[4]
.sym 13376 $PACKER_VCC_NET
.sym 13388 vga.ball_pos_v[1]
.sym 13391 vga.ball_pos_v[0]
.sym 13392 vga.count_v[1]
.sym 13393 vga.ball_pos_v[4]
.sym 13394 vga.ball_pos_v[1]
.sym 13395 vga.count_v[2]
.sym 13396 vga.count_v[7]
.sym 13397 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13410 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13411 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13420 vga.vs_out_SB_DFFESR_Q_E
.sym 13436 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13437 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13438 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13481 vga.vs_out_SB_DFFESR_Q_E
.sym 13482 P1B9$SB_IO_OUT_$glb_clk
.sym 13483 rst_$glb_sr
.sym 13484 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 13497 vga.count_v[2]
.sym 13499 vga.count_v[4]
.sym 13500 vga.count_v[0]
.sym 13501 vga.count_v[3]
.sym 13503 vga.count_v[7]
.sym 13505 vga.count_v[5]
.sym 13507 vga.count_v[6]
.sym 13509 vga.ball_pos_v[1]
.sym 13511 $PACKER_VCC_NET
.sym 13515 vga.count_v[5]
.sym 13516 vga.count_v[4]
.sym 13518 vga.count_v[1]
.sym 13525 $PACKER_VCC_NET
.sym 13528 vga.ball_pos_v[5]
.sym 13530 vga.ball_pos_v[8]
.sym 13533 $PACKER_VCC_NET
.sym 13534 vga.ball_pos_v[2]
.sym 13537 vga.ball_pos_v[3]
.sym 13538 vga.ball_pos_v[6]
.sym 13540 vga.ball_pos_v[7]
.sym 13548 vga.ball_pos_v[1]
.sym 13553 vga.ball_pos_v[4]
.sym 13557 $nextpnr_ICESTORM_LC_6$O
.sym 13559 vga.ball_pos_v[1]
.sym 13563 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 13565 vga.ball_pos_v[2]
.sym 13566 $PACKER_VCC_NET
.sym 13569 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 13571 vga.ball_pos_v[3]
.sym 13572 $PACKER_VCC_NET
.sym 13573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 13575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 13577 $PACKER_VCC_NET
.sym 13578 vga.ball_pos_v[4]
.sym 13579 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 13581 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 13583 vga.ball_pos_v[5]
.sym 13584 $PACKER_VCC_NET
.sym 13585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 13587 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 13589 vga.ball_pos_v[6]
.sym 13590 $PACKER_VCC_NET
.sym 13591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 13593 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 13595 $PACKER_VCC_NET
.sym 13596 vga.ball_pos_v[7]
.sym 13597 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 13599 $nextpnr_ICESTORM_LC_7$I3
.sym 13601 $PACKER_VCC_NET
.sym 13602 vga.ball_pos_v[8]
.sym 13603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 13609 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 13610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 13611 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 13612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 13613 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 13614 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 13629 $PACKER_VCC_NET
.sym 13632 vga.count_v[8]
.sym 13635 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 13638 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 13640 vga.count_v[6]
.sym 13641 vga.count_v[0]
.sym 13642 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 13643 $nextpnr_ICESTORM_LC_7$I3
.sym 13648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13650 vga.count_v[3]
.sym 13651 vga.count_v[8]
.sym 13652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 13653 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 13654 vga.ball_pos_v[2]
.sym 13655 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 13657 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 13658 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 13659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 13660 vga.count_v[1]
.sym 13661 vga.count_v[2]
.sym 13662 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 13663 vga.ball_pos_v[0]
.sym 13664 vga.ball_pos_v[1]
.sym 13665 vga.count_v[5]
.sym 13666 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13669 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13670 vga.ball_pos_v[1]
.sym 13671 $PACKER_VCC_NET
.sym 13674 vga.count_v[0]
.sym 13675 vga.count_v[6]
.sym 13676 vga.count_v[4]
.sym 13677 vga.count_v[7]
.sym 13678 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 13679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 13684 $nextpnr_ICESTORM_LC_7$I3
.sym 13688 vga.ball_pos_v[2]
.sym 13689 $PACKER_VCC_NET
.sym 13690 vga.ball_pos_v[1]
.sym 13693 vga.ball_pos_v[1]
.sym 13694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 13695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 13696 vga.count_v[1]
.sym 13699 vga.count_v[0]
.sym 13700 vga.count_v[7]
.sym 13701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 13702 vga.ball_pos_v[0]
.sym 13705 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13708 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 13712 vga.count_v[2]
.sym 13713 vga.count_v[8]
.sym 13714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 13717 vga.count_v[6]
.sym 13718 vga.count_v[5]
.sym 13719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 13720 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 13723 vga.count_v[4]
.sym 13724 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 13725 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 13726 vga.count_v[3]
.sym 13730 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 13731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13743 vga.ball_pos_v[5]
.sym 13744 $PACKER_VCC_NET
.sym 13747 vga.ball_pos_v[8]
.sym 13748 vga.ball_pos_v[3]
.sym 13749 vga.ball_pos_v[7]
.sym 13750 $PACKER_VCC_NET
.sym 13751 vga.ball_pos_v[6]
.sym 13752 vga.count_v[3]
.sym 13759 $PACKER_VCC_NET
.sym 13771 vga.count_v[4]
.sym 13772 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13774 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 13775 vga.count_v[2]
.sym 13777 vga.count_v[1]
.sym 13779 vga.ball_pos_v[1]
.sym 13780 vga.ball_pos_v[2]
.sym 13781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 13782 vga.count_v[3]
.sym 13783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 13784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 13785 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 13786 vga.count_v[5]
.sym 13789 vga.count_v[7]
.sym 13795 vga.count_v[6]
.sym 13796 vga.count_v[0]
.sym 13797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 13803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1]
.sym 13805 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13806 vga.count_v[0]
.sym 13809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[2]
.sym 13811 vga.count_v[1]
.sym 13812 vga.ball_pos_v[1]
.sym 13815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[3]
.sym 13816 vga.ball_pos_v[2]
.sym 13817 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 13818 vga.count_v[2]
.sym 13819 vga.ball_pos_v[1]
.sym 13821 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[4]
.sym 13823 vga.count_v[3]
.sym 13824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 13827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[5]
.sym 13829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 13830 vga.count_v[4]
.sym 13833 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[6]
.sym 13835 vga.count_v[5]
.sym 13836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 13839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[7]
.sym 13841 vga.count_v[6]
.sym 13842 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 13845 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[8]
.sym 13847 vga.count_v[7]
.sym 13848 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 13857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 13858 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 13859 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13860 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 13877 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 13878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 13879 vga.count_h[9]
.sym 13881 $PACKER_VCC_NET
.sym 13882 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 13888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[8]
.sym 13907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 13908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 13911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 13914 vga.count_v[8]
.sym 13926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[9]
.sym 13928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 13929 vga.count_v[8]
.sym 13932 $nextpnr_ICESTORM_LC_13$I3
.sym 13935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 13936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 13942 $nextpnr_ICESTORM_LC_13$I3
.sym 13977 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 13978 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 13979 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 13980 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 13981 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 13982 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 14002 vga.count_h[5]
.sym 14003 $PACKER_VCC_NET
.sym 14004 vga.count_h[6]
.sym 14005 vga.count_h[8]
.sym 14006 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 14010 vga.count_h[1]
.sym 14018 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14019 vga.count_h[2]
.sym 14022 vga.count_h[5]
.sym 14024 vga.count_h[7]
.sym 14026 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14028 vga.count_h[0]
.sym 14029 vga.count_h[4]
.sym 14031 vga.count_h[6]
.sym 14034 vga.count_h[1]
.sym 14044 vga.count_h[3]
.sym 14049 $nextpnr_ICESTORM_LC_49$O
.sym 14052 vga.count_h[0]
.sym 14055 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 14056 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14058 vga.count_h[1]
.sym 14059 vga.count_h[0]
.sym 14061 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 14062 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14064 vga.count_h[2]
.sym 14065 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 14067 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 14068 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14069 vga.count_h[3]
.sym 14071 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 14073 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 14074 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14075 vga.count_h[4]
.sym 14077 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 14079 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 14080 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14082 vga.count_h[5]
.sym 14083 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 14085 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 14086 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14087 vga.count_h[6]
.sym 14089 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 14091 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14092 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14094 vga.count_h[7]
.sym 14095 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 14097 P1B9$SB_IO_OUT_$glb_clk
.sym 14098 rst_$glb_sr
.sym 14100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 14101 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 14105 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 14113 vga.count_h[5]
.sym 14114 vga.count_h[0]
.sym 14115 vga.count_h[1]
.sym 14117 vga.count_h[2]
.sym 14119 vga.count_h[3]
.sym 14121 vga.count_h[4]
.sym 14122 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14123 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14124 vga.count_h[2]
.sym 14128 vga.count_h[4]
.sym 14130 vga.count_h[5]
.sym 14131 vga.count_h[8]
.sym 14132 vga.count_h[6]
.sym 14133 vga.count_h[9]
.sym 14134 vga.count_h[7]
.sym 14135 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14142 vga.count_h[2]
.sym 14146 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14147 vga.count_h[7]
.sym 14148 vga.count_h[8]
.sym 14149 vga.count_h[1]
.sym 14151 vga.count_h[3]
.sym 14152 vga.count_h[4]
.sym 14153 vga.count_h[5]
.sym 14154 vga.count_h[6]
.sym 14155 vga.count_h[0]
.sym 14157 vga.count_h[9]
.sym 14169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 14170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 14172 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 14173 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14174 vga.count_h[8]
.sym 14176 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14179 vga.count_h[9]
.sym 14180 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14182 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 14185 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 14186 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 14187 vga.count_h[5]
.sym 14188 vga.count_h[4]
.sym 14203 vga.count_h[8]
.sym 14204 vga.count_h[0]
.sym 14205 vga.count_h[9]
.sym 14206 vga.count_h[1]
.sym 14209 vga.count_h[3]
.sym 14210 vga.count_h[6]
.sym 14211 vga.count_h[2]
.sym 14212 vga.count_h[7]
.sym 14220 P1B9$SB_IO_OUT_$glb_clk
.sym 14221 rst_$glb_sr
.sym 14234 vga.count_h[8]
.sym 14236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 14238 vga.count_h[9]
.sym 14240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 14241 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14244 P1A9$SB_IO_OUT
.sym 14247 $PACKER_VCC_NET
.sym 14248 vga.count_h[3]
.sym 14249 vga.hs_out
.sym 14252 vga.count_h[0]
.sym 14255 vga.ball_pos_h[1]
.sym 14256 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[11]
.sym 14263 vga.count_h[8]
.sym 14264 vga.count_h[9]
.sym 14269 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14273 $PACKER_VCC_NET
.sym 14277 vga.count_h[7]
.sym 14278 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 14279 rst
.sym 14282 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 14285 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14286 vga.count_h[0]
.sym 14293 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 14295 $nextpnr_ICESTORM_LC_35$O
.sym 14297 vga.count_h[7]
.sym 14301 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 14303 vga.count_h[8]
.sym 14304 $PACKER_VCC_NET
.sym 14307 $nextpnr_ICESTORM_LC_36$I3
.sym 14309 vga.count_h[9]
.sym 14313 $nextpnr_ICESTORM_LC_36$COUT
.sym 14316 $PACKER_VCC_NET
.sym 14317 $nextpnr_ICESTORM_LC_36$I3
.sym 14320 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 14321 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 14322 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14323 $nextpnr_ICESTORM_LC_36$COUT
.sym 14326 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 14327 rst
.sym 14328 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 14332 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 14333 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 14334 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14335 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 14338 vga.count_h[0]
.sym 14341 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14343 P1B9$SB_IO_OUT_$glb_clk
.sym 14344 rst_$glb_sr
.sym 14347 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 14348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[11]
.sym 14349 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 14378 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14379 vga.ball_motion_l
.sym 14387 vga.count_h[6]
.sym 14388 vga.count_h[9]
.sym 14397 vga.count_h[7]
.sym 14398 vga.count_h[4]
.sym 14399 vga.hs_out_SB_DFFSR_Q_R
.sym 14400 vga.count_h[5]
.sym 14403 vga.count_h[8]
.sym 14417 $PACKER_VCC_NET
.sym 14418 $nextpnr_ICESTORM_LC_32$O
.sym 14420 vga.count_h[4]
.sym 14424 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 14427 vga.count_h[5]
.sym 14430 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14432 vga.count_h[6]
.sym 14436 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14438 vga.count_h[7]
.sym 14442 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14444 vga.count_h[8]
.sym 14445 $PACKER_VCC_NET
.sym 14448 $nextpnr_ICESTORM_LC_33$I3
.sym 14450 vga.count_h[9]
.sym 14454 $nextpnr_ICESTORM_LC_33$COUT
.sym 14457 $PACKER_VCC_NET
.sym 14458 $nextpnr_ICESTORM_LC_33$I3
.sym 14464 $nextpnr_ICESTORM_LC_33$COUT
.sym 14466 P1B9$SB_IO_OUT_$glb_clk
.sym 14467 vga.hs_out_SB_DFFSR_Q_R
.sym 14468 vga.ball_pos_h[3]
.sym 14469 vga.ball_pos_h[7]
.sym 14470 vga.ball_pos_h[6]
.sym 14471 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 14472 vga.ball_pos_h[1]
.sym 14473 vga.ball_pos_h[2]
.sym 14474 vga.ball_pos_h[4]
.sym 14475 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 14479 vga.vs_out
.sym 14487 rst
.sym 14494 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14499 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 14501 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14503 vga.ball_pos_h[5]
.sym 14517 vga.ball_pos_h[0]
.sym 14524 $PACKER_VCC_NET
.sym 14525 vga.ball_pos_h[3]
.sym 14527 vga.ball_pos_h[5]
.sym 14529 vga.ball_pos_h[1]
.sym 14531 vga.ball_pos_h[4]
.sym 14534 vga.ball_pos_h[7]
.sym 14535 vga.ball_pos_h[6]
.sym 14537 $PACKER_VCC_NET
.sym 14538 vga.ball_pos_h[2]
.sym 14541 $nextpnr_ICESTORM_LC_24$O
.sym 14543 vga.ball_pos_h[0]
.sym 14547 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14549 vga.ball_pos_h[1]
.sym 14550 $PACKER_VCC_NET
.sym 14553 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 14555 $PACKER_VCC_NET
.sym 14556 vga.ball_pos_h[2]
.sym 14557 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14559 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 14561 vga.ball_pos_h[3]
.sym 14562 $PACKER_VCC_NET
.sym 14563 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 14565 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 14567 $PACKER_VCC_NET
.sym 14568 vga.ball_pos_h[4]
.sym 14569 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 14571 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 14573 vga.ball_pos_h[5]
.sym 14574 $PACKER_VCC_NET
.sym 14575 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 14577 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 14579 vga.ball_pos_h[6]
.sym 14580 $PACKER_VCC_NET
.sym 14581 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 14583 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 14585 vga.ball_pos_h[7]
.sym 14586 $PACKER_VCC_NET
.sym 14587 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 14593 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 14594 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 14595 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 14596 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 14597 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 14598 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 14604 rst
.sym 14606 vga.ball_motion_l
.sym 14610 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 14613 vga.ball_pos_h[0]
.sym 14627 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 14636 vga.ball_pos_h[1]
.sym 14638 vga.ball_pos_h[4]
.sym 14640 vga.ball_pos_h[3]
.sym 14641 vga.ball_pos_h[7]
.sym 14642 vga.ball_pos_h[6]
.sym 14643 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14644 vga.ball_pos_h[0]
.sym 14645 vga.ball_pos_h[2]
.sym 14649 vga.ball_pos_h[9]
.sym 14651 vga.ball_motion_l
.sym 14653 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14654 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14655 vga.ball_pos_h[8]
.sym 14659 $PACKER_VCC_NET
.sym 14661 vga.ball_pos_h[5]
.sym 14663 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14664 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 14666 vga.ball_pos_h[8]
.sym 14667 $PACKER_VCC_NET
.sym 14668 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 14671 vga.ball_pos_h[9]
.sym 14672 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14673 vga.ball_motion_l
.sym 14674 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 14677 vga.ball_pos_h[4]
.sym 14678 vga.ball_pos_h[9]
.sym 14679 vga.ball_pos_h[5]
.sym 14680 vga.ball_pos_h[8]
.sym 14683 vga.ball_pos_h[9]
.sym 14684 vga.ball_pos_h[5]
.sym 14685 vga.ball_pos_h[8]
.sym 14686 vga.ball_pos_h[4]
.sym 14689 vga.ball_pos_h[2]
.sym 14690 vga.ball_pos_h[6]
.sym 14691 vga.ball_pos_h[1]
.sym 14692 vga.ball_pos_h[3]
.sym 14695 vga.ball_pos_h[0]
.sym 14696 vga.ball_pos_h[7]
.sym 14701 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14703 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14704 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14707 vga.ball_pos_h[6]
.sym 14708 vga.ball_pos_h[1]
.sym 14709 vga.ball_pos_h[3]
.sym 14710 vga.ball_pos_h[2]
.sym 14714 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 14715 vga.ball_pos_h[9]
.sym 14716 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 14717 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 14718 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14719 vga.ball_pos_h[5]
.sym 14721 vga.ball_pos_h[8]
.sym 14741 vga.hs_out
.sym 14757 locked_SB_LUT4_I3_O
.sym 14758 rst_counter[4]
.sym 14760 rst_counter[7]
.sym 14761 rst_counter[2]
.sym 14763 rst_counter[6]
.sym 14765 rst_counter[3]
.sym 14766 rst_counter[8]
.sym 14769 rst_counter[5]
.sym 14770 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14771 $PACKER_VCC_NET
.sym 14779 $PACKER_VCC_NET
.sym 14787 $nextpnr_ICESTORM_LC_69$O
.sym 14790 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14793 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14795 rst_counter[8]
.sym 14796 $PACKER_VCC_NET
.sym 14797 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14799 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14801 rst_counter[7]
.sym 14802 $PACKER_VCC_NET
.sym 14803 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14805 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14807 $PACKER_VCC_NET
.sym 14808 rst_counter[6]
.sym 14809 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14811 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14813 rst_counter[5]
.sym 14814 $PACKER_VCC_NET
.sym 14815 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14817 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14819 $PACKER_VCC_NET
.sym 14820 rst_counter[4]
.sym 14821 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14823 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14825 rst_counter[3]
.sym 14826 $PACKER_VCC_NET
.sym 14827 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14829 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14831 rst_counter[2]
.sym 14832 $PACKER_VCC_NET
.sym 14833 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14838 P1B7$SB_IO_OUT
.sym 14853 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14855 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14873 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14878 $PACKER_VCC_NET
.sym 14879 rst_counter_SB_LUT4_O_7_I3[3]
.sym 14886 $PACKER_VCC_NET
.sym 14887 rst_counter_SB_LUT4_O_I3[3]
.sym 14889 locked_SB_LUT4_I3_O
.sym 14892 rst_counter_SB_LUT4_O_I3[0]
.sym 14893 rst_counter_SB_LUT4_O_I3[1]
.sym 14894 vga.vs_out
.sym 14901 rst_counter[1]
.sym 14902 rst_counter_SB_LUT4_O_I3[2]
.sym 14910 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14912 rst_counter[1]
.sym 14913 $PACKER_VCC_NET
.sym 14914 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14917 $PACKER_VCC_NET
.sym 14918 rst_counter_SB_LUT4_O_I3[3]
.sym 14920 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14924 rst_counter_SB_LUT4_O_I3[0]
.sym 14931 rst_counter_SB_LUT4_O_7_I3[3]
.sym 14935 rst_counter_SB_LUT4_O_I3[3]
.sym 14936 rst_counter_SB_LUT4_O_I3[2]
.sym 14937 rst_counter_SB_LUT4_O_I3[1]
.sym 14938 rst_counter_SB_LUT4_O_I3[0]
.sym 14944 vga.vs_out
.sym 14947 rst_counter_SB_LUT4_O_I3[1]
.sym 14953 rst_counter_SB_LUT4_O_I3[2]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14974 rst
.sym 14977 locked_SB_LUT4_I3_O
.sym 15031 P1B8$SB_IO_OUT
.sym 15243 P1B4$SB_IO_OUT
.sym 15504 P1B4$SB_IO_OUT
.sym 15748 P1B4$SB_IO_OUT
.sym 16588 vga.ball_pos_v[5]
.sym 16704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16724 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 16725 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16726 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16730 vga.ball_pos_v[6]
.sym 16732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 16734 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 16825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 16826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 16827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 16828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 16829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 16830 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16841 vga.left_down_pressed
.sym 16846 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 16847 vga.ball_pos_v[3]
.sym 16848 vga.ball_pos_v[7]
.sym 16851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16852 vga.ball_pos_v[8]
.sym 16855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 16856 $PACKER_VCC_NET
.sym 16857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 16864 vga.ball_pos_v[7]
.sym 16865 vga.ball_pos_v[3]
.sym 16867 vga.ball_pos_v[2]
.sym 16870 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 16872 vga.ball_pos_v[4]
.sym 16873 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 16874 vga.ball_pos_v[0]
.sym 16876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16879 vga.ball_pos_v[1]
.sym 16880 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 16881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 16883 vga.ball_pos_v[5]
.sym 16884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 16887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 16890 vga.ball_pos_v[6]
.sym 16891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 16892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 16893 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 16895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 16896 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16898 vga.ball_pos_v[0]
.sym 16899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 16900 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16904 vga.ball_pos_v[1]
.sym 16905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 16906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 16908 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16910 vga.ball_pos_v[2]
.sym 16911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 16914 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 16917 vga.ball_pos_v[3]
.sym 16920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 16922 vga.ball_pos_v[4]
.sym 16923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 16926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 16928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 16929 vga.ball_pos_v[5]
.sym 16932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 16934 vga.ball_pos_v[6]
.sym 16935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 16936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 16938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 16940 vga.ball_pos_v[7]
.sym 16941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 16949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 16950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 16951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 16953 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 16958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 16962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 16963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16969 $PACKER_VCC_NET
.sym 16972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 16974 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 16976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 16978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 16980 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 16995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 17001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 17002 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17012 vga.ball_pos_v[8]
.sym 17019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 17021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 17022 vga.ball_pos_v[8]
.sym 17023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 17025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 17027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 17034 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17037 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 17039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12]
.sym 17046 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13]
.sym 17051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14]
.sym 17058 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17061 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 17063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17081 vga.ball_pos_v[4]
.sym 17084 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 17085 vga.count_v[2]
.sym 17088 vga.ball_pos_v[1]
.sym 17089 vga.count_v[6]
.sym 17090 vga.ball_pos_v[0]
.sym 17091 vga.count_v[2]
.sym 17094 vga.count_v[4]
.sym 17096 vga.count_v[5]
.sym 17105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 17140 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17142 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16]
.sym 17144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 17151 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17154 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18]
.sym 17156 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17160 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19]
.sym 17163 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17166 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[20]
.sym 17168 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17172 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[21]
.sym 17175 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17178 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[22]
.sym 17180 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17184 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23]
.sym 17187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17205 vga.count_v[4]
.sym 17206 vga.count_v[8]
.sym 17211 vga.count_v[1]
.sym 17214 $PACKER_VCC_NET
.sym 17215 vga.count_v[5]
.sym 17219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 17220 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 17221 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 17223 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17224 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 17225 vga.count_v[8]
.sym 17228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23]
.sym 17252 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17265 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[24]
.sym 17267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17271 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[25]
.sym 17274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17277 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[26]
.sym 17279 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17283 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[27]
.sym 17286 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17289 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[28]
.sym 17291 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17295 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[29]
.sym 17298 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17301 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[30]
.sym 17303 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17307 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17310 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17327 vga.count_v[2]
.sym 17329 vga.count_v[7]
.sym 17331 vga.count_v[3]
.sym 17333 vga.count_v[4]
.sym 17337 vga.count_v[6]
.sym 17339 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17340 vga.ball_pos_v[3]
.sym 17341 $PACKER_VCC_NET
.sym 17342 $PACKER_VCC_NET
.sym 17343 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 17345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 17347 vga.ball_pos_v[7]
.sym 17348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17351 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17359 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17381 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17385 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17389 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17391 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17392 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17440 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17442 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 17443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17444 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17445 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17450 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 17456 $PACKER_VCC_NET
.sym 17458 vga.count_v[0]
.sym 17465 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 17466 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 17469 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 17470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 17471 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17473 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 17498 vga.ball_pos_v[8]
.sym 17500 vga.ball_pos_v[3]
.sym 17503 vga.ball_pos_v[6]
.sym 17504 vga.ball_pos_v[1]
.sym 17505 vga.ball_pos_v[4]
.sym 17506 vga.ball_pos_v[2]
.sym 17507 vga.ball_pos_v[7]
.sym 17510 vga.ball_pos_v[5]
.sym 17511 $nextpnr_ICESTORM_LC_15$O
.sym 17514 vga.ball_pos_v[1]
.sym 17517 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 17519 vga.ball_pos_v[2]
.sym 17523 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 17525 vga.ball_pos_v[3]
.sym 17527 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 17529 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 17532 vga.ball_pos_v[4]
.sym 17533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 17535 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 17538 vga.ball_pos_v[5]
.sym 17539 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 17541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 17544 vga.ball_pos_v[6]
.sym 17545 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 17547 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 17549 vga.ball_pos_v[7]
.sym 17551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 17553 $nextpnr_ICESTORM_LC_16$I3
.sym 17556 vga.ball_pos_v[8]
.sym 17557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 17573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 17574 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 17575 vga.count_v[7]
.sym 17576 vga.count_v[2]
.sym 17578 vga.ball_pos_v[1]
.sym 17579 vga.ball_pos_v[4]
.sym 17580 $PACKER_VCC_NET
.sym 17581 vga.count_v[1]
.sym 17582 vga.ball_pos_v[0]
.sym 17584 vga.ball_pos_v[1]
.sym 17587 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 17588 vga.ball_pos_v[0]
.sym 17589 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 17590 vga.ball_pos_v[1]
.sym 17591 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 17593 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17594 vga.count_v[4]
.sym 17595 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 17596 vga.count_v[5]
.sym 17597 $nextpnr_ICESTORM_LC_16$I3
.sym 17611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17615 vga.count_v[6]
.sym 17616 vga.count_v[0]
.sym 17626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 17638 $nextpnr_ICESTORM_LC_16$I3
.sym 17641 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 17642 vga.count_v[6]
.sym 17643 vga.count_v[0]
.sym 17644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17685 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 17686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17696 vga.ball_pos_v[1]
.sym 17703 vga.count_v[1]
.sym 17704 vga.count_v[5]
.sym 17708 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17709 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 17711 vga.ball_pos_v[5]
.sym 17712 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 17719 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 17726 $PACKER_VCC_NET
.sym 17729 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17731 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 17734 $PACKER_VCC_NET
.sym 17737 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 17738 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 17739 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 17742 vga.count_h[1]
.sym 17744 vga.count_h[9]
.sym 17745 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 17746 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 17747 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17750 vga.count_h[8]
.sym 17753 vga.count_h[4]
.sym 17754 vga.count_h[5]
.sym 17757 $nextpnr_ICESTORM_LC_34$O
.sym 17760 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17763 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 17765 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 17769 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 17772 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 17775 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 17777 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17778 $PACKER_VCC_NET
.sym 17781 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 17783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 17784 $PACKER_VCC_NET
.sym 17785 vga.count_h[9]
.sym 17788 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 17789 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 17790 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 17791 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 17794 vga.count_h[5]
.sym 17795 vga.count_h[9]
.sym 17796 vga.count_h[8]
.sym 17797 vga.count_h[4]
.sym 17800 vga.count_h[1]
.sym 17813 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17819 vga.count_v[8]
.sym 17822 vga.count_h[5]
.sym 17823 vga.count_h[8]
.sym 17832 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 17834 $PACKER_VCC_NET
.sym 17835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17841 $PACKER_VCC_NET
.sym 17848 $PACKER_VCC_NET
.sym 17849 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 17850 vga.count_h[2]
.sym 17851 vga.count_h[3]
.sym 17852 vga.count_h[4]
.sym 17853 vga.count_h[5]
.sym 17854 vga.count_h[6]
.sym 17855 vga.count_h[7]
.sym 17856 $PACKER_VCC_NET
.sym 17860 $PACKER_VCC_NET
.sym 17863 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 17866 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 17867 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 17868 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17870 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17877 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 17878 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 17880 $nextpnr_ICESTORM_LC_0$O
.sym 17883 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 17886 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 17888 $PACKER_VCC_NET
.sym 17889 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 17890 vga.count_h[2]
.sym 17892 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 17894 $PACKER_VCC_NET
.sym 17895 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 17896 vga.count_h[3]
.sym 17898 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 17900 $PACKER_VCC_NET
.sym 17901 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 17902 vga.count_h[4]
.sym 17904 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 17906 $PACKER_VCC_NET
.sym 17907 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 17908 vga.count_h[5]
.sym 17910 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 17912 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 17914 vga.count_h[6]
.sym 17916 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 17918 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 17920 vga.count_h[7]
.sym 17922 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 17924 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17925 $PACKER_VCC_NET
.sym 17930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17933 P1B4$SB_IO_OUT
.sym 17934 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17937 vga.red_SB_DFFSR_Q_R
.sym 17942 vga.count_h[0]
.sym 17943 $PACKER_VCC_NET
.sym 17950 $PACKER_VCC_NET
.sym 17958 vga.ball_pos_h[8]
.sym 17961 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 17962 rst
.sym 17963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 17966 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 17979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 17988 vga.count_h[1]
.sym 17989 vga.count_h[2]
.sym 17990 vga.count_h[3]
.sym 17993 vga.count_h[6]
.sym 17994 vga.count_h[7]
.sym 18002 vga.count_h[0]
.sym 18003 $nextpnr_ICESTORM_LC_1$I3
.sym 18005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 18013 $nextpnr_ICESTORM_LC_1$I3
.sym 18016 vga.count_h[6]
.sym 18017 vga.count_h[1]
.sym 18018 vga.count_h[0]
.sym 18019 vga.count_h[7]
.sym 18040 vga.count_h[2]
.sym 18043 vga.count_h[3]
.sym 18054 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 18055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 18056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 18057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 18058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 18059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 18060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 18061 vga.ball_pos_v[5]
.sym 18067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 18076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[10]
.sym 18077 vga.ball_pos_h[3]
.sym 18079 vga.ball_pos_h[7]
.sym 18081 vga.ball_pos_h[6]
.sym 18085 vga.ball_pos_h[1]
.sym 18086 vga.count_v[4]
.sym 18087 vga.ball_pos_h[2]
.sym 18097 vga.count_h[5]
.sym 18099 vga.count_h[2]
.sym 18101 vga.count_h[7]
.sym 18103 vga.count_h[4]
.sym 18105 vga.count_h[1]
.sym 18106 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18107 vga.count_h[6]
.sym 18109 vga.count_h[0]
.sym 18113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 18114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 18115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 18116 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 18118 vga.ball_pos_h[1]
.sym 18119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 18120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 18121 vga.count_h[3]
.sym 18126 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.sym 18128 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18129 vga.count_h[0]
.sym 18132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
.sym 18134 vga.count_h[1]
.sym 18135 vga.ball_pos_h[1]
.sym 18138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
.sym 18140 vga.count_h[2]
.sym 18141 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 18144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[4]
.sym 18146 vga.count_h[3]
.sym 18147 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 18150 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[5]
.sym 18152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 18153 vga.count_h[4]
.sym 18156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[6]
.sym 18158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 18159 vga.count_h[5]
.sym 18162 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[7]
.sym 18164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 18165 vga.count_h[6]
.sym 18168 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[8]
.sym 18170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 18171 vga.count_h[7]
.sym 18176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 18177 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 18179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 18180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 18181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 18182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 18183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 18200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 18201 vga.ball_pos_h[4]
.sym 18202 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 18205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 18207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 18208 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 18209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 18211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 18212 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[8]
.sym 18218 vga.count_h[8]
.sym 18221 vga.ball_pos_h[1]
.sym 18222 $PACKER_VCC_NET
.sym 18228 vga.count_h[9]
.sym 18232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 18233 vga.ball_pos_h[0]
.sym 18234 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 18241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 18243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 18249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[9]
.sym 18251 vga.count_h[8]
.sym 18252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 18255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[10]
.sym 18257 vga.count_h[9]
.sym 18258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 18261 $nextpnr_ICESTORM_LC_25$I3
.sym 18263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 18265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 18271 $nextpnr_ICESTORM_LC_25$I3
.sym 18274 vga.ball_pos_h[0]
.sym 18275 $PACKER_VCC_NET
.sym 18276 vga.ball_pos_h[1]
.sym 18299 vga.ball_pos_h[0]
.sym 18300 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 18301 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 18303 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 18304 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 18306 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 18311 vga.count_h[5]
.sym 18315 vga.count_h[6]
.sym 18317 vga.count_h[4]
.sym 18319 vga.count_h[2]
.sym 18321 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 18325 vga.ball_pos_h[9]
.sym 18326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 18327 $PACKER_VCC_NET
.sym 18329 $PACKER_VCC_NET
.sym 18330 vga.count_h[0]
.sym 18331 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18332 $PACKER_VCC_NET
.sym 18333 vga.ball_pos_h[5]
.sym 18340 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18342 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18343 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18344 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18345 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18346 vga.ball_motion_l
.sym 18347 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 18351 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 18352 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18354 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 18355 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 18356 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18361 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18362 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18364 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18365 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 18367 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 18368 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 18370 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18371 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18374 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18375 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18376 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18379 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18380 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 18381 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 18382 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18385 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 18386 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 18388 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18391 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18393 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18394 vga.ball_motion_l
.sym 18397 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18399 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18400 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18404 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18405 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18406 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18409 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 18410 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18412 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 18415 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18416 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 18418 vga.ball_motion_l
.sym 18419 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 18420 P1B9$SB_IO_OUT_$glb_clk
.sym 18421 rst_$glb_sr
.sym 18424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 18425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 18426 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 18427 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 18428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 18429 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 18445 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 18446 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 18448 P1B7$SB_IO_OUT
.sym 18449 vga.ball_pos_h[8]
.sym 18452 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18454 rst
.sym 18463 vga.ball_pos_h[0]
.sym 18465 vga.ball_pos_h[6]
.sym 18467 vga.ball_pos_h[1]
.sym 18468 vga.ball_pos_h[2]
.sym 18471 vga.ball_pos_h[3]
.sym 18472 vga.ball_pos_h[7]
.sym 18476 vga.ball_pos_h[5]
.sym 18477 vga.ball_pos_h[4]
.sym 18495 $nextpnr_ICESTORM_LC_26$O
.sym 18498 vga.ball_pos_h[0]
.sym 18501 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 18503 vga.ball_pos_h[1]
.sym 18507 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 18509 vga.ball_pos_h[2]
.sym 18511 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 18513 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 18516 vga.ball_pos_h[3]
.sym 18517 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 18519 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 18521 vga.ball_pos_h[4]
.sym 18523 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 18525 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 18527 vga.ball_pos_h[5]
.sym 18529 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 18531 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 18534 vga.ball_pos_h[6]
.sym 18535 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 18537 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 18539 vga.ball_pos_h[7]
.sym 18541 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 18545 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 18546 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 18560 vga.ball_motion_l
.sym 18577 vga.ball_motion_l
.sym 18581 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 18586 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 18587 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18588 vga.ball_motion_l
.sym 18591 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 18596 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18597 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 18601 vga.ball_pos_h[8]
.sym 18602 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18603 vga.ball_pos_h[9]
.sym 18604 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 18611 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18612 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18614 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18616 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18618 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 18621 vga.ball_pos_h[8]
.sym 18622 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 18625 vga.ball_pos_h[9]
.sym 18626 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18627 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18628 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 18631 vga.ball_motion_l
.sym 18632 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18633 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 18637 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18638 vga.ball_motion_l
.sym 18639 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18644 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 18645 vga.ball_motion_l
.sym 18649 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 18650 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 18651 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18661 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18662 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 18663 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18664 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18665 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 18666 P1B9$SB_IO_OUT_$glb_clk
.sym 18667 rst_$glb_sr
.sym 18716 vga.hs_out
.sym 18748 vga.hs_out
.sym 18862 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 18925 P1B4$SB_IO_OUT
.sym 19074 P1A9$SB_IO_OUT
.sym 19196 P1B4$SB_IO_OUT
.sym 19311 P1B4$SB_IO_OUT
.sym 19926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 20172 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20410 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 20411 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 20412 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 20413 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 20414 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 20415 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 20531 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 20532 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 20534 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 20535 vga.paddle_l_pos_v[4]
.sym 20536 vga.paddle_l_pos_v[5]
.sym 20537 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20556 vga.paddle_l_pos_v[4]
.sym 20557 vga.left_down_pressed
.sym 20558 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 20565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20566 vga.left_down_pressed
.sym 20574 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 20629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 20651 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20652 P1B9$SB_IO_OUT_$glb_clk
.sym 20653 rst_$glb_sr
.sym 20657 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20661 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20667 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20669 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 20675 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 20676 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20677 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 20680 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 20682 vga.paddle_l_pos_v[4]
.sym 20684 vga.paddle_l_pos_v[5]
.sym 20685 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20686 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20696 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 20698 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 20700 vga.paddle_l_pos_v[5]
.sym 20707 vga.paddle_l_pos_v[4]
.sym 20709 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20711 $PACKER_VCC_NET
.sym 20713 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20719 $PACKER_VCC_NET
.sym 20726 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20727 $nextpnr_ICESTORM_LC_19$O
.sym 20730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20735 $PACKER_VCC_NET
.sym 20736 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 20739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 20741 vga.paddle_l_pos_v[4]
.sym 20743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 20747 $PACKER_VCC_NET
.sym 20748 vga.paddle_l_pos_v[5]
.sym 20749 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 20751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 20753 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 20754 $PACKER_VCC_NET
.sym 20755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 20757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 20759 $PACKER_VCC_NET
.sym 20760 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 20761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 20763 $nextpnr_ICESTORM_LC_20$I3
.sym 20765 $PACKER_VCC_NET
.sym 20766 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 20773 $nextpnr_ICESTORM_LC_20$I3
.sym 20777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 20778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 20779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20787 P1B4$SB_IO_OUT
.sym 20794 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 20797 vga.count_v[1]
.sym 20802 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 20805 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 20810 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 20820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 20821 vga.count_v[6]
.sym 20825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 20828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 20829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 20833 vga.count_v[2]
.sym 20835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 20836 vga.count_v[0]
.sym 20837 vga.count_v[3]
.sym 20838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 20839 vga.count_v[4]
.sym 20840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 20841 vga.count_v[5]
.sym 20842 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 20843 vga.count_v[7]
.sym 20844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20845 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 20847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 20849 vga.count_v[1]
.sym 20850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 20852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 20853 vga.count_v[0]
.sym 20856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 20858 vga.count_v[1]
.sym 20859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 20862 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 20864 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20865 vga.count_v[2]
.sym 20868 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 20870 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 20871 vga.count_v[3]
.sym 20872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 20876 vga.count_v[4]
.sym 20877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 20878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 20880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 20882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 20883 vga.count_v[5]
.sym 20884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 20886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 20888 vga.count_v[6]
.sym 20889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 20892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 20894 vga.count_v[7]
.sym 20895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 20896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 20901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 20903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 20904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 20905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 20906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 20907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 20914 vga.left_down_pressed
.sym 20920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20921 vga.ball_pos_v[6]
.sym 20922 vga.count_v[8]
.sym 20923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 20926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 20928 vga.ball_pos_v[0]
.sym 20929 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 20930 vga.ball_pos_v[1]
.sym 20931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 20947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20948 vga.count_v[8]
.sym 20957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 20973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 20975 vga.count_v[8]
.sym 20976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 20979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 20981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20985 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 20988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 20993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 21000 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[13]
.sym 21005 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[14]
.sym 21012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 21017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 21027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 21028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 21029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 21030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 21035 vga.ball_pos_v[7]
.sym 21036 vga.ball_pos_v[3]
.sym 21040 $PACKER_VCC_NET
.sym 21041 vga.ball_pos_v[8]
.sym 21045 $PACKER_VCC_NET
.sym 21047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 21048 vga.ball_pos_v[3]
.sym 21049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21050 vga.ball_pos_v[4]
.sym 21051 vga.ball_pos_v[6]
.sym 21052 vga.ball_pos_v[5]
.sym 21053 vga.ball_pos_v[7]
.sym 21054 vga.ball_pos_v[2]
.sym 21055 vga.ball_pos_v[3]
.sym 21056 vga.ball_pos_v[8]
.sym 21057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 21067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[16]
.sym 21098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21102 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[17]
.sym 21105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[18]
.sym 21110 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 21117 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[20]
.sym 21122 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21126 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[21]
.sym 21129 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[22]
.sym 21134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[23]
.sym 21141 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21146 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 21147 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 21148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 21149 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21174 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 21176 vga.ball_pos_v[4]
.sym 21178 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 21180 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 21182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[23]
.sym 21190 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21217 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[24]
.sym 21221 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[25]
.sym 21228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[26]
.sym 21233 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[27]
.sym 21240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[28]
.sym 21245 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[29]
.sym 21252 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[30]
.sym 21257 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21261 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 21264 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21275 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 21292 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 21298 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 21299 vga.ball_pos_v[6]
.sym 21300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21302 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 21303 vga.ball_pos_v[8]
.sym 21304 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 21305 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 21310 vga.count_v[8]
.sym 21312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21313 vga.count_v[1]
.sym 21314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 21315 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21317 vga.count_v[7]
.sym 21318 vga.ball_pos_v[3]
.sym 21319 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 21320 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 21321 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21322 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 21323 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 21324 vga.count_v[2]
.sym 21326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21327 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21328 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 21329 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21330 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21331 vga.count_v[4]
.sym 21332 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 21333 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21334 vga.count_v[3]
.sym 21335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 21336 vga.ball_pos_v[4]
.sym 21337 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21339 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21341 vga.count_v[5]
.sym 21343 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 21344 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 21345 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 21346 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 21349 vga.ball_pos_v[3]
.sym 21350 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21351 vga.ball_pos_v[4]
.sym 21352 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 21355 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 21356 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21357 vga.count_v[8]
.sym 21358 vga.count_v[3]
.sym 21361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21363 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 21368 vga.count_v[1]
.sym 21369 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21370 vga.count_v[7]
.sym 21373 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21374 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21375 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21376 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21379 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21381 vga.count_v[5]
.sym 21382 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 21385 vga.count_v[4]
.sym 21386 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 21387 vga.count_v[2]
.sym 21388 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 21406 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 21411 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 21416 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21417 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21418 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 21421 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 21422 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21423 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 21424 vga.ball_pos_v[0]
.sym 21425 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21426 vga.ball_pos_v[1]
.sym 21427 vga.ball_pos_v[2]
.sym 21436 $PACKER_VCC_NET
.sym 21450 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21452 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21454 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 21456 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 21460 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 21461 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21462 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 21464 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 21465 $nextpnr_ICESTORM_LC_29$O
.sym 21468 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 21471 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[2]
.sym 21473 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 21477 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[3]
.sym 21479 $PACKER_VCC_NET
.sym 21480 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 21483 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[4]
.sym 21486 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 21489 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[5]
.sym 21491 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21495 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[6]
.sym 21498 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21501 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[7]
.sym 21503 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 21507 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 21510 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21517 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 21520 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 21521 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21528 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 21530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 21534 $PACKER_VCC_NET
.sym 21536 vga.ball_pos_v[3]
.sym 21538 vga.ball_pos_v[7]
.sym 21540 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21543 vga.red_SB_DFFSR_Q_R
.sym 21544 vga.ball_pos_v[7]
.sym 21545 vga.count_h[9]
.sym 21547 vga.ball_pos_v[3]
.sym 21548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[31]
.sym 21549 vga.count_h[8]
.sym 21550 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 21551 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 21560 vga.ball_pos_v[7]
.sym 21561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 21562 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 21565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 21566 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 21568 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 21571 vga.ball_pos_v[6]
.sym 21574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 21575 vga.ball_pos_v[8]
.sym 21579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21582 vga.ball_pos_v[5]
.sym 21586 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21588 $nextpnr_ICESTORM_LC_30$I3
.sym 21590 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 21598 $nextpnr_ICESTORM_LC_30$I3
.sym 21601 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 21602 vga.ball_pos_v[5]
.sym 21603 vga.ball_pos_v[6]
.sym 21604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 21613 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 21614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21616 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21631 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 21632 vga.ball_pos_v[7]
.sym 21633 vga.ball_pos_v[8]
.sym 21634 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 21667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 21680 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 21681 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 21682 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 21683 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21684 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21685 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21690 $PACKER_VCC_NET
.sym 21691 $PACKER_VCC_NET
.sym 21693 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 21699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 21709 vga.count_h[8]
.sym 21711 $nextpnr_ICESTORM_LC_2$O
.sym 21713 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 21717 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[2]
.sym 21719 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 21723 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[3]
.sym 21725 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 21729 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[4]
.sym 21731 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21735 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[5]
.sym 21737 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21738 $PACKER_VCC_NET
.sym 21741 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[6]
.sym 21744 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 21747 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[7]
.sym 21749 $PACKER_VCC_NET
.sym 21750 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21751 vga.count_h[8]
.sym 21753 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 21763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 21776 vga.ball_pos_v[1]
.sym 21784 vga.ball_pos_v[0]
.sym 21797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 21815 vga.red_SB_DFFSR_Q_R
.sym 21817 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21826 P1A9$SB_IO_OUT
.sym 21827 rst
.sym 21828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 21830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 21831 vga.count_v[4]
.sym 21832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 21833 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 21835 vga.count_v[4]
.sym 21836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 21837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21853 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 21854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 21855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 21856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21861 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21862 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 21877 P1A9$SB_IO_OUT
.sym 21878 rst
.sym 21882 P1B9$SB_IO_OUT_$glb_clk
.sym 21883 vga.red_SB_DFFSR_Q_R
.sym 21897 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21901 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21904 P1B4$SB_IO_OUT
.sym 21906 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21907 vga.ball_pos_v[5]
.sym 21909 vga.count_h[1]
.sym 21910 vga.count_h[7]
.sym 21911 P1B4$SB_IO_OUT
.sym 21912 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 21913 vga.count_h[3]
.sym 21915 vga.ball_pos_h[1]
.sym 21925 vga.ball_pos_h[8]
.sym 21928 vga.ball_pos_h[5]
.sym 21942 vga.ball_pos_h[3]
.sym 21944 vga.ball_pos_h[7]
.sym 21946 vga.ball_pos_h[6]
.sym 21950 vga.ball_pos_h[1]
.sym 21952 vga.ball_pos_h[2]
.sym 21954 vga.ball_pos_h[4]
.sym 21957 $nextpnr_ICESTORM_LC_41$O
.sym 21960 vga.ball_pos_h[1]
.sym 21963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 21965 vga.ball_pos_h[2]
.sym 21967 vga.ball_pos_h[1]
.sym 21969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 21971 vga.ball_pos_h[3]
.sym 21973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 21975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 21977 vga.ball_pos_h[4]
.sym 21979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 21981 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 21983 vga.ball_pos_h[5]
.sym 21985 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 21987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 21990 vga.ball_pos_h[6]
.sym 21991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 21993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 21995 vga.ball_pos_h[7]
.sym 21997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 21999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 22001 vga.ball_pos_h[8]
.sym 22003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 22007 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[2]
.sym 22010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[3]
.sym 22011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[4]
.sym 22012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[5]
.sym 22013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[6]
.sym 22014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[7]
.sym 22022 vga.ball_pos_h[5]
.sym 22029 $PACKER_VCC_NET
.sym 22031 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22032 vga.count_h[9]
.sym 22035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 22036 vga.ball_pos_h[0]
.sym 22037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 22039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 22040 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 22041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 22042 vga.count_h[8]
.sym 22043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 22048 vga.ball_pos_h[0]
.sym 22049 vga.count_h[4]
.sym 22051 vga.count_h[2]
.sym 22053 vga.count_h[5]
.sym 22054 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 22055 vga.count_h[6]
.sym 22063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 22064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 22066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 22068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 22069 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 22070 vga.ball_pos_h[9]
.sym 22071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 22073 vga.count_h[3]
.sym 22074 $PACKER_VCC_NET
.sym 22075 vga.count_h[0]
.sym 22076 vga.ball_pos_h[1]
.sym 22077 vga.ball_pos_h[2]
.sym 22078 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 22080 $nextpnr_ICESTORM_LC_42$I3
.sym 22083 vga.ball_pos_h[9]
.sym 22084 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 22090 $nextpnr_ICESTORM_LC_42$I3
.sym 22100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 22101 vga.count_h[2]
.sym 22102 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 22105 vga.ball_pos_h[0]
.sym 22106 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 22107 vga.count_h[0]
.sym 22108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 22111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 22112 vga.count_h[3]
.sym 22113 vga.count_h[4]
.sym 22114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 22117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 22118 vga.count_h[6]
.sym 22119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 22120 vga.count_h[5]
.sym 22123 $PACKER_VCC_NET
.sym 22125 vga.ball_pos_h[1]
.sym 22126 vga.ball_pos_h[2]
.sym 22130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[8]
.sym 22131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[9]
.sym 22150 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 22154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 22156 vga.count_h[0]
.sym 22174 vga.ball_motion_l
.sym 22175 vga.ball_pos_h[1]
.sym 22177 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 22178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 22179 vga.count_h[1]
.sym 22182 vga.count_h[7]
.sym 22183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 22186 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 22187 vga.ball_pos_h[0]
.sym 22188 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22191 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22192 vga.count_h[9]
.sym 22195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 22197 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 22199 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 22200 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22202 vga.count_h[8]
.sym 22205 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 22206 vga.ball_pos_h[0]
.sym 22210 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 22211 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22212 vga.ball_motion_l
.sym 22216 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22217 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22228 vga.ball_pos_h[1]
.sym 22231 vga.count_h[1]
.sym 22236 vga.ball_motion_l
.sym 22237 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 22241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 22242 vga.count_h[8]
.sym 22243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 22246 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 22247 vga.count_h[7]
.sym 22248 vga.count_h[9]
.sym 22249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 22250 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 22251 P1B9$SB_IO_OUT_$glb_clk
.sym 22252 rst_$glb_sr
.sym 22267 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22270 vga.ball_motion_l
.sym 22271 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 22278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 22281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 22284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 22294 $PACKER_VCC_NET
.sym 22302 $PACKER_VCC_NET
.sym 22304 $PACKER_VCC_NET
.sym 22307 $PACKER_VCC_NET
.sym 22310 vga.ball_pos_h[3]
.sym 22311 vga.ball_pos_h[7]
.sym 22312 vga.ball_pos_h[6]
.sym 22315 vga.ball_pos_h[2]
.sym 22317 vga.ball_pos_h[8]
.sym 22322 vga.ball_pos_h[1]
.sym 22323 vga.ball_pos_h[5]
.sym 22324 vga.ball_pos_h[4]
.sym 22326 $nextpnr_ICESTORM_LC_4$O
.sym 22328 vga.ball_pos_h[1]
.sym 22332 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 22334 $PACKER_VCC_NET
.sym 22335 vga.ball_pos_h[2]
.sym 22338 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 22340 $PACKER_VCC_NET
.sym 22341 vga.ball_pos_h[3]
.sym 22342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 22344 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[4]
.sym 22346 $PACKER_VCC_NET
.sym 22347 vga.ball_pos_h[4]
.sym 22348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 22350 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[5]
.sym 22352 $PACKER_VCC_NET
.sym 22353 vga.ball_pos_h[5]
.sym 22354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[4]
.sym 22356 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[6]
.sym 22358 vga.ball_pos_h[6]
.sym 22359 $PACKER_VCC_NET
.sym 22360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[5]
.sym 22362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[7]
.sym 22364 vga.ball_pos_h[7]
.sym 22365 $PACKER_VCC_NET
.sym 22366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[6]
.sym 22368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[8]
.sym 22370 $PACKER_VCC_NET
.sym 22371 vga.ball_pos_h[8]
.sym 22372 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[7]
.sym 22388 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[8]
.sym 22418 vga.ball_pos_h[9]
.sym 22430 $PACKER_VCC_NET
.sym 22449 $nextpnr_ICESTORM_LC_5$I3
.sym 22451 vga.ball_pos_h[9]
.sym 22452 $PACKER_VCC_NET
.sym 22453 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[8]
.sym 22459 $nextpnr_ICESTORM_LC_5$I3
.sym 22499 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 22630 rst
.sym 22641 P1B7$SB_IO_OUT
.sym 22697 P1A9$SB_IO_OUT
.sym 22719 P1A9$SB_IO_OUT
.sym 22756 P1A9$SB_IO_OUT
.sym 23768 P1A9$SB_IO_OUT
.sym 24270 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24274 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24284 vga.paddle_l_pos_v[4]
.sym 24289 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24291 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24293 vga.paddle_l_pos_v[5]
.sym 24294 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 24297 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24308 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24309 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24312 $nextpnr_ICESTORM_LC_43$O
.sym 24314 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 24318 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24320 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24324 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 24326 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24328 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24330 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 24332 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24334 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 24336 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 24339 vga.paddle_l_pos_v[4]
.sym 24340 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 24342 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 24344 vga.paddle_l_pos_v[5]
.sym 24346 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 24348 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 24350 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 24352 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 24354 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 24356 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24358 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 24386 vga.paddle_l_pos_v[4]
.sym 24387 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 24388 vga.paddle_l_pos_v[5]
.sym 24389 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 24390 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 24398 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 24406 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 24407 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 24408 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 24409 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 24410 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 24411 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 24413 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 24414 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24415 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 24417 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 24418 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 24420 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 24421 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24423 vga.left_down_pressed
.sym 24430 vga.left_down_pressed
.sym 24431 vga.left_down_pressed
.sym 24438 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 24439 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 24442 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 24443 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24444 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 24445 vga.left_down_pressed
.sym 24454 vga.left_down_pressed
.sym 24455 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 24456 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 24457 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24460 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 24461 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 24462 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24463 vga.left_down_pressed
.sym 24466 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 24467 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24468 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 24469 vga.left_down_pressed
.sym 24472 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24473 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 24474 vga.left_down_pressed
.sym 24475 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 24482 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24483 P1B9$SB_IO_OUT_$glb_clk
.sym 24484 rst_$glb_sr
.sym 24497 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 24499 vga.paddle_l_pos_v[5]
.sym 24500 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24501 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24505 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24507 vga.paddle_l_pos_v[4]
.sym 24518 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24526 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 24528 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24533 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24534 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 24535 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24536 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24541 vga.left_down_pressed
.sym 24551 $PACKER_VCC_NET
.sym 24578 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24580 $PACKER_VCC_NET
.sym 24601 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 24602 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 24603 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24604 vga.left_down_pressed
.sym 24605 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24606 P1B9$SB_IO_OUT_$glb_clk
.sym 24607 rst_$glb_sr
.sym 24624 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24629 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24630 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 24640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 24649 vga.ball_pos_v[8]
.sym 24650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 24651 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24653 vga.ball_pos_v[5]
.sym 24654 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 24655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 24656 vga.ball_pos_v[7]
.sym 24657 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 24658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24659 vga.ball_pos_v[6]
.sym 24660 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 24661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 24662 vga.ball_pos_v[3]
.sym 24664 vga.left_down_pressed
.sym 24665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 24666 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 24668 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24676 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24678 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24682 vga.ball_pos_v[8]
.sym 24683 vga.ball_pos_v[7]
.sym 24684 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 24685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 24688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 24689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24690 vga.ball_pos_v[6]
.sym 24691 vga.ball_pos_v[3]
.sym 24694 vga.left_down_pressed
.sym 24695 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 24696 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 24697 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 24701 vga.ball_pos_v[5]
.sym 24703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 24724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 24725 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 24726 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24728 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24729 P1B9$SB_IO_OUT_$glb_clk
.sym 24730 rst_$glb_sr
.sym 24743 vga.ball_pos_v[8]
.sym 24745 vga.left_down_pressed
.sym 24747 vga.ball_pos_v[6]
.sym 24748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 24749 vga.ball_pos_v[5]
.sym 24750 vga.ball_pos_v[3]
.sym 24751 vga.paddle_l_pos_v[4]
.sym 24752 vga.ball_pos_v[7]
.sym 24754 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24755 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24757 vga.count_v[5]
.sym 24758 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24766 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 24773 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 24774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24775 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24777 vga.paddle_l_pos_v[4]
.sym 24778 $PACKER_VCC_NET
.sym 24785 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24786 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 24787 vga.paddle_l_pos_v[5]
.sym 24804 $nextpnr_ICESTORM_LC_56$O
.sym 24807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24812 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 24814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 24818 vga.paddle_l_pos_v[4]
.sym 24819 $PACKER_VCC_NET
.sym 24820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24822 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 24824 vga.paddle_l_pos_v[5]
.sym 24826 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 24828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 24830 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 24832 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 24834 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 24837 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 24838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 24840 $nextpnr_ICESTORM_LC_57$I3
.sym 24842 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 24844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 24850 $nextpnr_ICESTORM_LC_57$I3
.sym 24879 vga.count_v[8]
.sym 24880 vga.count_v[0]
.sym 24884 vga.ball_pos_v[7]
.sym 24888 vga.paddle_l_pos_v[5]
.sym 24889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 24897 vga.ball_pos_v[1]
.sym 24899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 24902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 24903 vga.ball_pos_v[0]
.sym 24904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 24906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 24907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 24908 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 24909 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 24910 vga.ball_pos_v[7]
.sym 24912 vga.ball_pos_v[3]
.sym 24915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 24916 vga.ball_pos_v[6]
.sym 24921 vga.ball_pos_v[4]
.sym 24922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 24923 vga.ball_pos_v[5]
.sym 24924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 24925 vga.ball_pos_v[2]
.sym 24926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 24927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24929 vga.ball_pos_v[0]
.sym 24930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 24933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24935 vga.ball_pos_v[1]
.sym 24936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 24939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 24941 vga.ball_pos_v[2]
.sym 24942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 24945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 24947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 24948 vga.ball_pos_v[3]
.sym 24949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 24953 vga.ball_pos_v[4]
.sym 24954 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 24955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 24957 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 24959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 24960 vga.ball_pos_v[5]
.sym 24961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 24963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 24965 vga.ball_pos_v[6]
.sym 24966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 24967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 24969 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 24971 vga.ball_pos_v[7]
.sym 24972 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 24973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 25004 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 25008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 25011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 25013 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 25021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 25022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 25025 vga.ball_pos_v[4]
.sym 25026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 25027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 25029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 25031 vga.ball_pos_v[8]
.sym 25032 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 25050 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 25052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 25053 vga.ball_pos_v[8]
.sym 25054 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 25056 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25058 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 25060 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 25063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 25066 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25069 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25070 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 25071 vga.ball_pos_v[4]
.sym 25072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 25112 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 25116 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 25120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25122 vga.ball_pos_v[2]
.sym 25124 vga.count_v[2]
.sym 25125 vga.count_v[5]
.sym 25127 vga.count_v[0]
.sym 25129 vga.count_v[4]
.sym 25132 vga.count_v[6]
.sym 25133 vga.count_v[3]
.sym 25135 vga.count_v[7]
.sym 25143 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 25146 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25148 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 25149 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 25157 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25159 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 25162 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25166 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25170 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 25173 $nextpnr_ICESTORM_LC_10$O
.sym 25175 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 25179 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[1]
.sym 25181 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 25185 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[2]
.sym 25187 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25191 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[3]
.sym 25193 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25197 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[4]
.sym 25199 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25203 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 25205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25210 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 25211 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 25212 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 25213 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 25235 vga.ball_pos_v[6]
.sym 25236 vga.ball_pos_v[2]
.sym 25237 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 25239 vga.ball_pos_v[4]
.sym 25240 vga.ball_pos_v[8]
.sym 25241 vga.ball_pos_v[5]
.sym 25242 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25244 vga.ball_pos_v[2]
.sym 25245 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[31]
.sym 25247 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 25251 $PACKER_VCC_NET
.sym 25256 vga.count_h[4]
.sym 25258 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 25267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 25268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 25269 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 25270 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 25273 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 25274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 25278 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 25283 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 25284 vga.count_v[2]
.sym 25285 vga.count_v[1]
.sym 25286 vga.count_v[5]
.sym 25287 vga.count_v[0]
.sym 25289 vga.count_v[4]
.sym 25292 vga.count_v[6]
.sym 25293 vga.count_v[3]
.sym 25295 vga.count_v[7]
.sym 25296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25298 vga.count_v[0]
.sym 25299 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 25302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 25304 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 25305 vga.count_v[1]
.sym 25308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 25310 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 25311 vga.count_v[2]
.sym 25314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 25316 vga.count_v[3]
.sym 25317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 25320 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 25322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 25323 vga.count_v[4]
.sym 25326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 25328 vga.count_v[5]
.sym 25329 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 25332 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 25334 vga.count_v[6]
.sym 25335 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 25338 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 25340 vga.count_v[7]
.sym 25341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 25364 vga.ball_pos_v[2]
.sym 25367 vga.ball_pos_v[4]
.sym 25370 vga.ball_pos_v[5]
.sym 25372 vga.ball_pos_v[8]
.sym 25374 $PACKER_VCC_NET
.sym 25375 vga.ball_pos_v[3]
.sym 25376 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 25380 vga.ball_pos_v[7]
.sym 25382 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 25388 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 25389 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 25393 vga.ball_pos_v[1]
.sym 25394 vga.ball_pos_v[2]
.sym 25395 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25399 vga.ball_pos_v[0]
.sym 25402 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 25403 vga.count_v[8]
.sym 25405 vga.count_h[8]
.sym 25406 vga.count_h[5]
.sym 25410 vga.count_h[9]
.sym 25416 vga.count_h[4]
.sym 25419 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 25421 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 25422 vga.count_v[8]
.sym 25425 $nextpnr_ICESTORM_LC_11$I3
.sym 25427 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 25435 $nextpnr_ICESTORM_LC_11$I3
.sym 25450 vga.count_h[5]
.sym 25451 vga.count_h[8]
.sym 25452 vga.count_h[9]
.sym 25453 vga.count_h[4]
.sym 25456 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25457 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25458 vga.ball_pos_v[1]
.sym 25459 vga.ball_pos_v[0]
.sym 25462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 25464 vga.ball_pos_v[2]
.sym 25484 vga.ball_pos_v[8]
.sym 25485 vga.ball_pos_v[6]
.sym 25519 vga.count_h[6]
.sym 25521 vga.count_h[7]
.sym 25523 $PACKER_VCC_NET
.sym 25526 vga.count_h[0]
.sym 25529 vga.count_h[3]
.sym 25531 vga.count_h[4]
.sym 25533 vga.count_h[1]
.sym 25534 $PACKER_VCC_NET
.sym 25535 vga.count_h[2]
.sym 25541 vga.count_h[5]
.sym 25542 $nextpnr_ICESTORM_LC_14$O
.sym 25545 vga.count_h[0]
.sym 25548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 25550 $PACKER_VCC_NET
.sym 25551 vga.count_h[1]
.sym 25554 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 25556 $PACKER_VCC_NET
.sym 25557 vga.count_h[2]
.sym 25560 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 25562 $PACKER_VCC_NET
.sym 25563 vga.count_h[3]
.sym 25566 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[4]
.sym 25568 vga.count_h[4]
.sym 25572 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[5]
.sym 25574 vga.count_h[5]
.sym 25578 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[6]
.sym 25581 vga.count_h[6]
.sym 25584 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[7]
.sym 25586 vga.count_h[7]
.sym 25587 $PACKER_VCC_NET
.sym 25605 vga.count_h[6]
.sym 25606 vga.ball_pos_v[2]
.sym 25609 vga.count_h[7]
.sym 25610 vga.ball_pos_v[0]
.sym 25611 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 25612 vga.ball_pos_v[1]
.sym 25628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[7]
.sym 25633 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[31]
.sym 25642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 25646 $PACKER_VCC_NET
.sym 25648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 25650 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[10]
.sym 25654 vga.count_h[8]
.sym 25659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 25664 vga.count_h[9]
.sym 25665 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[8]
.sym 25667 vga.count_h[8]
.sym 25668 $PACKER_VCC_NET
.sym 25671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[9]
.sym 25673 vga.count_h[9]
.sym 25678 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[31]
.sym 25679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[10]
.sym 25681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[9]
.sym 25708 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 25709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 25711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 25730 vga.ball_pos_v[7]
.sym 25737 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 25738 vga.ball_pos_v[3]
.sym 25739 vga.count_h[4]
.sym 25745 vga.count_h[1]
.sym 25746 vga.count_h[3]
.sym 25747 vga.count_h[2]
.sym 25750 vga.count_h[5]
.sym 25852 vga.ball_pos_v[2]
.sym 25854 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 25863 vga.count_h[8]
.sym 25868 vga.count_h[9]
.sym 25881 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[2]
.sym 25882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[3]
.sym 25884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[5]
.sym 25886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 25887 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25890 vga.ball_pos_h[1]
.sym 25891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[4]
.sym 25892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 25893 vga.count_h[7]
.sym 25894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[7]
.sym 25897 vga.count_h[6]
.sym 25898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 25899 vga.count_h[4]
.sym 25901 vga.count_h[0]
.sym 25902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 25903 vga.ball_pos_h[0]
.sym 25904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 25905 vga.count_h[1]
.sym 25906 vga.count_h[3]
.sym 25907 vga.count_h[2]
.sym 25908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 25909 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[6]
.sym 25910 vga.count_h[5]
.sym 25911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 25913 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25914 vga.count_h[0]
.sym 25915 vga.ball_pos_h[0]
.sym 25917 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 25919 vga.ball_pos_h[1]
.sym 25920 vga.count_h[1]
.sym 25923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 25925 vga.count_h[2]
.sym 25926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[2]
.sym 25927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 25929 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 25931 vga.count_h[3]
.sym 25932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[3]
.sym 25933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 25935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 25937 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[4]
.sym 25938 vga.count_h[4]
.sym 25939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 25941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 25943 vga.count_h[5]
.sym 25944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[5]
.sym 25945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 25947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 25949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[6]
.sym 25950 vga.count_h[6]
.sym 25951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 25953 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 25955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[7]
.sym 25956 vga.count_h[7]
.sym 25957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 25980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 25997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 26011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[9]
.sym 26018 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[8]
.sym 26023 vga.count_h[8]
.sym 26025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 26027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 26028 vga.count_h[9]
.sym 26029 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 26036 vga.count_h[8]
.sym 26037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[8]
.sym 26038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 26040 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 26042 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[9]
.sym 26043 vga.count_h[9]
.sym 26044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 26046 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 26049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 26054 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 26061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 26066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26070 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 26073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 26078 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26100 P1B4$SB_IO_OUT
.sym 26120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 26150 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26157 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 26160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 26165 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 26172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 26177 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 26184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 26189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26193 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 26196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 26201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26219 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 26228 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 26243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 26257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 26283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 26288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26292 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 26295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26298 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 26300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26304 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 26307 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26310 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 26312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 26319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26322 $nextpnr_ICESTORM_LC_21$I3
.sym 26324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 26366 $nextpnr_ICESTORM_LC_21$I3
.sym 26407 $nextpnr_ICESTORM_LC_21$I3
.sym 26467 rst
.sym 26468 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26539 P1B4$SB_IO_OUT
.sym 26551 P1A9$SB_IO_OUT
.sym 27891 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 27892 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 27893 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 27894 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 27895 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 27896 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 27991 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 28044 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 28047 vga.count_v[5]
.sym 28049 $PACKER_VCC_NET
.sym 28051 vga.count_v[4]
.sym 28056 $PACKER_VCC_NET
.sym 28098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 28135 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 28137 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 28143 vga.ball_pos_v[2]
.sym 28239 vga.count_v[1]
.sym 28240 vga.count_v[3]
.sym 28243 vga.count_v[6]
.sym 28244 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 28245 vga.count_v[0]
.sym 28246 vga.paddle_l_pos_v[4]
.sym 28247 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 28248 vga.count_v[7]
.sym 28255 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 28342 $PACKER_VCC_NET
.sym 28349 vga.count_v[4]
.sym 28351 vga.ball_pos_v[0]
.sym 28358 vga.ball_pos_v[4]
.sym 28361 vga.ball_pos_v[1]
.sym 28457 vga.paddle_r_pos_v[0]
.sym 28459 vga.paddle_r_pos_v[1]
.sym 28464 vga.count_v[1]
.sym 28501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[31]
.sym 28503 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 28504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 28505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 28506 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 28507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 28543 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 28546 vga.paddle_r_pos_v[4]
.sym 28547 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 28548 vga.count_v[5]
.sym 28549 vga.right_down_pressed
.sym 28550 $PACKER_VCC_NET
.sym 28555 vga.count_v[6]
.sym 28556 vga.count_v[2]
.sym 28557 vga.count_v[7]
.sym 28560 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 28561 vga.count_v[3]
.sym 28562 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 28563 vga.count_v[4]
.sym 28564 vga.count_v[6]
.sym 28646 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 28647 $PACKER_VCC_NET
.sym 28648 vga.paddle_l_pos_v[5]
.sym 28650 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 28651 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 28652 $PACKER_VCC_NET
.sym 28653 vga.count_v[8]
.sym 28654 vga.ball_pos_v[6]
.sym 28655 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 28656 vga.count_v[0]
.sym 28657 $PACKER_VCC_NET
.sym 28658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 28660 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 28667 vga.count_v[0]
.sym 28711 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 28759 vga.ball_pos_v[0]
.sym 28761 vga.ball_pos_v[1]
.sym 28767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[10]
.sym 28770 vga.ball_pos_v[4]
.sym 28809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[10]
.sym 28810 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 28812 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 28813 vga.ball_pos_v[0]
.sym 28814 vga.ball_pos_v[1]
.sym 28849 vga.count_v[5]
.sym 28851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28856 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 28858 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 28859 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 28864 vga.paddle_r_pos_v[1]
.sym 28868 vga.ball_pos_v[1]
.sym 28870 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 28912 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 28952 vga.paddle_r_pos_v[0]
.sym 28954 vga.paddle_r_pos_v[8]
.sym 28956 vga.ball_pos_v[1]
.sym 28957 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 28960 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 28963 vga.ball_angle[3]
.sym 28972 vga.ball_ratio_SB_DFFESR_Q_E
.sym 29011 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 29013 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 29015 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 29016 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29054 vga.ball_pos_v[5]
.sym 29055 vga.ball_pos_v[8]
.sym 29059 vga.ball_pos_v[3]
.sym 29060 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 29061 vga.ball_pos_v[7]
.sym 29063 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 29068 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 29073 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 29114 vga.ball_ratio[1]
.sym 29115 vga.ball_ratio[2]
.sym 29117 vga.ball_ratio_SB_DFFESR_Q_E
.sym 29118 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29119 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29120 vga.ball_ratio[0]
.sym 29163 vga.ball_pos_v[4]
.sym 29165 vga.ball_pos_v[5]
.sym 29166 vga.ball_pos_v[6]
.sym 29177 vga.ball_motion_l
.sym 29216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 29218 vga.ball_motion_l
.sym 29219 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 29220 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 29221 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 29222 vga.ball_angle_SB_DFFESR_Q_E
.sym 29264 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 29267 rst
.sym 29280 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 29318 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29319 vga.score_r[1]
.sym 29320 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29322 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29324 vga.score_r[0]
.sym 29360 rst
.sym 29362 vga.ball_motion_l
.sym 29363 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 29364 vga.ball_angle_SB_DFFESR_Q_E
.sym 29421 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29423 vga.score_r[2]
.sym 29424 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 29467 P2_7$SB_IO_IN
.sym 29479 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29568 P2_7$SB_IO_IN
.sym 29570 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29661 rst
.sym 29666 P2_7$SB_IO_IN
.sym 29670 P2_7$SB_IO_IN
.sym 29697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29712 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29724 P1B8$SB_IO_OUT
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29739 P1A9$SB_IO_OUT
.sym 29751 P1B4$SB_IO_OUT
.sym 29914 P1B4$SB_IO_OUT
.sym 31296 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 31400 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 31419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 31445 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 31450 vga.paddle_l_pos_v[4]
.sym 31452 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 31456 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 31457 $PACKER_VCC_NET
.sym 31458 $PACKER_VCC_NET
.sym 31460 vga.paddle_l_pos_v[5]
.sym 31462 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 31463 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31464 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31465 $PACKER_VCC_NET
.sym 31466 $nextpnr_ICESTORM_LC_39$O
.sym 31469 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31472 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31474 $PACKER_VCC_NET
.sym 31475 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31478 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 31480 $PACKER_VCC_NET
.sym 31481 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 31482 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31484 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 31486 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 31487 $PACKER_VCC_NET
.sym 31488 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 31490 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 31492 $PACKER_VCC_NET
.sym 31493 vga.paddle_l_pos_v[4]
.sym 31494 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 31496 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 31498 $PACKER_VCC_NET
.sym 31499 vga.paddle_l_pos_v[5]
.sym 31500 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 31502 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 31504 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 31505 $PACKER_VCC_NET
.sym 31506 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 31508 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 31510 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 31511 $PACKER_VCC_NET
.sym 31512 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 31518 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31519 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 31520 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 31521 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 31522 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 31523 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 31536 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 31538 vga.left_down_pressed
.sym 31541 $PACKER_VCC_NET
.sym 31544 $PACKER_VCC_NET
.sym 31550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31552 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 31578 $PACKER_VCC_NET
.sym 31579 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 31590 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 31591 $PACKER_VCC_NET
.sym 31593 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 31639 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 31640 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 31641 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 31642 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31643 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 31644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 31645 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31652 $PACKER_VCC_NET
.sym 31653 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 31661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 31664 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 31665 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31668 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 31670 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 31672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31674 rst
.sym 31680 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 31681 vga.count_v[6]
.sym 31682 vga.count_v[4]
.sym 31683 vga.count_v[0]
.sym 31684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 31685 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31686 vga.count_v[5]
.sym 31688 vga.count_v[2]
.sym 31692 vga.count_v[7]
.sym 31694 vga.count_v[3]
.sym 31695 vga.count_v[1]
.sym 31698 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 31701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 31702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 31707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31708 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 31711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 31712 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[0]
.sym 31714 vga.count_v[0]
.sym 31715 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 31718 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 31720 vga.count_v[1]
.sym 31721 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31724 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 31726 vga.count_v[2]
.sym 31727 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 31730 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31733 vga.count_v[3]
.sym 31736 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[4]
.sym 31738 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 31739 vga.count_v[4]
.sym 31742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[5]
.sym 31744 vga.count_v[5]
.sym 31745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 31746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 31748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[6]
.sym 31750 vga.count_v[6]
.sym 31751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 31754 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 31756 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 31757 vga.count_v[7]
.sym 31765 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31766 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 31768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 31769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 31777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31781 vga.left_up_pressed
.sym 31784 vga.count_v[2]
.sym 31788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31795 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 31796 vga.count_v[1]
.sym 31798 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 31812 vga.count_v[8]
.sym 31825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 31835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[8]
.sym 31837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 31838 vga.count_v[8]
.sym 31841 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[9]
.sym 31843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[10]
.sym 31850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31853 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[11]
.sym 31855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[12]
.sym 31862 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31865 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[13]
.sym 31867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[14]
.sym 31874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[15]
.sym 31879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31885 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 31898 vga.count_v[8]
.sym 31904 $PACKER_VCC_NET
.sym 31909 vga.ball_pos_v[6]
.sym 31911 vga.ball_pos_v[0]
.sym 31916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31918 vga.count_v[8]
.sym 31920 vga.ball_pos_v[1]
.sym 31921 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[15]
.sym 31932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[16]
.sym 31961 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[17]
.sym 31966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31970 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[18]
.sym 31973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[19]
.sym 31978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[20]
.sym 31985 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[21]
.sym 31990 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 31994 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[22]
.sym 31997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[23]
.sym 32002 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 32026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 32028 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32032 vga.ball_pos_v[3]
.sym 32033 $PACKER_VCC_NET
.sym 32039 vga.ball_pos_v[7]
.sym 32040 vga.ball_pos_v[3]
.sym 32043 vga.ball_pos_v[8]
.sym 32044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[23]
.sym 32064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32081 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[24]
.sym 32084 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32087 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[25]
.sym 32089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32093 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[26]
.sym 32096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[27]
.sym 32101 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[28]
.sym 32108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[29]
.sym 32113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[30]
.sym 32120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32123 $nextpnr_ICESTORM_LC_27$I3
.sym 32125 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 32144 $PACKER_VCC_NET
.sym 32147 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32151 vga.paddle_r_pos_v[4]
.sym 32156 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32166 rst
.sym 32167 $nextpnr_ICESTORM_LC_27$I3
.sym 32175 vga.count_v[8]
.sym 32176 vga.count_v[0]
.sym 32177 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 32178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 32180 vga.paddle_r_pos_v[0]
.sym 32181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 32182 vga.paddle_r_pos_v[1]
.sym 32183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 32184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 32185 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 32187 vga.count_v[1]
.sym 32188 vga.count_v[6]
.sym 32190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 32195 vga.count_v[3]
.sym 32199 vga.count_v[7]
.sym 32200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 32202 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 32208 $nextpnr_ICESTORM_LC_27$I3
.sym 32217 vga.count_v[1]
.sym 32218 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 32219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 32220 vga.paddle_r_pos_v[1]
.sym 32223 vga.paddle_r_pos_v[0]
.sym 32224 vga.count_v[0]
.sym 32229 vga.count_v[7]
.sym 32230 vga.count_v[8]
.sym 32231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 32232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 32235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 32236 vga.count_v[6]
.sym 32237 vga.count_v[3]
.sym 32238 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 32241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 32243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 32244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 32254 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32270 vga.count_v[2]
.sym 32277 $PACKER_VCC_NET
.sym 32281 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32285 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32287 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 32288 vga.count_v[1]
.sym 32377 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32380 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 32381 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 32382 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 32384 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 32389 vga.paddle_r_pos_v[0]
.sym 32391 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32393 vga.paddle_r_pos_v[1]
.sym 32402 vga.ball_pos_v[0]
.sym 32404 vga.ball_pos_v[1]
.sym 32405 vga.ball_pos_v[6]
.sym 32406 vga.count_v[8]
.sym 32408 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32409 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32410 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32418 vga.count_v[2]
.sym 32419 vga.count_v[6]
.sym 32423 vga.count_v[5]
.sym 32424 vga.count_v[0]
.sym 32425 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32426 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 32427 vga.count_v[4]
.sym 32429 vga.count_v[7]
.sym 32433 vga.count_v[3]
.sym 32437 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 32440 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 32441 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 32442 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32446 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 32447 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 32448 vga.count_v[1]
.sym 32450 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 32452 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32453 vga.count_v[0]
.sym 32456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 32458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32459 vga.count_v[1]
.sym 32462 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 32464 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 32465 vga.count_v[2]
.sym 32468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[4]
.sym 32470 vga.count_v[3]
.sym 32471 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 32474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[5]
.sym 32476 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 32477 vga.count_v[4]
.sym 32480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[6]
.sym 32482 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 32483 vga.count_v[5]
.sym 32486 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[7]
.sym 32488 vga.count_v[6]
.sym 32489 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 32490 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 32492 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[8]
.sym 32494 vga.count_v[7]
.sym 32495 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 32500 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 32501 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 32502 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32503 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32504 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 32505 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 32506 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 32507 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 32524 vga.ball_pos_v[3]
.sym 32525 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 32526 vga.ball_pos_v[7]
.sym 32528 vga.ball_pos_v[0]
.sym 32530 vga.ball_pos_v[8]
.sym 32533 $PACKER_VCC_NET
.sym 32536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[8]
.sym 32543 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32544 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 32546 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32549 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 32552 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 32553 vga.paddle_r_pos_v[0]
.sym 32555 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32557 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 32558 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 32559 vga.paddle_r_pos_v[1]
.sym 32565 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 32566 vga.count_v[8]
.sym 32568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32569 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32570 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 32573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[9]
.sym 32575 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 32576 vga.count_v[8]
.sym 32579 $nextpnr_ICESTORM_LC_12$I3
.sym 32582 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 32589 $nextpnr_ICESTORM_LC_12$I3
.sym 32592 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32593 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32594 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32595 vga.paddle_r_pos_v[1]
.sym 32604 vga.paddle_r_pos_v[0]
.sym 32605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32606 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32610 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 32611 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32612 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 32616 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 32617 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 32618 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 32619 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 32620 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 32621 P1B9$SB_IO_OUT_$glb_clk
.sym 32622 rst_$glb_sr
.sym 32623 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32624 vga.ball_pos_v[8]
.sym 32625 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 32626 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32629 vga.ball_pos_v[3]
.sym 32630 vga.ball_pos_v[7]
.sym 32636 vga.paddle_r_pos_v[7]
.sym 32639 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32646 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 32649 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32650 rst
.sym 32654 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 32656 vga.ball_pos_v[0]
.sym 32658 vga.ball_pos_v[1]
.sym 32671 vga.ball_pos_v[1]
.sym 32684 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 32717 vga.ball_pos_v[1]
.sym 32718 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 32746 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 32747 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I2_O[2]
.sym 32748 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 32749 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 32750 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 32751 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32752 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32753 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 32759 vga.ball_pos_v[3]
.sym 32760 vga.ball_pos_v[4]
.sym 32763 vga.ball_pos_v[7]
.sym 32767 vga.ball_pos_v[8]
.sym 32770 vga.ball_pos_v[2]
.sym 32772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32773 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32775 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32790 vga.ball_pos_v[4]
.sym 32791 vga.ball_pos_v[6]
.sym 32792 vga.ball_pos_v[5]
.sym 32793 vga.ball_pos_v[3]
.sym 32794 vga.ball_pos_v[7]
.sym 32796 vga.ball_pos_v[8]
.sym 32799 vga.ball_angle[3]
.sym 32800 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 32805 vga.ball_pos_v[2]
.sym 32811 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32813 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32815 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 32816 vga.ball_pos_v[0]
.sym 32818 vga.ball_pos_v[1]
.sym 32820 vga.ball_pos_v[3]
.sym 32821 vga.ball_pos_v[5]
.sym 32822 vga.ball_pos_v[2]
.sym 32823 vga.ball_pos_v[4]
.sym 32832 vga.ball_pos_v[6]
.sym 32833 vga.ball_pos_v[7]
.sym 32834 vga.ball_pos_v[8]
.sym 32844 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 32845 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 32846 vga.ball_pos_v[0]
.sym 32847 vga.ball_angle[3]
.sym 32850 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32851 vga.ball_pos_v[1]
.sym 32852 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32853 vga.ball_pos_v[0]
.sym 32871 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32872 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 32873 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 32874 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 32875 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 32876 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 32883 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 32894 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32895 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 32898 vga.ball_angle[2]
.sym 32900 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 32902 vga.ball_pos_v[8]
.sym 32903 P1B4$SB_IO_OUT
.sym 32910 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 32912 vga.ball_ratio_SB_DFFESR_Q_E
.sym 32914 vga.ball_angle[2]
.sym 32915 rst
.sym 32916 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32919 vga.ball_ratio[1]
.sym 32920 vga.ball_ratio[2]
.sym 32922 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 32923 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32925 vga.ball_ratio[0]
.sym 32928 vga.ball_angle[0]
.sym 32930 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32931 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32933 vga.ball_ratio[0]
.sym 32936 vga.ball_angle[1]
.sym 32942 $nextpnr_ICESTORM_LC_50$O
.sym 32944 vga.ball_ratio[0]
.sym 32948 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 32949 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32950 vga.ball_ratio[1]
.sym 32952 vga.ball_ratio[0]
.sym 32955 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32956 vga.ball_ratio[2]
.sym 32958 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 32967 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 32968 rst
.sym 32969 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32970 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 32973 vga.ball_ratio[0]
.sym 32974 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32976 vga.ball_angle[0]
.sym 32979 vga.ball_ratio[1]
.sym 32980 vga.ball_angle[1]
.sym 32981 vga.ball_angle[2]
.sym 32982 vga.ball_ratio[2]
.sym 32985 vga.ball_ratio[0]
.sym 32987 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32989 vga.ball_ratio_SB_DFFESR_Q_E
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 rst_$glb_sr
.sym 32992 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 32993 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32994 vga.ball_angle[0]
.sym 32996 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32998 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 32999 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 33008 vga.ball_ratio_SB_DFFESR_Q_E
.sym 33014 vga.ball_angle[3]
.sym 33016 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33022 vga.ball_angle[1]
.sym 33025 $PACKER_VCC_NET
.sym 33035 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 33036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33040 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 33042 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 33045 rst
.sym 33051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 33052 vga.ball_motion_l
.sym 33054 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 33058 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 33059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33060 vga.ball_motion_l
.sym 33062 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 33063 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 33072 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33073 vga.ball_motion_l
.sym 33084 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 33086 vga.ball_motion_l
.sym 33087 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 33090 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 33091 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 33092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 33093 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33096 rst
.sym 33098 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 33102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 33103 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33104 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 33105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33108 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 33109 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 33110 rst
.sym 33111 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 33112 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 33113 P1B9$SB_IO_OUT_$glb_clk
.sym 33114 rst_$glb_sr
.sym 33116 vga.ball_angle[1]
.sym 33117 vga.ball_angle[2]
.sym 33118 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 33120 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 33129 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 33146 rst
.sym 33150 vga.ball_angle_SB_DFFESR_Q_E
.sym 33157 P2_7$SB_IO_IN
.sym 33159 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 33162 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 33165 P2_7$SB_IO_IN
.sym 33168 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33169 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33170 rst
.sym 33173 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 33174 vga.score_r[1]
.sym 33182 vga.score_r[1]
.sym 33185 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 33187 vga.score_r[0]
.sym 33195 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 33196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33197 P2_7$SB_IO_IN
.sym 33201 vga.score_r[1]
.sym 33202 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33203 P2_7$SB_IO_IN
.sym 33204 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 33209 vga.score_r[1]
.sym 33210 vga.score_r[0]
.sym 33220 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 33221 rst
.sym 33222 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 33231 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33232 vga.score_r[0]
.sym 33233 P2_7$SB_IO_IN
.sym 33234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33236 P1B9$SB_IO_OUT_$glb_clk
.sym 33237 rst_$glb_sr
.sym 33240 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 33241 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33243 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 33281 vga.score_r[1]
.sym 33283 vga.score_r[2]
.sym 33286 vga.score_r[0]
.sym 33288 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33293 P2_7$SB_IO_IN
.sym 33305 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33308 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33311 $nextpnr_ICESTORM_LC_52$O
.sym 33313 vga.score_r[0]
.sym 33317 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 33319 vga.score_r[1]
.sym 33324 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 33325 P2_7$SB_IO_IN
.sym 33326 vga.score_r[2]
.sym 33327 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 33336 vga.score_r[2]
.sym 33337 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33338 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33339 P2_7$SB_IO_IN
.sym 33343 vga.score_r[2]
.sym 33344 vga.score_r[0]
.sym 33345 vga.score_r[1]
.sym 33359 P1B9$SB_IO_OUT_$glb_clk
.sym 33360 rst_$glb_sr
.sym 33362 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33363 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33364 vga.score_l[1]
.sym 33365 vga.score_l[2]
.sym 33366 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33367 vga.score_l[0]
.sym 33368 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 33378 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 33391 P1B4$SB_IO_OUT
.sym 33559 P1B4$SB_IO_OUT
.sym 33577 P1B4$SB_IO_OUT
.sym 33778 P1A9$SB_IO_OUT
.sym 34270 P1A9$SB_IO_OUT
.sym 35128 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 35249 vga.paddle_l_pos_v[4]
.sym 35250 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35254 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 35271 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 35274 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 35281 $PACKER_VCC_NET
.sym 35284 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 35288 vga.paddle_l_pos_v[5]
.sym 35289 $PACKER_VCC_NET
.sym 35292 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 35294 vga.paddle_l_pos_v[4]
.sym 35296 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 35297 $nextpnr_ICESTORM_LC_60$O
.sym 35300 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 35303 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 35305 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 35309 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 35311 $PACKER_VCC_NET
.sym 35312 vga.paddle_l_pos_v[4]
.sym 35315 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 35317 $PACKER_VCC_NET
.sym 35318 vga.paddle_l_pos_v[5]
.sym 35321 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 35324 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 35327 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 35330 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 35333 $nextpnr_ICESTORM_LC_61$I3
.sym 35336 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 35343 $nextpnr_ICESTORM_LC_61$I3
.sym 35370 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 35390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35393 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 35395 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 35400 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 35401 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 35402 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 35403 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 35404 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 35406 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 35407 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 35409 vga.paddle_l_pos_v[4]
.sym 35410 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 35412 $PACKER_VCC_NET
.sym 35415 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 35417 $PACKER_VCC_NET
.sym 35419 vga.paddle_l_pos_v[5]
.sym 35420 $nextpnr_ICESTORM_LC_8$O
.sym 35423 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 35426 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 35428 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 35432 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 35434 $PACKER_VCC_NET
.sym 35435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35436 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 35438 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 35440 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 35442 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 35444 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 35446 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 35447 $PACKER_VCC_NET
.sym 35448 vga.paddle_l_pos_v[4]
.sym 35450 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 35453 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 35454 vga.paddle_l_pos_v[5]
.sym 35456 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 35459 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 35460 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 35462 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 35465 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 35466 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 35470 vga.right_down_1d
.sym 35505 vga.paddle_l_pos_v[5]
.sym 35506 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 35511 vga.left_up_pressed
.sym 35513 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 35514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35516 $PACKER_VCC_NET
.sym 35518 vga.left_down_pressed
.sym 35519 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 35520 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 35522 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35524 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 35526 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 35527 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35535 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 35537 rst
.sym 35539 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 35543 $nextpnr_ICESTORM_LC_9$I3
.sym 35545 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 35547 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 35553 $nextpnr_ICESTORM_LC_9$I3
.sym 35556 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 35558 vga.left_up_pressed
.sym 35559 rst
.sym 35562 vga.left_down_pressed
.sym 35563 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 35564 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 35565 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 35568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35569 $PACKER_VCC_NET
.sym 35571 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35576 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35580 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 35581 vga.left_down_pressed
.sym 35582 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 35590 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35591 P1B9$SB_IO_OUT_$glb_clk
.sym 35592 rst_$glb_sr
.sym 35614 vga.left_down_pressed
.sym 35620 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35621 vga.ball_pos_v[2]
.sym 35622 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 35626 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35628 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35636 vga.ball_pos_v[3]
.sym 35637 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35638 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 35639 vga.ball_pos_v[2]
.sym 35641 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 35645 vga.ball_pos_v[7]
.sym 35647 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 35648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35652 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35654 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35655 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35656 vga.ball_pos_v[6]
.sym 35657 vga.ball_pos_v[4]
.sym 35659 vga.ball_pos_v[5]
.sym 35660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 35662 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 35663 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 35664 vga.ball_pos_v[0]
.sym 35665 vga.ball_pos_v[1]
.sym 35666 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 35668 vga.ball_pos_v[0]
.sym 35669 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 35672 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 35674 vga.ball_pos_v[1]
.sym 35675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 35678 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 35680 vga.ball_pos_v[2]
.sym 35681 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35684 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 35686 vga.ball_pos_v[3]
.sym 35687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35688 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 35690 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[4]
.sym 35692 vga.ball_pos_v[4]
.sym 35693 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 35696 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[5]
.sym 35698 vga.ball_pos_v[5]
.sym 35699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35702 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[6]
.sym 35704 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35705 vga.ball_pos_v[6]
.sym 35706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 35708 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 35710 vga.ball_pos_v[7]
.sym 35711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35712 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 35718 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 35719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 35720 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 35721 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 35722 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 35723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35727 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35728 $PACKER_VCC_NET
.sym 35731 vga.ball_pos_v[7]
.sym 35732 vga.ball_pos_v[3]
.sym 35741 vga.ball_pos_v[5]
.sym 35742 vga.ball_pos_v[6]
.sym 35743 vga.ball_pos_v[4]
.sym 35745 vga.ball_pos_v[5]
.sym 35747 vga.ball_pos_v[8]
.sym 35749 vga.ball_pos_v[6]
.sym 35752 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 35765 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 35780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 35788 vga.ball_pos_v[8]
.sym 35789 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 35791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 35792 vga.ball_pos_v[8]
.sym 35793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 35795 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[9]
.sym 35798 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35801 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[10]
.sym 35803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35807 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[11]
.sym 35810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35813 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[12]
.sym 35815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35819 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[13]
.sym 35822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35825 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[14]
.sym 35827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35831 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[15]
.sym 35834 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 35840 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35841 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 35842 vga.paddle_r_pos_v[5]
.sym 35843 vga.paddle_r_pos_v[3]
.sym 35844 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35845 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 35846 vga.paddle_r_pos_v[4]
.sym 35854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 35856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 35864 vga.ball_pos_v[3]
.sym 35867 vga.ball_pos_v[7]
.sym 35869 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 35873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35875 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[15]
.sym 35887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35912 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[16]
.sym 35914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35918 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[17]
.sym 35921 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35924 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[18]
.sym 35926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35930 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[19]
.sym 35933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35936 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[20]
.sym 35938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35942 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[21]
.sym 35945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35948 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[22]
.sym 35950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35954 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[23]
.sym 35957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 35963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 35964 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 35967 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 35968 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35975 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 35979 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 35983 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 35988 vga.paddle_r_pos_v[5]
.sym 35990 vga.paddle_r_pos_v[3]
.sym 35992 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 35996 vga.paddle_r_pos_v[4]
.sym 35998 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[23]
.sym 36033 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36035 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[24]
.sym 36037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36041 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[25]
.sym 36044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36047 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[26]
.sym 36049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36053 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[27]
.sym 36056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36059 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[28]
.sym 36061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36065 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[29]
.sym 36068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36071 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[30]
.sym 36073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36077 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36080 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36088 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 36089 vga.paddle_r_pos_v[0]
.sym 36090 vga.paddle_r_pos_v[1]
.sym 36091 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36092 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 36112 vga.ball_pos_v[2]
.sym 36114 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36116 vga.ball_pos_v[1]
.sym 36117 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36118 vga.paddle_r_pos_v[3]
.sym 36121 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36128 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 36139 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 36145 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36159 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 36160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 36161 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 36162 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36210 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 36211 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 36212 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 36213 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 36214 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36215 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 36219 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36222 vga.ball_pos_v[0]
.sym 36233 vga.ball_pos_v[6]
.sym 36234 vga.ball_pos_v[8]
.sym 36235 vga.ball_pos_v[4]
.sym 36237 vga.ball_pos_v[5]
.sym 36238 vga.ball_pos_v[2]
.sym 36249 vga.ball_pos_v[6]
.sym 36251 vga.ball_pos_v[4]
.sym 36253 vga.ball_pos_v[5]
.sym 36256 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 36258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36261 vga.paddle_r_pos_v[0]
.sym 36262 vga.paddle_r_pos_v[1]
.sym 36263 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 36264 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36265 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36266 vga.ball_pos_v[2]
.sym 36268 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 36269 vga.ball_pos_v[3]
.sym 36270 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 36271 vga.ball_pos_v[7]
.sym 36272 vga.ball_pos_v[1]
.sym 36275 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 36276 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 36277 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 36278 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36279 vga.ball_pos_v[0]
.sym 36280 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 36281 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 36283 vga.ball_pos_v[0]
.sym 36284 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36285 vga.paddle_r_pos_v[0]
.sym 36287 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 36289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36290 vga.ball_pos_v[1]
.sym 36291 vga.paddle_r_pos_v[1]
.sym 36293 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 36295 vga.ball_pos_v[2]
.sym 36296 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36299 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 36301 vga.ball_pos_v[3]
.sym 36302 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 36303 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36305 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 36307 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 36308 vga.ball_pos_v[4]
.sym 36309 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 36311 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 36313 vga.ball_pos_v[5]
.sym 36314 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 36315 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 36317 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 36319 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 36320 vga.ball_pos_v[6]
.sym 36323 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 36325 vga.ball_pos_v[7]
.sym 36326 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 36327 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 36331 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 36332 vga.ball_pos_v[2]
.sym 36333 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36334 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 36335 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 36336 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36337 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 36338 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 36356 vga.ball_pos_v[3]
.sym 36358 vga.ball_pos_v[7]
.sym 36361 vga.ball_pos_v[4]
.sym 36362 vga.ball_pos_v[8]
.sym 36366 vga.ball_pos_v[2]
.sym 36367 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 36372 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 36373 vga.ball_pos_v[8]
.sym 36375 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36376 vga.paddle_r_pos_v[7]
.sym 36378 vga.ball_pos_v[3]
.sym 36380 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 36381 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 36382 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 36383 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 36384 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 36385 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36386 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36387 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 36388 vga.paddle_r_pos_v[3]
.sym 36389 vga.ball_pos_v[4]
.sym 36390 vga.ball_pos_v[5]
.sym 36391 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 36392 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 36395 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 36396 vga.ball_pos_v[6]
.sym 36399 vga.paddle_r_pos_v[8]
.sym 36400 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 36401 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36403 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 36404 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 36406 vga.ball_pos_v[8]
.sym 36407 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 36408 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36410 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 36412 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 36414 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 36417 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 36418 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 36419 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 36420 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 36423 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36424 vga.paddle_r_pos_v[7]
.sym 36425 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 36426 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36429 vga.ball_pos_v[5]
.sym 36430 vga.ball_pos_v[6]
.sym 36431 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 36432 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 36435 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 36436 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36437 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36438 vga.paddle_r_pos_v[8]
.sym 36441 vga.paddle_r_pos_v[3]
.sym 36442 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36443 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36444 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 36447 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 36448 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36449 vga.ball_pos_v[4]
.sym 36450 vga.ball_pos_v[3]
.sym 36454 vga.ball_pos_v[6]
.sym 36455 vga.ball_pos_v[4]
.sym 36456 vga.ball_pos_v[5]
.sym 36457 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 36459 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 36460 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 36461 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 36471 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36472 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36475 vga.ball_pos_v[2]
.sym 36476 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36484 vga.ball_pos_v[7]
.sym 36485 vga.paddle_r_pos_v[5]
.sym 36487 vga.ball_pos_v[6]
.sym 36488 vga.ball_pos_v[8]
.sym 36489 vga.ball_pos_v[4]
.sym 36496 vga.ball_pos_v[8]
.sym 36498 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36500 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 36501 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36507 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 36509 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 36511 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36513 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 36514 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36516 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 36517 vga.ball_pos_v[3]
.sym 36518 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 36524 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 36526 vga.ball_pos_v[7]
.sym 36529 vga.ball_pos_v[8]
.sym 36531 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 36534 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 36535 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 36536 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 36537 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36541 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 36542 vga.ball_pos_v[3]
.sym 36546 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 36547 vga.ball_pos_v[7]
.sym 36564 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 36565 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 36566 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 36567 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 36570 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36571 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36572 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36573 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 36574 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 36575 P1B9$SB_IO_OUT_$glb_clk
.sym 36576 rst_$glb_sr
.sym 36577 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 36579 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36580 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 36583 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 36593 vga.ball_pos_v[8]
.sym 36596 vga.ball_pos_v[6]
.sym 36597 vga.ball_pos_v[0]
.sym 36599 vga.ball_pos_v[1]
.sym 36600 vga.ball_pos_v[5]
.sym 36601 vga.ball_pos_v[5]
.sym 36603 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 36609 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 36610 vga.ball_pos_v[3]
.sym 36620 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 36621 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 36623 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36624 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36625 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 36626 $PACKER_VCC_NET
.sym 36628 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36631 vga.ball_pos_v[0]
.sym 36632 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 36633 vga.ball_pos_v[1]
.sym 36634 vga.ball_angle[3]
.sym 36635 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 36637 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36639 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36642 vga.ball_angle[3]
.sym 36645 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36647 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 36648 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36649 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36651 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36652 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36653 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36654 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36657 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36659 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36660 vga.ball_angle[3]
.sym 36663 vga.ball_angle[3]
.sym 36664 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36666 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 36669 vga.ball_angle[3]
.sym 36670 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 36671 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36675 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 36676 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 36677 vga.ball_angle[3]
.sym 36678 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36682 vga.ball_pos_v[0]
.sym 36683 $PACKER_VCC_NET
.sym 36684 vga.ball_pos_v[1]
.sym 36687 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36688 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 36689 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36690 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36693 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 36695 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36696 vga.ball_angle[3]
.sym 36700 vga.ball_angle[3]
.sym 36701 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36703 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36704 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36705 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I0_O[0]
.sym 36706 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 36707 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 36714 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 36724 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36727 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36730 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 36743 vga.ball_pos_v[1]
.sym 36745 vga.ball_pos_v[2]
.sym 36749 vga.ball_pos_v[0]
.sym 36756 vga.ball_pos_v[7]
.sym 36757 vga.ball_pos_v[6]
.sym 36759 vga.ball_pos_v[4]
.sym 36761 vga.ball_pos_v[5]
.sym 36762 $PACKER_VCC_NET
.sym 36770 vga.ball_pos_v[3]
.sym 36773 $nextpnr_ICESTORM_LC_31$O
.sym 36775 vga.ball_pos_v[0]
.sym 36779 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36781 vga.ball_pos_v[1]
.sym 36782 $PACKER_VCC_NET
.sym 36785 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 36787 $PACKER_VCC_NET
.sym 36788 vga.ball_pos_v[2]
.sym 36789 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36791 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 36793 vga.ball_pos_v[3]
.sym 36794 $PACKER_VCC_NET
.sym 36795 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 36797 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 36799 $PACKER_VCC_NET
.sym 36800 vga.ball_pos_v[4]
.sym 36801 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 36803 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 36805 vga.ball_pos_v[5]
.sym 36806 $PACKER_VCC_NET
.sym 36807 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 36809 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 36811 $PACKER_VCC_NET
.sym 36812 vga.ball_pos_v[6]
.sym 36813 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 36815 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 36817 vga.ball_pos_v[7]
.sym 36818 $PACKER_VCC_NET
.sym 36819 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 36825 vga.interval_counter[2]
.sym 36826 vga.interval_counter[3]
.sym 36827 vga.interval_counter[4]
.sym 36828 vga.interval_counter[5]
.sym 36829 vga.interval_counter[6]
.sym 36830 vga.interval_counter[7]
.sym 36837 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36839 vga.ball_pos_v[0]
.sym 36843 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 36846 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 36853 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36859 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 36864 vga.ball_angle[3]
.sym 36866 vga.ball_angle[2]
.sym 36867 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36868 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 36870 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36872 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36873 vga.ball_angle[1]
.sym 36874 vga.ball_angle[0]
.sym 36875 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36876 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36877 vga.ball_pos_v[8]
.sym 36884 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36885 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36888 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36891 vga.ball_angle_SB_DFFESR_Q_E
.sym 36892 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36895 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36897 vga.ball_angle[3]
.sym 36898 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 36899 vga.ball_pos_v[8]
.sym 36900 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 36903 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36904 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36905 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36906 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36912 vga.ball_angle[0]
.sym 36921 vga.ball_angle[1]
.sym 36922 vga.ball_angle[0]
.sym 36923 vga.ball_angle[2]
.sym 36933 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36934 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36935 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36936 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36941 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36942 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 36943 vga.ball_angle_SB_DFFESR_Q_E
.sym 36944 P1B9$SB_IO_OUT_$glb_clk
.sym 36945 rst_$glb_sr
.sym 36946 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 36947 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 36948 vga.interval_counter[10]
.sym 36949 vga.interval_counter[11]
.sym 36950 vga.interval_counter[12]
.sym 36951 vga.interval_counter[13]
.sym 36952 vga.interval_counter[14]
.sym 36953 vga.interval_counter[15]
.sym 36966 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36968 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36989 vga.ball_angle[0]
.sym 36992 $PACKER_VCC_NET
.sym 36996 vga.ball_angle[1]
.sym 36997 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37005 vga.ball_angle_SB_DFFESR_Q_E
.sym 37006 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37013 vga.ball_angle[2]
.sym 37014 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 37016 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37019 $nextpnr_ICESTORM_LC_64$O
.sym 37022 vga.ball_angle[0]
.sym 37025 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 37027 vga.ball_angle[1]
.sym 37028 $PACKER_VCC_NET
.sym 37029 vga.ball_angle[0]
.sym 37031 $nextpnr_ICESTORM_LC_65$I3
.sym 37033 vga.ball_angle[2]
.sym 37035 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 37041 $nextpnr_ICESTORM_LC_65$I3
.sym 37050 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37051 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37052 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37053 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 37066 vga.ball_angle_SB_DFFESR_Q_E
.sym 37067 P1B9$SB_IO_OUT_$glb_clk
.sym 37068 rst_$glb_sr
.sym 37069 vga.interval_counter[16]
.sym 37070 vga.interval_counter[17]
.sym 37071 vga.interval_counter[18]
.sym 37072 vga.interval_counter[19]
.sym 37073 vga.interval_counter[20]
.sym 37074 vga.interval_counter[21]
.sym 37075 vga.interval_counter[22]
.sym 37076 vga.interval_counter[23]
.sym 37088 P1B4$SB_IO_OUT
.sym 37096 P1B4$SB_IO_OUT
.sym 37112 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 37117 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 37123 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 37124 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 37126 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 37134 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37139 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37155 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37156 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 37157 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 37158 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 37162 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 37163 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37164 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 37174 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 37175 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 37176 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37192 vga.interval_counter[24]
.sym 37193 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 37197 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37199 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 37206 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 37208 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 37235 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37236 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37237 vga.score_l[2]
.sym 37238 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 37240 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 37244 vga.score_l[1]
.sym 37250 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37252 vga.score_l[1]
.sym 37255 vga.score_l[0]
.sym 37256 P2_7$SB_IO_IN
.sym 37260 P2_7$SB_IO_IN
.sym 37265 $nextpnr_ICESTORM_LC_55$O
.sym 37268 vga.score_l[0]
.sym 37271 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37274 vga.score_l[1]
.sym 37275 vga.score_l[0]
.sym 37278 vga.score_l[2]
.sym 37279 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 37280 P2_7$SB_IO_IN
.sym 37281 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 37284 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37285 P2_7$SB_IO_IN
.sym 37286 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 37287 vga.score_l[1]
.sym 37290 vga.score_l[2]
.sym 37291 P2_7$SB_IO_IN
.sym 37292 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37293 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37296 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 37297 P2_7$SB_IO_IN
.sym 37298 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37302 vga.score_l[0]
.sym 37303 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37304 P2_7$SB_IO_IN
.sym 37305 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 37308 vga.score_l[1]
.sym 37309 vga.score_l[0]
.sym 37311 vga.score_l[2]
.sym 37313 P1B9$SB_IO_OUT_$glb_clk
.sym 37314 rst_$glb_sr
.sym 37350 P1B7$SB_IO_OUT
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37379 P1B4$SB_IO_OUT
.sym 37384 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37405 P1B4$SB_IO_OUT
.sym 37406 P1A9$SB_IO_OUT
.sym 37438 P1B4$SB_IO_OUT
.sym 38325 P2_4$SB_IO_IN
.sym 38328 P2_4$SB_IO_IN
.sym 38820 vga.paddle_r_pos_v[3]
.sym 38942 P1B4$SB_IO_OUT
.sym 39083 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 39209 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 39301 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 39308 vga.right_down_pressed
.sym 39330 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 39331 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39332 vga.right_down_pressed
.sym 39333 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39365 P2_4$SB_IO_IN
.sym 39369 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 39378 P2_4$SB_IO_IN
.sym 39421 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 39422 P1B9$SB_IO_OUT_$glb_clk
.sym 39426 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 39427 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 39428 $PACKER_VCC_NET
.sym 39429 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 39430 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 39431 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 39440 vga.left_down_pressed
.sym 39445 P2_4$SB_IO_IN
.sym 39449 $PACKER_VCC_NET
.sym 39451 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 39454 vga.paddle_r_pos_v[5]
.sym 39455 vga.ball_pos_v[2]
.sym 39456 vga.paddle_r_pos_v[3]
.sym 39458 vga.right_down_pressed
.sym 39547 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 39548 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 39550 vga.paddle_r_pos_v[7]
.sym 39551 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 39552 vga.paddle_r_pos_v[6]
.sym 39553 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 39554 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39572 vga.paddle_l_pos_v[4]
.sym 39573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 39574 vga.paddle_r_pos_v[6]
.sym 39575 $PACKER_VCC_NET
.sym 39576 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 39578 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39580 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 39582 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 39592 vga.paddle_r_pos_v[3]
.sym 39599 vga.paddle_r_pos_v[5]
.sym 39600 $PACKER_VCC_NET
.sym 39601 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39603 vga.paddle_r_pos_v[4]
.sym 39610 vga.paddle_r_pos_v[8]
.sym 39615 vga.paddle_r_pos_v[7]
.sym 39617 vga.paddle_r_pos_v[6]
.sym 39620 $nextpnr_ICESTORM_LC_17$O
.sym 39623 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39628 vga.paddle_r_pos_v[3]
.sym 39629 $PACKER_VCC_NET
.sym 39632 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39635 vga.paddle_r_pos_v[4]
.sym 39636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39638 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 39640 vga.paddle_r_pos_v[5]
.sym 39641 $PACKER_VCC_NET
.sym 39642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39644 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 39646 $PACKER_VCC_NET
.sym 39647 vga.paddle_r_pos_v[6]
.sym 39648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 39650 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 39652 vga.paddle_r_pos_v[7]
.sym 39653 $PACKER_VCC_NET
.sym 39654 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 39656 $nextpnr_ICESTORM_LC_18$I3
.sym 39658 $PACKER_VCC_NET
.sym 39659 vga.paddle_r_pos_v[8]
.sym 39660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 39662 $nextpnr_ICESTORM_LC_18$COUT
.sym 39665 $PACKER_VCC_NET
.sym 39666 $nextpnr_ICESTORM_LC_18$I3
.sym 39672 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 39673 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 39674 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 39675 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 39676 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 39677 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 39687 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39690 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39694 vga.paddle_r_pos_v[3]
.sym 39696 vga.paddle_r_pos_v[8]
.sym 39697 $PACKER_VCC_NET
.sym 39700 vga.paddle_r_pos_v[4]
.sym 39701 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 39702 vga.paddle_r_pos_v[0]
.sym 39703 vga.count_v[4]
.sym 39704 vga.paddle_r_pos_v[1]
.sym 39706 $nextpnr_ICESTORM_LC_18$COUT
.sym 39713 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 39714 vga.ball_pos_v[8]
.sym 39715 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 39716 vga.ball_pos_v[5]
.sym 39717 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 39719 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 39720 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 39721 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 39722 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 39723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 39724 vga.ball_pos_v[6]
.sym 39725 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 39726 vga.ball_pos_v[4]
.sym 39728 vga.right_down_pressed
.sym 39730 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 39731 vga.paddle_r_pos_v[3]
.sym 39732 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 39733 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39735 $PACKER_VCC_NET
.sym 39736 vga.right_down_pressed
.sym 39737 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 39738 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39739 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 39740 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39741 vga.count_v[5]
.sym 39744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 39745 vga.count_v[5]
.sym 39746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 39747 $nextpnr_ICESTORM_LC_18$COUT
.sym 39750 vga.ball_pos_v[5]
.sym 39751 vga.ball_pos_v[4]
.sym 39752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 39753 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 39756 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39757 $PACKER_VCC_NET
.sym 39758 vga.paddle_r_pos_v[3]
.sym 39762 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 39763 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39764 vga.right_down_pressed
.sym 39765 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 39768 vga.right_down_pressed
.sym 39769 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 39770 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39771 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 39774 vga.right_down_pressed
.sym 39775 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 39776 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 39777 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 39781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 39782 vga.ball_pos_v[6]
.sym 39783 vga.ball_pos_v[8]
.sym 39786 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 39787 vga.right_down_pressed
.sym 39788 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 39789 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39790 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39791 P1B9$SB_IO_OUT_$glb_clk
.sym 39792 rst_$glb_sr
.sym 39793 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 39800 vga.paddle_r_pos_v[8]
.sym 39805 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 39807 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39813 vga.paddle_r_pos_v[5]
.sym 39815 vga.paddle_r_pos_v[3]
.sym 39818 vga.paddle_r_pos_v[7]
.sym 39819 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39820 vga.paddle_r_pos_v[5]
.sym 39821 rst
.sym 39822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39824 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39825 vga.right_down_pressed
.sym 39826 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 39828 vga.paddle_r_pos_v[6]
.sym 39836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 39837 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39839 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39840 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39842 vga.ball_pos_v[7]
.sym 39843 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39844 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 39846 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 39847 vga.ball_pos_v[3]
.sym 39848 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39852 vga.count_v[2]
.sym 39856 vga.ball_pos_v[2]
.sym 39863 vga.count_v[4]
.sym 39873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 39874 vga.count_v[2]
.sym 39875 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39876 vga.count_v[4]
.sym 39879 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39880 vga.ball_pos_v[7]
.sym 39881 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 39897 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39898 vga.ball_pos_v[3]
.sym 39899 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 39903 vga.ball_pos_v[2]
.sym 39906 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39923 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 39940 vga.paddle_r_pos_v[0]
.sym 39941 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 39942 vga.ball_pos_v[2]
.sym 39945 vga.paddle_r_pos_v[4]
.sym 39949 $PACKER_VCC_NET
.sym 39950 vga.paddle_r_pos_v[8]
.sym 39962 vga.paddle_r_pos_v[1]
.sym 39963 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 39964 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 39969 vga.paddle_r_pos_v[0]
.sym 39972 vga.ball_pos_v[0]
.sym 39973 $PACKER_VCC_NET
.sym 39975 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39979 vga.ball_pos_v[1]
.sym 39981 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 39985 vga.right_down_pressed
.sym 39988 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 40008 vga.paddle_r_pos_v[1]
.sym 40009 vga.ball_pos_v[0]
.sym 40010 vga.paddle_r_pos_v[0]
.sym 40011 vga.ball_pos_v[1]
.sym 40015 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40020 vga.right_down_pressed
.sym 40021 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 40022 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40023 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40027 vga.paddle_r_pos_v[1]
.sym 40029 vga.paddle_r_pos_v[0]
.sym 40032 vga.paddle_r_pos_v[0]
.sym 40034 vga.paddle_r_pos_v[1]
.sym 40035 $PACKER_VCC_NET
.sym 40036 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40037 P1B9$SB_IO_OUT_$glb_clk
.sym 40038 rst_$glb_sr
.sym 40063 vga.ball_pos_v[6]
.sym 40064 vga.paddle_l_pos_v[4]
.sym 40066 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40067 vga.paddle_r_pos_v[6]
.sym 40070 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 40072 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40073 vga.paddle_l_pos_v[5]
.sym 40083 vga.paddle_r_pos_v[4]
.sym 40085 vga.paddle_r_pos_v[3]
.sym 40088 vga.paddle_r_pos_v[7]
.sym 40091 vga.paddle_r_pos_v[5]
.sym 40095 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40098 vga.paddle_r_pos_v[6]
.sym 40109 $PACKER_VCC_NET
.sym 40110 vga.paddle_r_pos_v[8]
.sym 40112 $nextpnr_ICESTORM_LC_44$O
.sym 40115 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40118 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40121 vga.paddle_r_pos_v[3]
.sym 40124 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40126 vga.paddle_r_pos_v[4]
.sym 40127 $PACKER_VCC_NET
.sym 40128 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40130 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 40132 vga.paddle_r_pos_v[5]
.sym 40134 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40136 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 40139 vga.paddle_r_pos_v[6]
.sym 40140 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 40142 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 40145 vga.paddle_r_pos_v[7]
.sym 40146 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 40148 $nextpnr_ICESTORM_LC_45$I3
.sym 40150 vga.paddle_r_pos_v[8]
.sym 40152 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 40158 $nextpnr_ICESTORM_LC_45$I3
.sym 40186 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 40188 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 40191 vga.ball_pos_v[6]
.sym 40193 vga.ball_pos_v[4]
.sym 40195 vga.ball_pos_v[5]
.sym 40204 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 40207 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40208 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 40209 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 40210 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 40211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 40212 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40215 vga.paddle_r_pos_v[4]
.sym 40216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40217 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 40218 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 40219 vga.paddle_r_pos_v[3]
.sym 40220 vga.ball_pos_v[8]
.sym 40221 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40222 vga.paddle_r_pos_v[5]
.sym 40224 vga.paddle_l_pos_v[4]
.sym 40226 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40227 vga.paddle_r_pos_v[6]
.sym 40228 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40229 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40230 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 40232 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40233 vga.paddle_l_pos_v[5]
.sym 40234 vga.ball_pos_v[7]
.sym 40236 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 40237 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40238 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40239 vga.paddle_r_pos_v[6]
.sym 40242 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 40243 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 40244 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 40245 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40248 vga.ball_pos_v[7]
.sym 40249 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 40250 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 40251 vga.ball_pos_v[8]
.sym 40254 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40255 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40256 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 40257 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40260 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40261 vga.paddle_l_pos_v[4]
.sym 40262 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40263 vga.paddle_r_pos_v[4]
.sym 40267 vga.paddle_r_pos_v[3]
.sym 40269 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40272 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40273 vga.paddle_r_pos_v[5]
.sym 40274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40275 vga.paddle_l_pos_v[5]
.sym 40278 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40279 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40280 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 40281 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40282 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 40283 P1B9$SB_IO_OUT_$glb_clk
.sym 40284 rst_$glb_sr
.sym 40301 vga.ball_pos_v[2]
.sym 40312 rst
.sym 40317 vga.ball_pos_v[6]
.sym 40319 vga.ball_pos_v[4]
.sym 40326 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 40327 vga.ball_pos_v[2]
.sym 40328 vga.ball_pos_v[5]
.sym 40329 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 40330 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40332 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 40333 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 40334 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40335 vga.ball_pos_v[4]
.sym 40338 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 40340 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 40342 vga.ball_pos_v[6]
.sym 40348 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 40353 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 40354 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 40355 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 40359 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 40360 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 40361 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 40362 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40365 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40366 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 40367 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 40368 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 40371 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40372 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 40373 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 40374 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 40379 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 40380 vga.ball_pos_v[6]
.sym 40389 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 40392 vga.ball_pos_v[4]
.sym 40396 vga.ball_pos_v[2]
.sym 40398 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 40401 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 40402 vga.ball_pos_v[5]
.sym 40405 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 40406 P1B9$SB_IO_OUT_$glb_clk
.sym 40407 rst_$glb_sr
.sym 40409 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 40426 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40430 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40433 vga.ball_pos_v[5]
.sym 40434 vga.ball_pos_v[1]
.sym 40442 vga.ball_pos_v[2]
.sym 40451 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40452 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40457 vga.ball_angle[3]
.sym 40458 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I2_O[2]
.sym 40459 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40467 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40469 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40475 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40477 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 40479 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40480 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40482 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I2_O[2]
.sym 40483 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40484 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40485 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40495 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 40496 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40497 vga.ball_angle[3]
.sym 40500 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40501 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40502 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40503 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40518 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40519 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40520 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40521 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40532 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40533 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 40534 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40535 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40536 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40537 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40538 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 40551 vga.ball_pos_v[8]
.sym 40559 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 40563 vga.ball_pos_v[3]
.sym 40572 vga.ball_angle[3]
.sym 40573 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 40575 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40576 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40577 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 40580 vga.ball_angle[3]
.sym 40581 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40583 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 40590 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40591 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40593 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I0_O[0]
.sym 40595 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 40600 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40601 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40603 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40605 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 40606 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I0_O[0]
.sym 40607 vga.ball_angle[3]
.sym 40608 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 40611 vga.ball_angle[3]
.sym 40612 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 40614 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40623 vga.ball_angle[3]
.sym 40625 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 40629 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40630 vga.ball_angle[3]
.sym 40632 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 40635 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 40636 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40637 vga.ball_angle[3]
.sym 40638 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40641 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40642 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40643 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40644 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40647 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40648 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40649 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40650 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40651 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 40652 P1B9$SB_IO_OUT_$glb_clk
.sym 40653 rst_$glb_sr
.sym 40654 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40656 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40658 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 40660 vga.interval_counter[1]
.sym 40661 vga.interval_counter[0]
.sym 40675 vga.ball_pos_v[7]
.sym 40679 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 40708 vga.interval_counter[5]
.sym 40709 vga.interval_counter[6]
.sym 40710 vga.interval_counter[7]
.sym 40721 vga.interval_counter[2]
.sym 40722 vga.interval_counter[3]
.sym 40723 vga.interval_counter[4]
.sym 40725 vga.interval_counter[1]
.sym 40726 vga.interval_counter[0]
.sym 40727 $nextpnr_ICESTORM_LC_38$O
.sym 40730 vga.interval_counter[0]
.sym 40733 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40736 vga.interval_counter[1]
.sym 40739 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 40741 vga.interval_counter[2]
.sym 40743 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40745 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 40747 vga.interval_counter[3]
.sym 40749 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 40751 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 40753 vga.interval_counter[4]
.sym 40755 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 40757 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 40759 vga.interval_counter[5]
.sym 40761 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 40763 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 40765 vga.interval_counter[6]
.sym 40767 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 40769 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 40771 vga.interval_counter[7]
.sym 40773 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 40775 P1B9$SB_IO_OUT_$glb_clk
.sym 40776 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_$glb_sr
.sym 40778 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 40779 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 40780 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 40781 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 40783 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 40784 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 40791 P1B4$SB_IO_OUT
.sym 40801 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40802 rst
.sym 40805 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 40807 vga.interval_counter[15]
.sym 40813 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 40826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 40827 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 40828 vga.interval_counter[10]
.sym 40833 vga.interval_counter[15]
.sym 40838 vga.interval_counter[12]
.sym 40839 vga.interval_counter[13]
.sym 40840 vga.interval_counter[14]
.sym 40845 vga.interval_counter[11]
.sym 40850 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 40852 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 40854 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 40856 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 40858 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 40860 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 40862 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 40864 vga.interval_counter[10]
.sym 40866 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 40868 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 40870 vga.interval_counter[11]
.sym 40872 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 40874 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 40877 vga.interval_counter[12]
.sym 40878 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 40880 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 40883 vga.interval_counter[13]
.sym 40884 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 40886 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 40889 vga.interval_counter[14]
.sym 40890 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 40892 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 40894 vga.interval_counter[15]
.sym 40896 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_$glb_sr
.sym 40900 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 40901 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 40902 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 40905 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 40906 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40907 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 40933 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 40936 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 40941 vga.interval_counter[16]
.sym 40948 vga.interval_counter[23]
.sym 40950 vga.interval_counter[17]
.sym 40951 vga.interval_counter[18]
.sym 40952 vga.interval_counter[19]
.sym 40962 vga.interval_counter[21]
.sym 40963 vga.interval_counter[22]
.sym 40969 vga.interval_counter[20]
.sym 40973 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 40976 vga.interval_counter[16]
.sym 40977 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 40979 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 40981 vga.interval_counter[17]
.sym 40983 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 40985 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 40987 vga.interval_counter[18]
.sym 40989 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 40991 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 40993 vga.interval_counter[19]
.sym 40995 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 40997 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 40999 vga.interval_counter[20]
.sym 41001 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 41003 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 41006 vga.interval_counter[21]
.sym 41007 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 41009 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 41012 vga.interval_counter[22]
.sym 41013 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 41015 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 41018 vga.interval_counter[23]
.sym 41019 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41022 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_$glb_sr
.sym 41059 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 41065 vga.interval_counter[17]
.sym 41069 vga.interval_counter[21]
.sym 41070 vga.interval_counter[22]
.sym 41071 vga.interval_counter[23]
.sym 41072 vga.interval_counter[16]
.sym 41079 vga.interval_counter[15]
.sym 41080 vga.interval_counter[24]
.sym 41099 vga.interval_counter[24]
.sym 41100 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 41103 vga.interval_counter[17]
.sym 41104 vga.interval_counter[15]
.sym 41105 vga.interval_counter[16]
.sym 41127 vga.interval_counter[23]
.sym 41128 vga.interval_counter[22]
.sym 41129 vga.interval_counter[21]
.sym 41130 vga.interval_counter[24]
.sym 41139 vga.interval_counter[16]
.sym 41140 vga.interval_counter[15]
.sym 41141 vga.interval_counter[17]
.sym 41144 P1B9$SB_IO_OUT_$glb_clk
.sym 41145 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_$glb_sr
.sym 41160 rst
.sym 41161 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41202 P1B4$SB_IO_OUT
.sym 41205 P1B8$SB_IO_OUT
.sym 41913 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 42405 $PACKER_VCC_NET
.sym 42650 vga.right_down_pressed
.sym 42896 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43133 vga.left_up_pressed
.sym 43136 vga.right_up_pressed
.sym 43137 vga.left_down_pressed
.sym 43159 vga.left_down_pressed
.sym 43162 vga.right_down_pressed
.sym 43173 vga.right_down_1d
.sym 43175 P2_4$SB_IO_IN
.sym 43186 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 43200 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 43208 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 43249 vga.right_down_1d
.sym 43251 P2_4$SB_IO_IN
.sym 43253 P1B9$SB_IO_OUT_$glb_clk
.sym 43254 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 43255 vga.left_up_1d
.sym 43256 vga.right_up_1d
.sym 43259 vga.left_down_1d
.sym 43267 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 43273 P2_1$SB_IO_IN
.sym 43278 P2_3$SB_IO_IN
.sym 43279 $PACKER_VCC_NET
.sym 43283 vga.right_up_pressed
.sym 43287 P2_2$SB_IO_IN
.sym 43290 vga.paddle_r_pos_v[7]
.sym 43297 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 43298 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43300 $PACKER_VCC_NET
.sym 43301 vga.paddle_r_pos_v[6]
.sym 43302 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 43307 vga.paddle_r_pos_v[7]
.sym 43308 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43310 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43311 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43321 vga.paddle_r_pos_v[3]
.sym 43322 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 43323 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43324 $PACKER_VCC_NET
.sym 43325 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 43327 vga.paddle_r_pos_v[5]
.sym 43328 $nextpnr_ICESTORM_LC_62$O
.sym 43330 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 43334 vga.right_up_pressed_SB_LUT4_I2_I1[1]
.sym 43336 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43340 vga.right_up_pressed_SB_LUT4_I2_I1[2]
.sym 43342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 43343 $PACKER_VCC_NET
.sym 43344 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43346 vga.right_up_pressed_SB_LUT4_I2_I1[3]
.sym 43348 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43350 vga.paddle_r_pos_v[3]
.sym 43352 vga.right_up_pressed_SB_LUT4_I2_I1[4]
.sym 43354 $PACKER_VCC_NET
.sym 43355 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 43358 vga.right_up_pressed_SB_LUT4_I2_I1[5]
.sym 43360 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 43362 vga.paddle_r_pos_v[5]
.sym 43364 vga.right_up_pressed_SB_LUT4_I2_I1[6]
.sym 43366 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43368 vga.paddle_r_pos_v[6]
.sym 43370 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 43372 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43374 vga.paddle_r_pos_v[7]
.sym 43389 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 43393 P2_1$SB_IO_IN
.sym 43394 P2_3$SB_IO_IN
.sym 43398 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 43400 $PACKER_VCC_NET
.sym 43407 $PACKER_VCC_NET
.sym 43414 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 43422 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43425 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 43426 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 43430 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43432 rst
.sym 43433 vga.right_down_pressed
.sym 43434 vga.right_down_pressed
.sym 43435 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43436 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43441 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43442 vga.paddle_r_pos_v[4]
.sym 43443 vga.right_up_pressed
.sym 43447 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43449 vga.paddle_r_pos_v[8]
.sym 43450 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43451 $nextpnr_ICESTORM_LC_63$I3
.sym 43454 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43455 vga.paddle_r_pos_v[8]
.sym 43461 $nextpnr_ICESTORM_LC_63$I3
.sym 43470 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 43471 vga.right_down_pressed
.sym 43472 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43473 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43476 rst
.sym 43477 vga.right_up_pressed
.sym 43479 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43482 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43483 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 43484 vga.right_down_pressed
.sym 43485 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43491 vga.paddle_r_pos_v[4]
.sym 43494 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43495 vga.right_down_pressed
.sym 43496 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43498 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43499 P1B9$SB_IO_OUT_$glb_clk
.sym 43500 rst_$glb_sr
.sym 43503 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43504 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 43505 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 43506 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43507 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43508 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43515 vga.paddle_r_pos_v[6]
.sym 43518 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43520 rst
.sym 43521 vga.paddle_r_pos_v[7]
.sym 43528 vga.paddle_r_pos_v[7]
.sym 43532 vga.paddle_r_pos_v[6]
.sym 43534 vga.paddle_r_pos_v[1]
.sym 43536 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43545 vga.paddle_r_pos_v[5]
.sym 43547 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43550 $PACKER_VCC_NET
.sym 43551 $PACKER_VCC_NET
.sym 43553 vga.paddle_r_pos_v[7]
.sym 43554 vga.paddle_r_pos_v[3]
.sym 43555 vga.paddle_r_pos_v[6]
.sym 43557 vga.paddle_r_pos_v[4]
.sym 43561 vga.paddle_r_pos_v[1]
.sym 43567 vga.paddle_r_pos_v[0]
.sym 43574 $nextpnr_ICESTORM_LC_40$O
.sym 43577 vga.paddle_r_pos_v[0]
.sym 43580 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43582 $PACKER_VCC_NET
.sym 43583 vga.paddle_r_pos_v[1]
.sym 43586 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43588 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43589 $PACKER_VCC_NET
.sym 43590 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43592 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 43594 $PACKER_VCC_NET
.sym 43595 vga.paddle_r_pos_v[3]
.sym 43596 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43598 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 43600 $PACKER_VCC_NET
.sym 43601 vga.paddle_r_pos_v[4]
.sym 43602 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 43604 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 43606 $PACKER_VCC_NET
.sym 43607 vga.paddle_r_pos_v[5]
.sym 43608 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 43610 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 43612 $PACKER_VCC_NET
.sym 43613 vga.paddle_r_pos_v[6]
.sym 43614 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 43616 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43618 vga.paddle_r_pos_v[7]
.sym 43619 $PACKER_VCC_NET
.sym 43620 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 43624 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43644 vga.paddle_r_pos_v[0]
.sym 43660 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43672 vga.paddle_r_pos_v[8]
.sym 43673 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 43678 $PACKER_VCC_NET
.sym 43680 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43683 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43687 vga.right_down_pressed
.sym 43689 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43699 vga.paddle_r_pos_v[8]
.sym 43700 $PACKER_VCC_NET
.sym 43701 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43740 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 43741 vga.right_down_pressed
.sym 43742 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43743 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43744 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43745 P1B9$SB_IO_OUT_$glb_clk
.sym 43746 rst_$glb_sr
.sym 43771 vga.paddle_r_pos_v[7]
.sym 43790 $PACKER_VCC_NET
.sym 43791 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43795 vga.paddle_r_pos_v[4]
.sym 43797 vga.paddle_r_pos_v[3]
.sym 43798 vga.paddle_r_pos_v[7]
.sym 43799 vga.paddle_r_pos_v[8]
.sym 43802 vga.paddle_r_pos_v[6]
.sym 43803 vga.paddle_r_pos_v[5]
.sym 43812 $PACKER_VCC_NET
.sym 43820 $nextpnr_ICESTORM_LC_46$O
.sym 43822 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43826 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 43828 vga.paddle_r_pos_v[3]
.sym 43832 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 43834 vga.paddle_r_pos_v[4]
.sym 43835 $PACKER_VCC_NET
.sym 43838 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 43840 vga.paddle_r_pos_v[5]
.sym 43841 $PACKER_VCC_NET
.sym 43844 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 43846 vga.paddle_r_pos_v[6]
.sym 43850 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 43853 vga.paddle_r_pos_v[7]
.sym 43856 $nextpnr_ICESTORM_LC_47$I3
.sym 43859 vga.paddle_r_pos_v[8]
.sym 43866 $nextpnr_ICESTORM_LC_47$I3
.sym 43899 $PACKER_VCC_NET
.sym 44159 vga.ball_pos_v[5]
.sym 44165 vga.ball_pos_v[6]
.sym 44166 vga.ball_pos_v[4]
.sym 44169 $PACKER_VCC_NET
.sym 44174 vga.ball_pos_v[2]
.sym 44179 vga.ball_pos_v[7]
.sym 44181 vga.ball_pos_v[1]
.sym 44185 vga.ball_pos_v[3]
.sym 44187 vga.ball_pos_v[0]
.sym 44189 $nextpnr_ICESTORM_LC_53$O
.sym 44191 vga.ball_pos_v[0]
.sym 44195 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[1]
.sym 44198 vga.ball_pos_v[1]
.sym 44201 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[2]
.sym 44203 vga.ball_pos_v[2]
.sym 44207 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[3]
.sym 44210 vga.ball_pos_v[3]
.sym 44213 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[4]
.sym 44216 vga.ball_pos_v[4]
.sym 44219 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[5]
.sym 44221 vga.ball_pos_v[5]
.sym 44222 $PACKER_VCC_NET
.sym 44225 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[6]
.sym 44227 vga.ball_pos_v[6]
.sym 44231 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[7]
.sym 44233 vga.ball_pos_v[7]
.sym 44275 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[7]
.sym 44283 vga.ball_pos_v[8]
.sym 44312 $nextpnr_ICESTORM_LC_54$I3
.sym 44314 vga.ball_pos_v[8]
.sym 44322 $nextpnr_ICESTORM_LC_54$I3
.sym 44392 vga.ball_pos_v[8]
.sym 44405 vga.ball_pos_v[7]
.sym 44406 vga.ball_pos_v[4]
.sym 44409 vga.ball_pos_v[1]
.sym 44412 vga.ball_pos_v[6]
.sym 44416 vga.ball_pos_v[5]
.sym 44417 vga.ball_pos_v[2]
.sym 44421 vga.ball_pos_v[0]
.sym 44428 vga.ball_pos_v[3]
.sym 44435 $nextpnr_ICESTORM_LC_51$O
.sym 44438 vga.ball_pos_v[0]
.sym 44441 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 44443 vga.ball_pos_v[1]
.sym 44445 vga.ball_pos_v[0]
.sym 44447 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 44449 vga.ball_pos_v[2]
.sym 44451 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 44453 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 44455 vga.ball_pos_v[3]
.sym 44457 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 44459 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 44461 vga.ball_pos_v[4]
.sym 44463 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 44465 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 44467 vga.ball_pos_v[5]
.sym 44469 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 44471 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 44474 vga.ball_pos_v[6]
.sym 44475 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 44477 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 44479 vga.ball_pos_v[7]
.sym 44481 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 44509 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 44521 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 44536 vga.interval_counter[2]
.sym 44539 vga.interval_counter[5]
.sym 44540 vga.interval_counter[6]
.sym 44541 vga.interval_counter[0]
.sym 44548 vga.interval_counter[1]
.sym 44552 vga.ball_pos_v[8]
.sym 44560 vga.ball_pos_v[8]
.sym 44562 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 44571 vga.interval_counter[5]
.sym 44572 vga.interval_counter[6]
.sym 44573 vga.interval_counter[1]
.sym 44574 vga.interval_counter[2]
.sym 44583 vga.interval_counter[1]
.sym 44584 vga.interval_counter[6]
.sym 44585 vga.interval_counter[5]
.sym 44586 vga.interval_counter[2]
.sym 44595 vga.interval_counter[0]
.sym 44597 vga.interval_counter[1]
.sym 44604 vga.interval_counter[0]
.sym 44606 P1B9$SB_IO_OUT_$glb_clk
.sym 44607 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_$glb_sr
.sym 44649 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 44655 vga.interval_counter[14]
.sym 44657 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 44658 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 44659 vga.interval_counter[10]
.sym 44660 vga.interval_counter[11]
.sym 44661 vga.interval_counter[12]
.sym 44662 vga.interval_counter[13]
.sym 44663 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44664 vga.interval_counter[0]
.sym 44666 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 44668 vga.interval_counter[3]
.sym 44669 vga.interval_counter[4]
.sym 44672 vga.interval_counter[7]
.sym 44677 vga.interval_counter[20]
.sym 44688 vga.interval_counter[3]
.sym 44691 vga.interval_counter[4]
.sym 44694 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 44695 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44696 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 44697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 44700 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 44701 vga.interval_counter[4]
.sym 44702 vga.interval_counter[3]
.sym 44703 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 44706 vga.interval_counter[14]
.sym 44707 vga.interval_counter[12]
.sym 44708 vga.interval_counter[0]
.sym 44709 vga.interval_counter[10]
.sym 44718 vga.interval_counter[13]
.sym 44719 vga.interval_counter[7]
.sym 44720 vga.interval_counter[11]
.sym 44721 vga.interval_counter[20]
.sym 44724 vga.interval_counter[10]
.sym 44725 vga.interval_counter[0]
.sym 44726 vga.interval_counter[12]
.sym 44727 vga.interval_counter[14]
.sym 44753 P2_7$SB_IO_IN
.sym 44774 vga.interval_counter[18]
.sym 44775 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 44776 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44778 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44779 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 44781 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 44782 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 44783 vga.interval_counter[19]
.sym 44784 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44785 rst
.sym 44786 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44787 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 44789 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44790 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44795 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 44797 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 44799 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 44801 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44805 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 44807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 44811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44812 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44813 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 44814 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44818 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44823 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 44824 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 44826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 44835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 44836 rst
.sym 44837 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 44838 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44841 vga.interval_counter[19]
.sym 44843 vga.interval_counter[18]
.sym 44847 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44848 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44866 P2_7$SB_IO_IN
.sym 44994 P2_7$SB_IO_IN
.sym 47005 P2_1$SB_IO_IN
.sym 47008 vga.left_down_1d
.sym 47012 vga.left_up_1d
.sym 47013 vga.right_up_1d
.sym 47016 P2_3$SB_IO_IN
.sym 47017 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 47024 P2_2$SB_IO_IN
.sym 47043 vga.left_up_1d
.sym 47045 P2_1$SB_IO_IN
.sym 47062 P2_3$SB_IO_IN
.sym 47063 vga.right_up_1d
.sym 47068 P2_2$SB_IO_IN
.sym 47070 vga.left_down_1d
.sym 47084 P1B9$SB_IO_OUT_$glb_clk
.sym 47085 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 47102 vga.left_up_pressed
.sym 47138 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 47141 P2_1$SB_IO_IN
.sym 47142 P2_3$SB_IO_IN
.sym 47152 P2_2$SB_IO_IN
.sym 47163 P2_1$SB_IO_IN
.sym 47167 P2_3$SB_IO_IN
.sym 47186 P2_2$SB_IO_IN
.sym 47206 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 47207 P1B9$SB_IO_OUT_$glb_clk
.sym 47379 vga.paddle_r_pos_v[4]
.sym 47384 vga.paddle_r_pos_v[0]
.sym 47389 vga.paddle_r_pos_v[3]
.sym 47391 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 47392 vga.paddle_r_pos_v[7]
.sym 47395 vga.paddle_r_pos_v[5]
.sym 47397 vga.paddle_r_pos_v[1]
.sym 47402 vga.paddle_r_pos_v[6]
.sym 47405 $nextpnr_ICESTORM_LC_68$O
.sym 47408 vga.paddle_r_pos_v[0]
.sym 47411 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47414 vga.paddle_r_pos_v[1]
.sym 47417 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47420 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 47421 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47423 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47425 vga.paddle_r_pos_v[3]
.sym 47427 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47429 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47432 vga.paddle_r_pos_v[4]
.sym 47433 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47435 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47437 vga.paddle_r_pos_v[5]
.sym 47439 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47441 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47444 vga.paddle_r_pos_v[6]
.sym 47445 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47447 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47450 vga.paddle_r_pos_v[7]
.sym 47451 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47473 P2_2$SB_IO_IN
.sym 47475 vga.paddle_r_pos_v[4]
.sym 47491 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47503 vga.paddle_r_pos_v[8]
.sym 47530 vga.paddle_r_pos_v[8]
.sym 47532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 48688 $PACKER_GND_NET
.sym 48810 P1B9$SB_IO_OUT
.sym 48819 $PACKER_GND_NET
.sym 48834 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 51062 $PACKER_VCC_NET
.sym 52415 P1B4$SB_IO_OUT
.sym 52419 P1B4$SB_IO_OUT
.sym 52683 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 52700 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 52711 P1B9$SB_IO_OUT
.sym 53061 P2_3$SB_IO_IN
.sym 53553 P2_3$SB_IO_IN
.sym 54041 P2_3$SB_IO_IN
.sym 54529 P2_3$SB_IO_IN
.sym 54763 P2_4$SB_IO_IN
.sym 55011 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56487 rst
.sym 56488 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56527 P1B4$SB_IO_OUT
.sym 56538 P1B9$SB_IO_OUT
.sym 56715 P2_3$SB_IO_IN
.sym 58591 P2_3$SB_IO_IN
.sym 58596 P2_1$SB_IO_IN
.sym 58723 P2_1$SB_IO_IN
.sym 60073 P2_7$SB_IO_IN
.sym 60189 P2_7$SB_IO_IN
.sym 60311 P2_7$SB_IO_IN
.sym 62687 $PACKER_VCC_NET
.sym 62799 P2_2$SB_IO_IN
.sym 63175 $PACKER_VCC_NET
.sym 63667 $PACKER_VCC_NET
.sym 64040 P1B4$SB_IO_OUT
.sym 64156 $PACKER_VCC_NET
.sym 64167 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64185 $PACKER_GND_NET
.sym 64916 P2_4$SB_IO_IN
.sym 65404 P2_4$SB_IO_IN
.sym 65904 P2_4$SB_IO_IN
.sym 67994 P1B9$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68020 P1B4$SB_IO_OUT
.sym 68022 $PACKER_VCC_NET
.sym 68028 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68247 P2_3$SB_IO_IN
.sym 68252 P2_3$SB_IO_IN
.sym 68607 P2_4$SB_IO_IN
.sym 68745 P2_3$SB_IO_IN
.sym 69237 P2_3$SB_IO_IN
.sym 69725 P2_3$SB_IO_IN
.sym 70222 P2_1$SB_IO_IN
.sym 70349 P2_1$SB_IO_IN
.sym 70714 P2_1$SB_IO_IN
.sym 70841 P2_1$SB_IO_IN
.sym 71201 P2_1$SB_IO_IN
.sym 71325 P2_1$SB_IO_IN
.sym 71693 P2_1$SB_IO_IN
.sym 71697 P2_7$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71813 P2_7$SB_IO_IN
.sym 71817 P2_1$SB_IO_IN
.sym 71825 rst
.sym 71833 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71859 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71864 rst
.sym 74426 P2_2$SB_IO_IN
.sym 74910 P2_2$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 78867 rst
.sym 78887 rst
.sym 79049 P2_4$SB_IO_IN
.sym 79105 P2_4$SB_IO_IN
.sym 82766 P2_4$SB_IO_IN
.sym 103842 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[0]
.sym 103846 $PACKER_VCC_NET
.sym 103847 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 103848 vga.count_v[1]
.sym 103851 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 103852 vga.count_v[2]
.sym 103854 $PACKER_VCC_NET
.sym 103855 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 103856 vga.count_v[3]
.sym 103858 $PACKER_VCC_NET
.sym 103859 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 103860 vga.count_v[4]
.sym 103862 $PACKER_VCC_NET
.sym 103863 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 103864 vga.count_v[5]
.sym 103866 $PACKER_VCC_NET
.sym 103867 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 103868 vga.count_v[6]
.sym 103870 $PACKER_VCC_NET
.sym 103871 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 103872 vga.count_v[7]
.sym 103874 $PACKER_VCC_NET
.sym 103875 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 103876 vga.count_v[8]
.sym 103877 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 103878 vga.count_v[8]
.sym 103879 vga.count_v[3]
.sym 103880 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 103881 vga.count_v[2]
.sym 103882 vga.count_v[0]
.sym 103883 vga.count_v[1]
.sym 103884 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 103885 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 103893 vga.count_v[4]
.sym 103894 vga.count_v[5]
.sym 103895 vga.count_v[6]
.sym 103896 vga.count_v[7]
.sym 103904 vga.count_v[0]
.sym 103906 vga.count_v[0]
.sym 103910 vga.count_v[1]
.sym 103911 $PACKER_VCC_NET
.sym 103914 vga.count_v[2]
.sym 103915 $PACKER_VCC_NET
.sym 103918 vga.count_v[3]
.sym 103922 vga.count_v[4]
.sym 103926 vga.count_v[5]
.sym 103930 vga.count_v[6]
.sym 103934 vga.count_v[7]
.sym 103938 vga.count_v[8]
.sym 103944 $nextpnr_ICESTORM_LC_23$I3
.sym 103970 vga.count_v[0]
.sym 103971 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 103972 vga.ball_pos_v[0]
.sym 103974 vga.count_v[1]
.sym 103975 vga.ball_pos_v[1]
.sym 103978 vga.count_v[2]
.sym 103979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 103980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 103982 vga.count_v[3]
.sym 103983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 103984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 103986 vga.count_v[4]
.sym 103987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 103988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 103990 vga.count_v[5]
.sym 103991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 103992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 103994 vga.count_v[6]
.sym 103995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 103996 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 103998 vga.count_v[7]
.sym 103999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 104000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 104002 vga.count_v[8]
.sym 104003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 104004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 104007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104087 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[11]
.sym 104098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[10]
.sym 104099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[31]
.sym 104100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[31]
.sym 104127 vga.blank_h
.sym 104128 vga.blank_v
.sym 104130 vga.count_h[0]
.sym 104134 vga.count_h[1]
.sym 104138 vga.count_h[2]
.sym 104142 vga.count_h[3]
.sym 104143 $PACKER_VCC_NET
.sym 104146 vga.count_h[4]
.sym 104150 vga.count_h[5]
.sym 104154 vga.count_h[6]
.sym 104158 vga.count_h[7]
.sym 104159 $PACKER_VCC_NET
.sym 104162 vga.count_h[8]
.sym 104163 $PACKER_VCC_NET
.sym 104166 vga.count_h[9]
.sym 104169 vga.count_h[1]
.sym 104170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 104171 vga.count_h[2]
.sym 104172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 104175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 104176 rst
.sym 104177 vga.count_h[7]
.sym 104178 vga.count_h[4]
.sym 104179 vga.count_h[5]
.sym 104180 vga.count_h[6]
.sym 104181 vga.count_h[3]
.sym 104182 vga.count_h[0]
.sym 104183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 104187 vga.count_h[8]
.sym 104188 vga.count_h[9]
.sym 104194 vga.count_h[4]
.sym 104198 vga.count_h[5]
.sym 104199 $PACKER_VCC_NET
.sym 104202 vga.count_h[6]
.sym 104203 $PACKER_VCC_NET
.sym 104206 vga.count_h[7]
.sym 104210 vga.count_h[8]
.sym 104211 $PACKER_VCC_NET
.sym 104214 vga.count_h[9]
.sym 104218 $PACKER_VCC_NET
.sym 104220 $nextpnr_ICESTORM_LC_59$I3
.sym 104224 $nextpnr_ICESTORM_LC_59$COUT
.sym 104247 vga.ball_pos_h[1]
.sym 104248 vga.ball_pos_h[0]
.sym 104250 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104251 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104252 vga.ball_motion_l
.sym 104258 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104259 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104260 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104265 vga.ball_motion_l
.sym 104266 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104267 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104268 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104292 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104293 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104294 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104295 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104296 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104297 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 104304 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104312 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104316 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104320 rst_counter_SB_LUT4_O_7_I3[2]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104329 rst_SB_DFF_Q_D[0]
.sym 104337 rst_counter_SB_LUT4_O_7_I3[0]
.sym 104338 rst_counter_SB_LUT4_O_7_I3[1]
.sym 104339 rst_counter_SB_LUT4_O_7_I3[2]
.sym 104340 rst_counter_SB_LUT4_O_7_I3[3]
.sym 104770 vga.count_v[5]
.sym 104774 vga.count_v[6]
.sym 104778 vga.count_v[7]
.sym 104782 vga.count_v[8]
.sym 104786 $PACKER_VCC_NET
.sym 104788 $nextpnr_ICESTORM_LC_67$I3
.sym 104791 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 104792 $nextpnr_ICESTORM_LC_67$COUT
.sym 104802 vga.count_v[0]
.sym 104805 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104807 vga.count_v[1]
.sym 104808 vga.count_v[0]
.sym 104809 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104811 vga.count_v[2]
.sym 104812 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 104813 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104815 vga.count_v[3]
.sym 104816 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 104817 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104819 vga.count_v[4]
.sym 104820 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 104821 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104823 vga.count_v[5]
.sym 104824 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 104825 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104827 vga.count_v[6]
.sym 104828 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 104829 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104831 vga.count_v[7]
.sym 104832 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 104833 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104835 vga.count_v[8]
.sym 104836 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 104842 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 104843 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[1]
.sym 104844 rst
.sym 104846 vga.count_v[0]
.sym 104847 vga.count_v[8]
.sym 104848 vga.count_v[1]
.sym 104849 vga.count_v[3]
.sym 104850 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104851 vga.count_v[2]
.sym 104852 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 104855 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 104856 vga.count_v[0]
.sym 104859 rst
.sym 104860 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 104862 rst
.sym 104863 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 104864 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 104866 vga.count_v[1]
.sym 104870 vga.count_v[2]
.sym 104874 vga.count_v[3]
.sym 104875 $PACKER_VCC_NET
.sym 104878 vga.count_v[4]
.sym 104882 vga.count_v[5]
.sym 104886 vga.count_v[6]
.sym 104890 vga.count_v[7]
.sym 104894 vga.count_v[8]
.sym 104898 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104899 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104900 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 104930 vga.ball_pos_v[1]
.sym 104934 vga.ball_pos_v[2]
.sym 104935 $PACKER_VCC_NET
.sym 104938 vga.ball_pos_v[3]
.sym 104939 $PACKER_VCC_NET
.sym 104940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 104942 vga.ball_pos_v[4]
.sym 104943 $PACKER_VCC_NET
.sym 104944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 104946 vga.ball_pos_v[5]
.sym 104947 $PACKER_VCC_NET
.sym 104948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 104950 vga.ball_pos_v[6]
.sym 104951 $PACKER_VCC_NET
.sym 104952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 104954 vga.ball_pos_v[7]
.sym 104955 $PACKER_VCC_NET
.sym 104956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 104958 vga.ball_pos_v[8]
.sym 104959 $PACKER_VCC_NET
.sym 104960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 104964 $nextpnr_ICESTORM_LC_7$I3
.sym 104966 vga.ball_pos_v[2]
.sym 104967 $PACKER_VCC_NET
.sym 104968 vga.ball_pos_v[1]
.sym 104969 vga.count_v[1]
.sym 104970 vga.ball_pos_v[1]
.sym 104971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 104972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 104973 vga.count_v[7]
.sym 104974 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[7]
.sym 104975 vga.count_v[0]
.sym 104976 vga.ball_pos_v[0]
.sym 104977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 104978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 104980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 104981 vga.count_v[2]
.sym 104982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.sym 104983 vga.count_v[8]
.sym 104984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 104985 vga.count_v[5]
.sym 104986 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[5]
.sym 104987 vga.count_v[6]
.sym 104988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 104989 vga.count_v[3]
.sym 104990 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 104991 vga.count_v[4]
.sym 104992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[4]
.sym 104994 vga.count_v[0]
.sym 104995 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 104998 vga.count_v[1]
.sym 104999 vga.ball_pos_v[1]
.sym 105001 vga.ball_pos_v[2]
.sym 105002 vga.count_v[2]
.sym 105003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 105004 vga.ball_pos_v[1]
.sym 105006 vga.count_v[3]
.sym 105007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 105010 vga.count_v[4]
.sym 105011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 105014 vga.count_v[5]
.sym 105015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 105018 vga.count_v[6]
.sym 105019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 105022 vga.count_v[7]
.sym 105023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 105026 vga.count_v[8]
.sym 105027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 105031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 105032 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 105036 $nextpnr_ICESTORM_LC_13$I3
.sym 105058 vga.count_h[0]
.sym 105061 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105063 vga.count_h[1]
.sym 105064 vga.count_h[0]
.sym 105065 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105067 vga.count_h[2]
.sym 105068 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 105069 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105071 vga.count_h[3]
.sym 105072 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 105073 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105075 vga.count_h[4]
.sym 105076 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 105077 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105079 vga.count_h[5]
.sym 105080 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 105081 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105083 vga.count_h[6]
.sym 105084 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 105085 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105087 vga.count_h[7]
.sym 105088 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 105089 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105091 vga.count_h[8]
.sym 105092 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 105093 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105095 vga.count_h[9]
.sym 105096 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 105097 vga.count_h[4]
.sym 105098 vga.count_h[5]
.sym 105099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 105100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 105109 vga.count_h[9]
.sym 105110 vga.count_h[1]
.sym 105111 vga.count_h[8]
.sym 105112 vga.count_h[0]
.sym 105113 vga.count_h[7]
.sym 105114 vga.count_h[2]
.sym 105115 vga.count_h[3]
.sym 105116 vga.count_h[6]
.sym 105122 vga.count_h[7]
.sym 105126 vga.count_h[8]
.sym 105127 $PACKER_VCC_NET
.sym 105130 vga.count_h[9]
.sym 105134 $PACKER_VCC_NET
.sym 105136 $nextpnr_ICESTORM_LC_36$I3
.sym 105137 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 105138 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 105139 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 105140 $nextpnr_ICESTORM_LC_36$COUT
.sym 105142 rst
.sym 105143 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 105144 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 105145 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 105146 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 105147 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 105148 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 105151 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 105152 vga.count_h[0]
.sym 105154 vga.count_h[4]
.sym 105158 vga.count_h[5]
.sym 105162 vga.count_h[6]
.sym 105166 vga.count_h[7]
.sym 105170 vga.count_h[8]
.sym 105171 $PACKER_VCC_NET
.sym 105174 vga.count_h[9]
.sym 105178 $PACKER_VCC_NET
.sym 105180 $nextpnr_ICESTORM_LC_33$I3
.sym 105184 $nextpnr_ICESTORM_LC_33$COUT
.sym 105186 vga.ball_pos_h[0]
.sym 105190 vga.ball_pos_h[1]
.sym 105191 $PACKER_VCC_NET
.sym 105194 vga.ball_pos_h[2]
.sym 105195 $PACKER_VCC_NET
.sym 105196 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105198 vga.ball_pos_h[3]
.sym 105199 $PACKER_VCC_NET
.sym 105200 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 105202 vga.ball_pos_h[4]
.sym 105203 $PACKER_VCC_NET
.sym 105204 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 105206 vga.ball_pos_h[5]
.sym 105207 $PACKER_VCC_NET
.sym 105208 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 105210 vga.ball_pos_h[6]
.sym 105211 $PACKER_VCC_NET
.sym 105212 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 105214 vga.ball_pos_h[7]
.sym 105215 $PACKER_VCC_NET
.sym 105216 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 105218 vga.ball_pos_h[8]
.sym 105219 $PACKER_VCC_NET
.sym 105220 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 105221 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105222 vga.ball_pos_h[9]
.sym 105223 vga.ball_motion_l
.sym 105224 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 105225 vga.ball_pos_h[8]
.sym 105226 vga.ball_pos_h[4]
.sym 105227 vga.ball_pos_h[5]
.sym 105228 vga.ball_pos_h[9]
.sym 105229 vga.ball_pos_h[8]
.sym 105230 vga.ball_pos_h[4]
.sym 105231 vga.ball_pos_h[5]
.sym 105232 vga.ball_pos_h[9]
.sym 105233 vga.ball_pos_h[3]
.sym 105234 vga.ball_pos_h[1]
.sym 105235 vga.ball_pos_h[2]
.sym 105236 vga.ball_pos_h[6]
.sym 105239 vga.ball_pos_h[0]
.sym 105240 vga.ball_pos_h[7]
.sym 105242 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105243 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105244 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105245 vga.ball_pos_h[6]
.sym 105246 vga.ball_pos_h[3]
.sym 105247 vga.ball_pos_h[1]
.sym 105248 vga.ball_pos_h[2]
.sym 105250 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105254 rst_counter[8]
.sym 105255 $PACKER_VCC_NET
.sym 105256 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105258 rst_counter[7]
.sym 105259 $PACKER_VCC_NET
.sym 105260 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 105262 rst_counter[6]
.sym 105263 $PACKER_VCC_NET
.sym 105264 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 105266 rst_counter[5]
.sym 105267 $PACKER_VCC_NET
.sym 105268 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 105270 rst_counter[4]
.sym 105271 $PACKER_VCC_NET
.sym 105272 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 105274 rst_counter[3]
.sym 105275 $PACKER_VCC_NET
.sym 105276 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 105278 rst_counter[2]
.sym 105279 $PACKER_VCC_NET
.sym 105280 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 105282 rst_counter[1]
.sym 105283 $PACKER_VCC_NET
.sym 105284 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 105285 rst_counter_SB_LUT4_O_I3[3]
.sym 105287 $PACKER_VCC_NET
.sym 105288 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 105292 rst_counter_SB_LUT4_O_I3[0]
.sym 105296 rst_counter_SB_LUT4_O_7_I3[3]
.sym 105297 rst_counter_SB_LUT4_O_I3[0]
.sym 105298 rst_counter_SB_LUT4_O_I3[1]
.sym 105299 rst_counter_SB_LUT4_O_I3[2]
.sym 105300 rst_counter_SB_LUT4_O_I3[3]
.sym 105304 vga.vs_out
.sym 105308 rst_counter_SB_LUT4_O_I3[1]
.sym 105312 rst_counter_SB_LUT4_O_I3[2]
.sym 105762 vga.ball_pos_v[0]
.sym 105763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 105764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 105766 vga.ball_pos_v[1]
.sym 105767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 105768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 105770 vga.ball_pos_v[2]
.sym 105771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 105774 vga.ball_pos_v[3]
.sym 105775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 105778 vga.ball_pos_v[4]
.sym 105779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 105782 vga.ball_pos_v[5]
.sym 105783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 105786 vga.ball_pos_v[6]
.sym 105787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 105788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 105790 vga.ball_pos_v[7]
.sym 105791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 105794 vga.ball_pos_v[8]
.sym 105795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 105796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 105799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 105890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 105891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 105922 vga.ball_pos_v[1]
.sym 105927 vga.ball_pos_v[2]
.sym 105931 vga.ball_pos_v[3]
.sym 105932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 105935 vga.ball_pos_v[4]
.sym 105936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 105939 vga.ball_pos_v[5]
.sym 105940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 105943 vga.ball_pos_v[6]
.sym 105944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 105947 vga.ball_pos_v[7]
.sym 105948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 105951 vga.ball_pos_v[8]
.sym 105952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 105956 $nextpnr_ICESTORM_LC_16$I3
.sym 105957 vga.count_v[6]
.sym 105958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 105959 vga.count_v[0]
.sym 105960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 105986 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 105991 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 105995 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 105998 $PACKER_VCC_NET
.sym 105999 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 106002 $PACKER_VCC_NET
.sym 106003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 106004 vga.count_h[9]
.sym 106005 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 106006 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 106007 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 106008 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 106009 vga.count_h[5]
.sym 106010 vga.count_h[9]
.sym 106011 vga.count_h[4]
.sym 106012 vga.count_h[8]
.sym 106016 vga.count_h[1]
.sym 106018 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 106022 $PACKER_VCC_NET
.sym 106023 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 106024 vga.count_h[2]
.sym 106026 $PACKER_VCC_NET
.sym 106027 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 106028 vga.count_h[3]
.sym 106030 $PACKER_VCC_NET
.sym 106031 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 106032 vga.count_h[4]
.sym 106034 $PACKER_VCC_NET
.sym 106035 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 106036 vga.count_h[5]
.sym 106039 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 106040 vga.count_h[6]
.sym 106043 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 106044 vga.count_h[7]
.sym 106046 $PACKER_VCC_NET
.sym 106047 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 106051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 106056 $nextpnr_ICESTORM_LC_1$I3
.sym 106057 vga.count_h[7]
.sym 106058 vga.count_h[6]
.sym 106059 vga.count_h[0]
.sym 106060 vga.count_h[1]
.sym 106075 vga.count_h[2]
.sym 106076 vga.count_h[3]
.sym 106082 vga.count_h[0]
.sym 106083 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 106086 vga.count_h[1]
.sym 106087 vga.ball_pos_h[1]
.sym 106090 vga.count_h[2]
.sym 106091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 106094 vga.count_h[3]
.sym 106095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 106098 vga.count_h[4]
.sym 106099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 106102 vga.count_h[5]
.sym 106103 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 106106 vga.count_h[6]
.sym 106107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 106110 vga.count_h[7]
.sym 106111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 106114 vga.count_h[8]
.sym 106115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 106118 vga.count_h[9]
.sym 106119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 106123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 106124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 106128 $nextpnr_ICESTORM_LC_25$I3
.sym 106130 vga.ball_pos_h[1]
.sym 106131 $PACKER_VCC_NET
.sym 106132 vga.ball_pos_h[0]
.sym 106146 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106147 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106148 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106149 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106150 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 106151 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106152 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106154 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106155 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 106156 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 106158 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 106159 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106160 vga.ball_motion_l
.sym 106162 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106163 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106164 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106166 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106167 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106168 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106170 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106171 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 106172 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 106174 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 106175 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106176 vga.ball_motion_l
.sym 106178 vga.ball_pos_h[0]
.sym 106183 vga.ball_pos_h[1]
.sym 106187 vga.ball_pos_h[2]
.sym 106188 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 106191 vga.ball_pos_h[3]
.sym 106192 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106195 vga.ball_pos_h[4]
.sym 106196 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 106199 vga.ball_pos_h[5]
.sym 106200 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 106203 vga.ball_pos_h[6]
.sym 106204 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 106207 vga.ball_pos_h[7]
.sym 106208 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 106211 vga.ball_pos_h[8]
.sym 106212 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106213 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106214 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106215 vga.ball_pos_h[9]
.sym 106216 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106218 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 106219 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106220 vga.ball_motion_l
.sym 106222 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 106223 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106224 vga.ball_motion_l
.sym 106227 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106228 vga.ball_motion_l
.sym 106230 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106231 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 106232 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 106237 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106238 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 106239 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106240 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106248 vga.hs_out
.sym 106705 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 106722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 106726 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 106727 $PACKER_VCC_NET
.sym 106730 vga.paddle_l_pos_v[4]
.sym 106732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106734 vga.paddle_l_pos_v[5]
.sym 106735 $PACKER_VCC_NET
.sym 106736 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 106738 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 106739 $PACKER_VCC_NET
.sym 106740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 106742 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 106743 $PACKER_VCC_NET
.sym 106744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 106746 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 106747 $PACKER_VCC_NET
.sym 106748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 106752 $nextpnr_ICESTORM_LC_20$I3
.sym 106754 vga.count_v[0]
.sym 106755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 106758 vga.count_v[1]
.sym 106759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 106762 vga.count_v[2]
.sym 106763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 106766 vga.count_v[3]
.sym 106767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 106768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106770 vga.count_v[4]
.sym 106771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 106772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 106774 vga.count_v[5]
.sym 106775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 106776 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 106778 vga.count_v[6]
.sym 106779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 106782 vga.count_v[7]
.sym 106783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 106784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 106786 vga.count_v[8]
.sym 106787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 106791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106881 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 106882 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 106883 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 106884 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 106885 vga.ball_pos_v[3]
.sym 106886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 106888 vga.ball_pos_v[4]
.sym 106889 vga.count_v[8]
.sym 106890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 106891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106892 vga.count_v[3]
.sym 106893 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106894 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 106897 vga.count_v[1]
.sym 106898 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106899 vga.count_v[7]
.sym 106900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 106901 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 106906 vga.count_v[5]
.sym 106907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 106908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106909 vga.count_v[2]
.sym 106910 vga.count_v[4]
.sym 106911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 106912 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 106914 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 106919 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 106922 $PACKER_VCC_NET
.sym 106923 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 106927 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 106931 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 106935 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 106939 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 106943 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 106947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 106952 $nextpnr_ICESTORM_LC_30$I3
.sym 106953 vga.ball_pos_v[5]
.sym 106954 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 106955 vga.ball_pos_v[6]
.sym 106956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 106961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 106973 vga.ball_pos_v[7]
.sym 106974 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 106975 vga.ball_pos_v[8]
.sym 106976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 106978 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[1]
.sym 106983 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 106987 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 106991 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 106994 $PACKER_VCC_NET
.sym 106995 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 106999 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 107002 $PACKER_VCC_NET
.sym 107003 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107004 vga.count_h[8]
.sym 107007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 107009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 107010 vga.count_v[4]
.sym 107011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 107012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 107021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 107023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 107024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 107026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 107027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 107028 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 107039 rst
.sym 107040 P1A9$SB_IO_OUT
.sym 107042 vga.ball_pos_h[1]
.sym 107047 vga.ball_pos_h[2]
.sym 107048 vga.ball_pos_h[1]
.sym 107051 vga.ball_pos_h[3]
.sym 107052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 107055 vga.ball_pos_h[4]
.sym 107056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 107059 vga.ball_pos_h[5]
.sym 107060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 107063 vga.ball_pos_h[6]
.sym 107064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 107067 vga.ball_pos_h[7]
.sym 107068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 107071 vga.ball_pos_h[8]
.sym 107072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 107075 vga.ball_pos_h[9]
.sym 107076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 107080 $nextpnr_ICESTORM_LC_42$I3
.sym 107086 vga.count_h[2]
.sym 107087 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 107088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 107089 vga.count_h[0]
.sym 107090 vga.ball_pos_h[0]
.sym 107091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 107092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 107093 vga.count_h[3]
.sym 107094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 107095 vga.count_h[4]
.sym 107096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 107097 vga.count_h[5]
.sym 107098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 107099 vga.count_h[6]
.sym 107100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 107102 vga.ball_pos_h[2]
.sym 107103 $PACKER_VCC_NET
.sym 107104 vga.ball_pos_h[1]
.sym 107107 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 107108 vga.ball_pos_h[0]
.sym 107110 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 107111 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107112 vga.ball_motion_l
.sym 107115 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107116 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107123 vga.count_h[1]
.sym 107124 vga.ball_pos_h[1]
.sym 107127 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107128 vga.ball_motion_l
.sym 107129 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 107130 vga.count_h[8]
.sym 107131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 107132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 107133 vga.count_h[7]
.sym 107134 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 107135 vga.count_h[9]
.sym 107136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 107138 vga.ball_pos_h[1]
.sym 107142 vga.ball_pos_h[2]
.sym 107143 $PACKER_VCC_NET
.sym 107146 vga.ball_pos_h[3]
.sym 107147 $PACKER_VCC_NET
.sym 107148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 107150 vga.ball_pos_h[4]
.sym 107151 $PACKER_VCC_NET
.sym 107152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 107154 vga.ball_pos_h[5]
.sym 107155 $PACKER_VCC_NET
.sym 107156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[4]
.sym 107158 vga.ball_pos_h[6]
.sym 107159 $PACKER_VCC_NET
.sym 107160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[5]
.sym 107162 vga.ball_pos_h[7]
.sym 107163 $PACKER_VCC_NET
.sym 107164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[6]
.sym 107166 vga.ball_pos_h[8]
.sym 107167 $PACKER_VCC_NET
.sym 107168 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[7]
.sym 107170 vga.ball_pos_h[9]
.sym 107171 $PACKER_VCC_NET
.sym 107172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3[8]
.sym 107176 $nextpnr_ICESTORM_LC_5$I3
.sym 107618 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 107627 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107628 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107631 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 107632 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 107635 vga.paddle_l_pos_v[4]
.sym 107636 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 107639 vga.paddle_l_pos_v[5]
.sym 107640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 107643 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 107644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 107647 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 107648 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 107651 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 107652 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 107653 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 107654 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 107655 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107656 vga.left_down_pressed
.sym 107661 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 107662 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 107663 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107664 vga.left_down_pressed
.sym 107665 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 107666 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 107667 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107668 vga.left_down_pressed
.sym 107669 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 107670 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 107671 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107672 vga.left_down_pressed
.sym 107673 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 107674 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 107675 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107676 vga.left_down_pressed
.sym 107694 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 107695 $PACKER_VCC_NET
.sym 107696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107709 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 107710 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 107711 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107712 vga.left_down_pressed
.sym 107713 vga.ball_pos_v[7]
.sym 107714 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 107715 vga.ball_pos_v[8]
.sym 107716 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 107717 vga.ball_pos_v[3]
.sym 107718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 107719 vga.ball_pos_v[6]
.sym 107720 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 107721 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 107722 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 107723 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 107724 vga.left_down_pressed
.sym 107727 vga.ball_pos_v[5]
.sym 107728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 107741 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107742 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 107746 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107751 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 107752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107754 $PACKER_VCC_NET
.sym 107755 vga.paddle_l_pos_v[4]
.sym 107756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107759 vga.paddle_l_pos_v[5]
.sym 107760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 107763 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 107764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 107767 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 107768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 107771 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 107772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 107776 $nextpnr_ICESTORM_LC_57$I3
.sym 107778 vga.ball_pos_v[0]
.sym 107779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 107782 vga.ball_pos_v[1]
.sym 107783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 107786 vga.ball_pos_v[2]
.sym 107787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107790 vga.ball_pos_v[3]
.sym 107791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 107792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 107794 vga.ball_pos_v[4]
.sym 107795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 107796 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 107798 vga.ball_pos_v[5]
.sym 107799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 107800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[5]
.sym 107802 vga.ball_pos_v[6]
.sym 107803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 107804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[6]
.sym 107806 vga.ball_pos_v[7]
.sym 107807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 107808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[7]
.sym 107810 vga.ball_pos_v[8]
.sym 107811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 107812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[8]
.sym 107815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 107816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 107818 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107821 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[9]
.sym 107822 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[4]
.sym 107823 vga.ball_pos_v[4]
.sym 107824 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107842 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
.sym 107847 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 107851 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107855 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 107859 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 107865 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107866 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 107867 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 107868 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[3]
.sym 107874 vga.count_v[0]
.sym 107875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 107878 vga.count_v[1]
.sym 107879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 107882 vga.count_v[2]
.sym 107883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107886 vga.count_v[3]
.sym 107887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 107890 vga.count_v[4]
.sym 107891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 107894 vga.count_v[5]
.sym 107895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 107898 vga.count_v[6]
.sym 107899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 107902 vga.count_v[7]
.sym 107903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 107906 vga.count_v[8]
.sym 107907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 107911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[9]
.sym 107916 $nextpnr_ICESTORM_LC_11$I3
.sym 107925 vga.count_h[8]
.sym 107926 vga.count_h[9]
.sym 107927 vga.count_h[4]
.sym 107928 vga.count_h[5]
.sym 107929 vga.ball_pos_v[0]
.sym 107930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107931 vga.ball_pos_v[1]
.sym 107932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 107935 vga.ball_pos_v[2]
.sym 107936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 107938 vga.count_h[0]
.sym 107942 vga.count_h[1]
.sym 107943 $PACKER_VCC_NET
.sym 107946 vga.count_h[2]
.sym 107947 $PACKER_VCC_NET
.sym 107950 vga.count_h[3]
.sym 107951 $PACKER_VCC_NET
.sym 107954 vga.count_h[4]
.sym 107958 vga.count_h[5]
.sym 107962 vga.count_h[6]
.sym 107966 vga.count_h[7]
.sym 107967 $PACKER_VCC_NET
.sym 107970 vga.count_h[8]
.sym 107971 $PACKER_VCC_NET
.sym 107974 vga.count_h[9]
.sym 107978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[10]
.sym 107979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[31]
.sym 107980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[9]
.sym 107998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 107999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 108000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 108034 vga.count_h[0]
.sym 108035 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108036 vga.ball_pos_h[0]
.sym 108038 vga.count_h[1]
.sym 108039 vga.ball_pos_h[1]
.sym 108042 vga.count_h[2]
.sym 108043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[2]
.sym 108044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 108046 vga.count_h[3]
.sym 108047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[3]
.sym 108048 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 108050 vga.count_h[4]
.sym 108051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[4]
.sym 108052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[4]
.sym 108054 vga.count_h[5]
.sym 108055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[5]
.sym 108056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[5]
.sym 108058 vga.count_h[6]
.sym 108059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[6]
.sym 108060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[6]
.sym 108062 vga.count_h[7]
.sym 108063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[7]
.sym 108064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[7]
.sym 108066 vga.count_h[8]
.sym 108067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[8]
.sym 108068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 108070 vga.count_h[9]
.sym 108071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[9]
.sym 108072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[9]
.sym 108075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108087 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108103 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108127 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108139 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108143 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108147 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108155 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_I3_O[10]
.sym 108164 $nextpnr_ICESTORM_LC_21$I3
.sym 108610 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108615 $PACKER_VCC_NET
.sym 108618 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 108619 $PACKER_VCC_NET
.sym 108620 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108622 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 108623 $PACKER_VCC_NET
.sym 108624 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 108626 vga.paddle_l_pos_v[4]
.sym 108627 $PACKER_VCC_NET
.sym 108628 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 108630 vga.paddle_l_pos_v[5]
.sym 108631 $PACKER_VCC_NET
.sym 108632 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 108634 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 108635 $PACKER_VCC_NET
.sym 108636 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108638 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 108639 $PACKER_VCC_NET
.sym 108640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 108642 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 108643 $PACKER_VCC_NET
.sym 108644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 108674 vga.count_v[0]
.sym 108675 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 108678 vga.count_v[1]
.sym 108679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108682 vga.count_v[2]
.sym 108683 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 108686 vga.count_v[3]
.sym 108687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108690 vga.count_v[4]
.sym 108691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 108694 vga.count_v[5]
.sym 108695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 108696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 108698 vga.count_v[6]
.sym 108699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 108702 vga.count_v[7]
.sym 108703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 108706 vga.count_v[8]
.sym 108707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 108711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 108804 $nextpnr_ICESTORM_LC_27$I3
.sym 108809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 108810 vga.count_v[1]
.sym 108811 vga.paddle_r_pos_v[1]
.sym 108812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 108815 vga.paddle_r_pos_v[0]
.sym 108816 vga.count_v[0]
.sym 108817 vga.count_v[8]
.sym 108818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 108819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 108820 vga.count_v[7]
.sym 108821 vga.count_v[3]
.sym 108822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 108823 vga.count_v[6]
.sym 108824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 108826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 108827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 108828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 108866 vga.count_v[0]
.sym 108867 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 108870 vga.count_v[1]
.sym 108871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108874 vga.count_v[2]
.sym 108875 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 108878 vga.count_v[3]
.sym 108879 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 108882 vga.count_v[4]
.sym 108883 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 108886 vga.count_v[5]
.sym 108887 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 108890 vga.count_v[6]
.sym 108891 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 108892 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 108894 vga.count_v[7]
.sym 108895 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 108898 vga.count_v[8]
.sym 108899 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 108903 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 108908 $nextpnr_ICESTORM_LC_12$I3
.sym 108909 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108910 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 108912 vga.paddle_r_pos_v[1]
.sym 108917 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108918 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 108920 vga.paddle_r_pos_v[0]
.sym 108922 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 108923 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 108924 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 108925 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 108926 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 108927 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 108928 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 108943 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 108944 vga.ball_pos_v[1]
.sym 108961 vga.ball_pos_v[2]
.sym 108962 vga.ball_pos_v[3]
.sym 108963 vga.ball_pos_v[4]
.sym 108964 vga.ball_pos_v[5]
.sym 108970 vga.ball_pos_v[6]
.sym 108971 vga.ball_pos_v[7]
.sym 108972 vga.ball_pos_v[8]
.sym 108977 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 108978 vga.ball_angle[3]
.sym 108979 vga.ball_pos_v[0]
.sym 108980 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 108981 vga.ball_pos_v[0]
.sym 108982 vga.ball_pos_v[1]
.sym 108983 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108984 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 108994 vga.ball_ratio[0]
.sym 108997 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 108999 vga.ball_ratio[1]
.sym 109000 vga.ball_ratio[0]
.sym 109001 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109003 vga.ball_ratio[2]
.sym 109004 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 109009 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 109010 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 109011 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 109012 rst
.sym 109014 vga.ball_angle[0]
.sym 109015 vga.ball_ratio[0]
.sym 109016 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 109017 vga.ball_angle[1]
.sym 109018 vga.ball_ratio[1]
.sym 109019 vga.ball_angle[2]
.sym 109020 vga.ball_ratio[2]
.sym 109023 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109024 vga.ball_ratio[0]
.sym 109031 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 109032 vga.ball_motion_l
.sym 109037 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109038 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109039 vga.ball_motion_l
.sym 109040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 109041 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109042 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109043 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 109044 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109047 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 109048 rst
.sym 109049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109050 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 109052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109053 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 109054 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 109055 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 109056 rst
.sym 109062 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 109063 P2_7$SB_IO_IN
.sym 109064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 109065 P2_7$SB_IO_IN
.sym 109066 vga.score_r[1]
.sym 109067 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109068 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 109071 vga.score_r[1]
.sym 109072 vga.score_r[0]
.sym 109078 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 109079 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 109080 rst
.sym 109085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 109086 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 109087 P2_7$SB_IO_IN
.sym 109088 vga.score_r[0]
.sym 109090 vga.score_r[0]
.sym 109095 vga.score_r[1]
.sym 109097 P2_7$SB_IO_IN
.sym 109098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 109099 vga.score_r[2]
.sym 109100 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 109105 P2_7$SB_IO_IN
.sym 109106 vga.score_r[2]
.sym 109107 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109108 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 109110 vga.score_r[0]
.sym 109111 vga.score_r[1]
.sym 109112 vga.score_r[2]
.sym 109570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 109574 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 109578 vga.paddle_l_pos_v[4]
.sym 109579 $PACKER_VCC_NET
.sym 109582 vga.paddle_l_pos_v[5]
.sym 109583 $PACKER_VCC_NET
.sym 109586 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 109590 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 109594 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 109600 $nextpnr_ICESTORM_LC_61$I3
.sym 109602 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 109607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 109610 $PACKER_VCC_NET
.sym 109611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 109612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 109615 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 109616 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 109618 $PACKER_VCC_NET
.sym 109619 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 109620 vga.paddle_l_pos_v[4]
.sym 109623 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 109624 vga.paddle_l_pos_v[5]
.sym 109627 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 109628 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 109631 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 109632 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 109635 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 109636 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 109640 $nextpnr_ICESTORM_LC_9$I3
.sym 109642 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 109643 vga.left_up_pressed
.sym 109644 rst
.sym 109645 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109646 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 109647 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109648 vga.left_down_pressed
.sym 109650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109651 $PACKER_VCC_NET
.sym 109652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109658 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109659 vga.left_down_pressed
.sym 109660 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 109666 vga.ball_pos_v[0]
.sym 109667 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109670 vga.ball_pos_v[1]
.sym 109671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109674 vga.ball_pos_v[2]
.sym 109675 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109678 vga.ball_pos_v[3]
.sym 109679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109680 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 109682 vga.ball_pos_v[4]
.sym 109683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 109686 vga.ball_pos_v[5]
.sym 109687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109690 vga.ball_pos_v[6]
.sym 109691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109692 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 109694 vga.ball_pos_v[7]
.sym 109695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 109698 vga.ball_pos_v[8]
.sym 109699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 109703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109793 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 109794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 109795 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 109796 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 109826 vga.ball_pos_v[0]
.sym 109827 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109828 vga.paddle_r_pos_v[0]
.sym 109830 vga.ball_pos_v[1]
.sym 109831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109832 vga.paddle_r_pos_v[1]
.sym 109834 vga.ball_pos_v[2]
.sym 109835 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 109838 vga.ball_pos_v[3]
.sym 109839 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 109840 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109842 vga.ball_pos_v[4]
.sym 109843 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 109844 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 109846 vga.ball_pos_v[5]
.sym 109847 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 109848 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 109850 vga.ball_pos_v[6]
.sym 109851 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 109854 vga.ball_pos_v[7]
.sym 109855 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 109856 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 109858 vga.ball_pos_v[8]
.sym 109859 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 109860 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 109863 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 109864 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 109865 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 109866 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 109867 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 109868 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 109869 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 109870 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109872 vga.paddle_r_pos_v[7]
.sym 109873 vga.ball_pos_v[5]
.sym 109874 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 109875 vga.ball_pos_v[6]
.sym 109876 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 109877 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 109878 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109880 vga.paddle_r_pos_v[8]
.sym 109881 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109882 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 109883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109884 vga.paddle_r_pos_v[3]
.sym 109885 vga.ball_pos_v[3]
.sym 109886 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109887 vga.ball_pos_v[4]
.sym 109888 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 109891 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 109892 vga.ball_pos_v[8]
.sym 109893 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109894 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109895 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 109896 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 109899 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 109900 vga.ball_pos_v[3]
.sym 109903 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 109904 vga.ball_pos_v[7]
.sym 109913 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 109914 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 109915 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 109916 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 109917 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109918 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109919 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 109920 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109921 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109922 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109923 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109924 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109926 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 109927 vga.ball_angle[3]
.sym 109928 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109930 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 109931 vga.ball_angle[3]
.sym 109932 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 109934 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 109935 vga.ball_angle[3]
.sym 109936 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109937 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 109938 vga.ball_angle[3]
.sym 109939 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 109940 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109942 vga.ball_pos_v[1]
.sym 109943 $PACKER_VCC_NET
.sym 109944 vga.ball_pos_v[0]
.sym 109945 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109946 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 109947 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109948 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109950 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 109951 vga.ball_angle[3]
.sym 109952 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 109954 vga.ball_pos_v[0]
.sym 109958 vga.ball_pos_v[1]
.sym 109959 $PACKER_VCC_NET
.sym 109962 vga.ball_pos_v[2]
.sym 109963 $PACKER_VCC_NET
.sym 109964 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109966 vga.ball_pos_v[3]
.sym 109967 $PACKER_VCC_NET
.sym 109968 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 109970 vga.ball_pos_v[4]
.sym 109971 $PACKER_VCC_NET
.sym 109972 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 109974 vga.ball_pos_v[5]
.sym 109975 $PACKER_VCC_NET
.sym 109976 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 109978 vga.ball_pos_v[6]
.sym 109979 $PACKER_VCC_NET
.sym 109980 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 109982 vga.ball_pos_v[7]
.sym 109983 $PACKER_VCC_NET
.sym 109984 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 109985 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 109986 vga.ball_pos_v[8]
.sym 109987 vga.ball_angle[3]
.sym 109988 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 109989 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109990 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109991 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109992 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109996 vga.ball_angle[0]
.sym 110002 vga.ball_angle[0]
.sym 110003 vga.ball_angle[1]
.sym 110004 vga.ball_angle[2]
.sym 110009 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110010 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110011 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110012 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 110015 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 110016 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 110018 vga.ball_angle[0]
.sym 110022 $PACKER_VCC_NET
.sym 110023 vga.ball_angle[1]
.sym 110024 vga.ball_angle[0]
.sym 110027 vga.ball_angle[2]
.sym 110028 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 110032 $nextpnr_ICESTORM_LC_65$I3
.sym 110037 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110038 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110039 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110040 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 110057 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 110058 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110059 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 110060 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110062 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110063 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110064 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 110070 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 110071 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110072 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110082 vga.score_l[0]
.sym 110087 vga.score_l[1]
.sym 110088 vga.score_l[0]
.sym 110089 P2_7$SB_IO_IN
.sym 110090 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 110091 vga.score_l[2]
.sym 110092 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[3]
.sym 110093 P2_7$SB_IO_IN
.sym 110094 vga.score_l[1]
.sym 110095 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110096 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110097 P2_7$SB_IO_IN
.sym 110098 vga.score_l[2]
.sym 110099 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110100 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110102 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110103 P2_7$SB_IO_IN
.sym 110104 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 110105 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 110106 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 110107 P2_7$SB_IO_IN
.sym 110108 vga.score_l[0]
.sym 110110 vga.score_l[0]
.sym 110111 vga.score_l[1]
.sym 110112 vga.score_l[2]
.sym 110596 P2_4$SB_IO_IN
.sym 110658 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110662 vga.paddle_r_pos_v[3]
.sym 110663 $PACKER_VCC_NET
.sym 110666 vga.paddle_r_pos_v[4]
.sym 110668 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110670 vga.paddle_r_pos_v[5]
.sym 110671 $PACKER_VCC_NET
.sym 110672 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110674 vga.paddle_r_pos_v[6]
.sym 110675 $PACKER_VCC_NET
.sym 110676 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110678 vga.paddle_r_pos_v[7]
.sym 110679 $PACKER_VCC_NET
.sym 110680 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110682 vga.paddle_r_pos_v[8]
.sym 110683 $PACKER_VCC_NET
.sym 110684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110686 $PACKER_VCC_NET
.sym 110688 $nextpnr_ICESTORM_LC_18$I3
.sym 110689 vga.count_v[5]
.sym 110690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 110691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 110692 $nextpnr_ICESTORM_LC_18$COUT
.sym 110693 vga.ball_pos_v[4]
.sym 110694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 110695 vga.ball_pos_v[5]
.sym 110696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 110698 vga.paddle_r_pos_v[3]
.sym 110699 $PACKER_VCC_NET
.sym 110700 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110701 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 110702 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 110703 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 110704 vga.right_down_pressed
.sym 110705 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110706 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 110707 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 110708 vga.right_down_pressed
.sym 110709 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 110710 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110711 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 110712 vga.right_down_pressed
.sym 110713 vga.ball_pos_v[6]
.sym 110714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 110715 vga.ball_pos_v[8]
.sym 110716 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 110717 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 110718 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 110719 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 110720 vga.right_down_pressed
.sym 110725 vga.count_v[2]
.sym 110726 vga.count_v[4]
.sym 110727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 110728 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110729 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110730 vga.ball_pos_v[7]
.sym 110731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 110732 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110741 vga.ball_pos_v[3]
.sym 110742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 110743 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110744 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110747 vga.ball_pos_v[2]
.sym 110748 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110765 vga.ball_pos_v[0]
.sym 110766 vga.paddle_r_pos_v[0]
.sym 110767 vga.ball_pos_v[1]
.sym 110768 vga.paddle_r_pos_v[1]
.sym 110769 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 110773 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 110774 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 110775 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 110776 vga.right_down_pressed
.sym 110779 vga.paddle_r_pos_v[1]
.sym 110780 vga.paddle_r_pos_v[0]
.sym 110782 vga.paddle_r_pos_v[1]
.sym 110783 $PACKER_VCC_NET
.sym 110784 vga.paddle_r_pos_v[0]
.sym 110786 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110791 vga.paddle_r_pos_v[3]
.sym 110794 $PACKER_VCC_NET
.sym 110795 vga.paddle_r_pos_v[4]
.sym 110796 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 110799 vga.paddle_r_pos_v[5]
.sym 110800 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 110803 vga.paddle_r_pos_v[6]
.sym 110804 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 110807 vga.paddle_r_pos_v[7]
.sym 110808 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 110811 vga.paddle_r_pos_v[8]
.sym 110812 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 110816 $nextpnr_ICESTORM_LC_45$I3
.sym 110817 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110818 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 110819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110820 vga.paddle_r_pos_v[6]
.sym 110821 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 110822 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 110823 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 110824 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 110825 vga.ball_pos_v[7]
.sym 110826 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 110827 vga.ball_pos_v[8]
.sym 110828 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 110829 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 110830 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110831 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110832 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 110833 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110834 vga.paddle_l_pos_v[4]
.sym 110835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110836 vga.paddle_r_pos_v[4]
.sym 110839 vga.paddle_r_pos_v[3]
.sym 110840 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110841 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110842 vga.paddle_l_pos_v[5]
.sym 110843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110844 vga.paddle_r_pos_v[5]
.sym 110845 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110846 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 110847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110848 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 110849 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 110850 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 110851 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 110852 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 110853 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 110854 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 110855 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 110856 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 110857 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 110858 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 110859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 110860 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 110863 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 110864 vga.ball_pos_v[6]
.sym 110871 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 110872 vga.ball_pos_v[4]
.sym 110875 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 110876 vga.ball_pos_v[2]
.sym 110879 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 110880 vga.ball_pos_v[5]
.sym 110881 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110882 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 110883 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I2_O[2]
.sym 110884 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110890 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110891 vga.ball_angle[3]
.sym 110892 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 110893 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110894 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110895 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110896 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110905 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110906 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110907 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110908 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110913 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0_SB_LUT4_I0_O[0]
.sym 110914 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 110915 vga.ball_angle[3]
.sym 110916 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 110918 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110919 vga.ball_angle[3]
.sym 110920 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 110927 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 110928 vga.ball_angle[3]
.sym 110930 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110931 vga.ball_angle[3]
.sym 110932 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 110933 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_1_I0[8]
.sym 110934 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110935 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110936 vga.ball_angle[3]
.sym 110937 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110938 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110939 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110940 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110941 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110942 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110943 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110944 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110946 vga.interval_counter[0]
.sym 110951 vga.interval_counter[1]
.sym 110955 vga.interval_counter[2]
.sym 110956 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 110959 vga.interval_counter[3]
.sym 110960 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 110963 vga.interval_counter[4]
.sym 110964 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 110967 vga.interval_counter[5]
.sym 110968 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 110971 vga.interval_counter[6]
.sym 110972 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 110975 vga.interval_counter[7]
.sym 110976 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 110979 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 110980 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 110983 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 110984 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 110987 vga.interval_counter[10]
.sym 110988 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 110991 vga.interval_counter[11]
.sym 110992 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 110995 vga.interval_counter[12]
.sym 110996 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 110999 vga.interval_counter[13]
.sym 111000 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 111003 vga.interval_counter[14]
.sym 111004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 111007 vga.interval_counter[15]
.sym 111008 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 111011 vga.interval_counter[16]
.sym 111012 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 111015 vga.interval_counter[17]
.sym 111016 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 111019 vga.interval_counter[18]
.sym 111020 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 111023 vga.interval_counter[19]
.sym 111024 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 111027 vga.interval_counter[20]
.sym 111028 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 111031 vga.interval_counter[21]
.sym 111032 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 111035 vga.interval_counter[22]
.sym 111036 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 111039 vga.interval_counter[23]
.sym 111040 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 111043 vga.interval_counter[24]
.sym 111044 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 111046 vga.interval_counter[15]
.sym 111047 vga.interval_counter[16]
.sym 111048 vga.interval_counter[17]
.sym 111061 vga.interval_counter[21]
.sym 111062 vga.interval_counter[22]
.sym 111063 vga.interval_counter[23]
.sym 111064 vga.interval_counter[24]
.sym 111070 vga.interval_counter[15]
.sym 111071 vga.interval_counter[16]
.sym 111072 vga.interval_counter[17]
.sym 111556 vga.left_up_1d_SB_DFFE_Q_E[2]
.sym 111583 P2_4$SB_IO_IN
.sym 111584 vga.right_down_1d
.sym 111586 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111594 $PACKER_VCC_NET
.sym 111595 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 111596 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111599 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 111600 vga.paddle_r_pos_v[3]
.sym 111602 $PACKER_VCC_NET
.sym 111603 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 111607 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 111608 vga.paddle_r_pos_v[5]
.sym 111611 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 111612 vga.paddle_r_pos_v[6]
.sym 111615 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 111616 vga.paddle_r_pos_v[7]
.sym 111619 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 111620 vga.paddle_r_pos_v[8]
.sym 111624 $nextpnr_ICESTORM_LC_63$I3
.sym 111629 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 111630 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 111631 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111632 vga.right_down_pressed
.sym 111634 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 111635 vga.right_up_pressed
.sym 111636 rst
.sym 111637 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 111638 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 111639 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111640 vga.right_down_pressed
.sym 111644 vga.paddle_r_pos_v[4]
.sym 111646 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111647 vga.right_down_pressed
.sym 111648 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 111650 vga.paddle_r_pos_v[0]
.sym 111654 vga.paddle_r_pos_v[1]
.sym 111655 $PACKER_VCC_NET
.sym 111658 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111659 $PACKER_VCC_NET
.sym 111660 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111662 vga.paddle_r_pos_v[3]
.sym 111663 $PACKER_VCC_NET
.sym 111664 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111666 vga.paddle_r_pos_v[4]
.sym 111667 $PACKER_VCC_NET
.sym 111668 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111670 vga.paddle_r_pos_v[5]
.sym 111671 $PACKER_VCC_NET
.sym 111672 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111674 vga.paddle_r_pos_v[6]
.sym 111675 $PACKER_VCC_NET
.sym 111676 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111678 vga.paddle_r_pos_v[7]
.sym 111679 $PACKER_VCC_NET
.sym 111680 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111682 vga.paddle_r_pos_v[8]
.sym 111683 $PACKER_VCC_NET
.sym 111684 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 111709 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 111710 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 111711 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111712 vga.right_down_pressed
.sym 111714 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111718 vga.paddle_r_pos_v[3]
.sym 111722 vga.paddle_r_pos_v[4]
.sym 111723 $PACKER_VCC_NET
.sym 111726 vga.paddle_r_pos_v[5]
.sym 111727 $PACKER_VCC_NET
.sym 111730 vga.paddle_r_pos_v[6]
.sym 111734 vga.paddle_r_pos_v[7]
.sym 111738 vga.paddle_r_pos_v[8]
.sym 111744 $nextpnr_ICESTORM_LC_47$I3
.sym 111810 vga.ball_pos_v[0]
.sym 111814 vga.ball_pos_v[1]
.sym 111818 vga.ball_pos_v[2]
.sym 111822 vga.ball_pos_v[3]
.sym 111826 vga.ball_pos_v[4]
.sym 111830 vga.ball_pos_v[5]
.sym 111831 $PACKER_VCC_NET
.sym 111834 vga.ball_pos_v[6]
.sym 111838 vga.ball_pos_v[7]
.sym 111842 vga.ball_pos_v[8]
.sym 111848 $nextpnr_ICESTORM_LC_54$I3
.sym 111874 vga.ball_pos_v[0]
.sym 111879 vga.ball_pos_v[1]
.sym 111880 vga.ball_pos_v[0]
.sym 111883 vga.ball_pos_v[2]
.sym 111884 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 111887 vga.ball_pos_v[3]
.sym 111888 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 111891 vga.ball_pos_v[4]
.sym 111892 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 111895 vga.ball_pos_v[5]
.sym 111896 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 111899 vga.ball_pos_v[6]
.sym 111900 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 111903 vga.ball_pos_v[7]
.sym 111904 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 111907 vga.ball_pos_v[8]
.sym 111908 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 111913 vga.interval_counter[1]
.sym 111914 vga.interval_counter[2]
.sym 111915 vga.interval_counter[5]
.sym 111916 vga.interval_counter[6]
.sym 111921 vga.interval_counter[1]
.sym 111922 vga.interval_counter[2]
.sym 111923 vga.interval_counter[5]
.sym 111924 vga.interval_counter[6]
.sym 111931 vga.interval_counter[1]
.sym 111932 vga.interval_counter[0]
.sym 111936 vga.interval_counter[0]
.sym 111943 vga.interval_counter[3]
.sym 111944 vga.interval_counter[4]
.sym 111945 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111946 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 111947 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 111948 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 111949 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 111950 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 111951 vga.interval_counter[3]
.sym 111952 vga.interval_counter[4]
.sym 111953 vga.interval_counter[0]
.sym 111954 vga.interval_counter[12]
.sym 111955 vga.interval_counter[14]
.sym 111956 vga.interval_counter[10]
.sym 111961 vga.interval_counter[7]
.sym 111962 vga.interval_counter[11]
.sym 111963 vga.interval_counter[13]
.sym 111964 vga.interval_counter[20]
.sym 111965 vga.interval_counter[10]
.sym 111966 vga.interval_counter[12]
.sym 111967 vga.interval_counter[14]
.sym 111968 vga.interval_counter[0]
.sym 111971 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 111972 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111973 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111974 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111975 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111976 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111978 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111979 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 111980 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111982 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 111983 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 111984 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 111989 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 111990 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111991 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 111992 rst
.sym 111995 vga.interval_counter[18]
.sym 111996 vga.interval_counter[19]
.sym 111999 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112000 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112519 P2_1$SB_IO_IN
.sym 112520 vga.left_up_1d
.sym 112531 P2_3$SB_IO_IN
.sym 112532 vga.right_up_1d
.sym 112535 P2_2$SB_IO_IN
.sym 112536 vga.left_down_1d
.sym 112548 P2_1$SB_IO_IN
.sym 112552 P2_3$SB_IO_IN
.sym 112564 P2_2$SB_IO_IN
.sym 112610 vga.paddle_r_pos_v[0]
.sym 112615 vga.paddle_r_pos_v[1]
.sym 112619 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 112620 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112623 vga.paddle_r_pos_v[3]
.sym 112624 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 112627 vga.paddle_r_pos_v[4]
.sym 112628 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 112631 vga.paddle_r_pos_v[5]
.sym 112632 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 112635 vga.paddle_r_pos_v[6]
.sym 112636 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 112639 vga.paddle_r_pos_v[7]
.sym 112640 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 112643 vga.paddle_r_pos_v[8]
.sym 112644 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
