// Seed: 129469697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_1.id_12 = 0;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic \id_6 ;
endmodule
module module_1 #(
    parameter id_0 = 32'd85,
    parameter id_6 = 32'd89
) (
    input wire _id_0,
    output uwire id_1,
    input tri id_2,
    inout supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input uwire _id_6,
    inout wor id_7,
    output uwire id_8,
    output wor id_9,
    output supply0 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri1 id_14
);
  wire [id_6  ==  -1 : id_0  !=?  -1] id_16 = id_13;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
