<html><head><title>Icestorm: LDURSB (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDURSB (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldursb x0, [x6, #1]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>659</td><td>1025</td><td>1</td><td>1024</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>550</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>8166</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldursb x0, [x6, #1]
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0040</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40205</td><td>70152</td><td>40108</td><td>30107</td><td>10001</td><td>30130</td><td>10003</td><td>1859350</td><td>693923</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859446</td><td>694013</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859446</td><td>694013</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70042</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859446</td><td>694013</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40205</td><td>70135</td><td>40110</td><td>30108</td><td>10002</td><td>30135</td><td>10003</td><td>1859662</td><td>694095</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70040</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859392</td><td>693993</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70040</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859392</td><td>693993</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70040</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1860958</td><td>694631</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70048</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859473</td><td>694026</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr><tr><td>40204</td><td>70040</td><td>40102</td><td>30102</td><td>10000</td><td>30103</td><td>10003</td><td>1859392</td><td>693993</td><td>40106</td><td>30212</td><td>10004</td><td>60224</td><td>10004</td><td>30002</td><td>10000</td><td>30100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0049</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40025</td><td>70151</td><td>40018</td><td>30017</td><td>10001</td><td>30040</td><td>10003</td><td>1859623</td><td>694693</td><td>40016</td><td>30032</td><td>10004</td><td>60020</td><td>10000</td><td>30003</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1859652</td><td>694714</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30003</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70047</td><td>40013</td><td>30013</td><td>10000</td><td>30010</td><td>10000</td><td>1859652</td><td>694714</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30003</td><td>10000</td><td>30010</td></tr><tr><td>40025</td><td>70158</td><td>40021</td><td>30019</td><td>10002</td><td>30045</td><td>10000</td><td>1859598</td><td>694699</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70040</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1859463</td><td>694644</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr><tr><td>40025</td><td>70137</td><td>40020</td><td>30018</td><td>10002</td><td>30045</td><td>10000</td><td>1859625</td><td>694710</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70040</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1859517</td><td>694666</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70044</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1859463</td><td>694644</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70040</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1859463</td><td>694644</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr><tr><td>40024</td><td>70040</td><td>40012</td><td>30012</td><td>10000</td><td>30010</td><td>10000</td><td>1859463</td><td>694644</td><td>40010</td><td>30020</td><td>10000</td><td>60020</td><td>10000</td><td>30002</td><td>10000</td><td>30010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]
  ldursb x0, [x6, #1]</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5006</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80205</td><td>40535</td><td>80137</td><td>101</td><td>80036</td><td>100</td><td>80008</td><td>300</td><td>248190</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40048</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80057</td><td>300</td><td>542959</td><td>80157</td><td>200</td><td>80069</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640070</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40045</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640124</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5006</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80025</td><td>40252</td><td>80035</td><td>11</td><td>0</td><td>80024</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>412350</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40052</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80059</td><td>30</td><td>550811</td><td>80069</td><td>20</td><td>80072</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80057</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40050</td><td>80011</td><td>11</td><td>0</td><td>80000</td><td>10</td><td>0</td><td>80000</td><td>30</td><td>640166</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>1</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>