{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717371376472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717371376473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 18:36:16 2024 " "Processing started: Sun Jun  2 18:36:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717371376473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371376473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSegDisplay2Digits -c SevenSegDisplay2Digits " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSegDisplay2Digits -c SevenSegDisplay2Digits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371376473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717371376976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717371376976 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lesson3_A31/Seven_Seg_Display.v " "Can't analyze file -- file ../lesson3_A31/Seven_Seg_Display.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1717371382515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay2digits.v 5 5 " "Found 5 design units, including 5 entities, in source file sevensegdisplay2digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay2Digits " "Found entity 1: SevenSegDisplay2Digits" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717371382536 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp4bit " "Found entity 2: comp4bit" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717371382536 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2to1_4bit " "Found entity 3: mux2to1_4bit" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717371382536 ""} { "Info" "ISGN_ENTITY_NAME" "4 CircuitA " "Found entity 4: CircuitA" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717371382536 ""} { "Info" "ISGN_ENTITY_NAME" "5 Seven_Seg_Disp " "Found entity 5: Seven_Seg_Disp" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717371382536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371382536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay2digits_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisplay2digits_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay2Digits_tb " "Found entity 1: SevenSegDisplay2Digits_tb" {  } { { "SevenSegDisplay2Digits_tb.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits_tb.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717371382538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371382538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gr SevenSegDisplay2Digits.v(8) " "Verilog HDL Implicit Net warning at SevenSegDisplay2Digits.v(8): created implicit net for \"gr\"" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717371382539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSegDisplay2Digits " "Elaborating entity \"SevenSegDisplay2Digits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717371382583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp4bit comp4bit:COMP9 " "Elaborating entity \"comp4bit\" for hierarchy \"comp4bit:COMP9\"" {  } { { "SevenSegDisplay2Digits.v" "COMP9" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717371382599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SevenSegDisplay2Digits.v(24) " "Verilog HDL assignment warning at SevenSegDisplay2Digits.v(24): truncated value with size 32 to match size of target (1)" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717371382608 "|SevenSegDisplay2Digits|comp4bit:COMP9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SevenSegDisplay2Digits.v(26) " "Verilog HDL Always Construct warning at SevenSegDisplay2Digits.v(26): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717371382608 "|SevenSegDisplay2Digits|comp4bit:COMP9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] SevenSegDisplay2Digits.v(27) " "Inferred latch for \"b\[0\]\" at SevenSegDisplay2Digits.v(27)" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371382609 "|SevenSegDisplay2Digits|comp4bit:COMP9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] SevenSegDisplay2Digits.v(27) " "Inferred latch for \"b\[1\]\" at SevenSegDisplay2Digits.v(27)" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371382609 "|SevenSegDisplay2Digits|comp4bit:COMP9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] SevenSegDisplay2Digits.v(27) " "Inferred latch for \"b\[2\]\" at SevenSegDisplay2Digits.v(27)" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371382609 "|SevenSegDisplay2Digits|comp4bit:COMP9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] SevenSegDisplay2Digits.v(27) " "Inferred latch for \"b\[3\]\" at SevenSegDisplay2Digits.v(27)" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371382609 "|SevenSegDisplay2Digits|comp4bit:COMP9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitA CircuitA:CIRA " "Elaborating entity \"CircuitA\" for hierarchy \"CircuitA:CIRA\"" {  } { { "SevenSegDisplay2Digits.v" "CIRA" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717371382610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_4bit mux2to1_4bit:MUX " "Elaborating entity \"mux2to1_4bit\" for hierarchy \"mux2to1_4bit:MUX\"" {  } { { "SevenSegDisplay2Digits.v" "MUX" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717371382618 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select SevenSegDisplay2Digits.v(47) " "Verilog HDL Always Construct warning at SevenSegDisplay2Digits.v(47): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717371382638 "|SevenSegDisplay2Digits|mux2to1_4bit:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Disp Seven_Seg_Disp:SEV1 " "Elaborating entity \"Seven_Seg_Disp\" for hierarchy \"Seven_Seg_Disp:SEV1\"" {  } { { "SevenSegDisplay2Digits.v" "SEV1" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717371382638 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717371383010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[0\] VCC " "Pin \"d1\[0\]\" is stuck at VCC" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717371383038 "|SevenSegDisplay2Digits|d1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[4\] GND " "Pin \"d1\[4\]\" is stuck at GND" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717371383038 "|SevenSegDisplay2Digits|d1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[5\] GND " "Pin \"d1\[5\]\" is stuck at GND" {  } { { "SevenSegDisplay2Digits.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/ee417_L3A3_kalin_jammeh/SevenSegDisplay2Digits.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717371383038 "|SevenSegDisplay2Digits|d1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717371383038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717371383084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717371383406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717371383406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717371383468 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717371383468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717371383468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717371383468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717371383478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 18:36:23 2024 " "Processing ended: Sun Jun  2 18:36:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717371383478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717371383478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717371383478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717371383478 ""}
