// Seed: 212673762
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  type_4(
      1, id_2
  );
endmodule
