{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525283733467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525283733483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 12:55:32 2018 " "Processing started: Wed May 02 12:55:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525283733483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283733483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283733483 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1525283736030 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1525283736030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDataPath " "Found entity 1: uDataPath" {  } { { "rtl/uDataPath.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760288 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/SC_STATEMACHINE.v " "Can't analyze file -- file rtl/SC_STATEMACHINE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1525283760304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/SC_RegSHIFTER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/SC_RegGENERAL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/SC_RegFIXED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/CC_MUXX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/CC_DECODER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/CC_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/BB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM " "Found entity 1: WB_SYSTEM" {  } { { "rtl/WB_SYSTEM.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/WB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525283760397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283760397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525283760694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM WB_SYSTEM:WB_SYSTEM_u0 " "Elaborating entity \"WB_SYSTEM\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\"" {  } { { "BB_SYSTEM.v" "WB_SYSTEM_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/BB_SYSTEM.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283760882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uDataPath WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0 " "Elaborating entity \"uDataPath\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\"" {  } { { "rtl/WB_SYSTEM.v" "uDataPath_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/WB_SYSTEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283760913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_u0 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_u0\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u0\"" {  } { { "rtl/uDataPath.v" "SC_RegFIXED_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u1 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u1\"" {  } { { "rtl/uDataPath.v" "SC_RegFIXED_u1" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegSHIFTER:SC_RegSHIFTER_u0 " "Elaborating entity \"SC_RegSHIFTER\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegSHIFTER:SC_RegSHIFTER_u0\"" {  } { { "rtl/uDataPath.v" "SC_RegSHIFTER_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DECODER WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_u0 " "Elaborating entity \"CC_DECODER\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_u0\"" {  } { { "rtl/uDataPath.v" "CC_DECODER_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUXX:CC_MUXX_u0 " "Elaborating entity \"CC_MUXX\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUXX:CC_MUXX_u0\"" {  } { { "rtl/uDataPath.v" "CC_MUXX_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/uDataPath.v" "CC_ALU_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/uDataPath.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525283761147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(58) " "Verilog HDL or VHDL warning at CC_ALU.v(58): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/CC_ALU.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525283761272 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(59) " "Verilog HDL or VHDL warning at CC_ALU.v(59): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/CC_ALU.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525283761272 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SC_STATEMACHINE_u0 SC_STATEMACHINE " "Node instance \"SC_STATEMACHINE_u0\" instantiates undefined entity \"SC_STATEMACHINE\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rtl/WB_SYSTEM.v" "SC_STATEMACHINE_u0" { Text "C:/Users/Felipe/git/multiplier_excercise/rtl/WB_SYSTEM.v" 102 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525283761351 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525283762038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 02 12:56:02 2018 " "Processing ended: Wed May 02 12:56:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525283762038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525283762038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525283762038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283762038 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525283763982 ""}
