# written 2024-01-19 by mza
# based off of mza-test045
# for an althea revA connected to two geniris boards connected to two hdmi breakout boards
# last updated 2024-01-22 by mza

# 50 MHz local oscillator:
#net clock50_p loc=p127 | iostandard=lvds_25 | diff_term=true; # CLOCK50+
#net clock50_n loc=p126 | iostandard=lvds_25 | diff_term=true; # CLOCK50-
#net "clock50_p" tnm_net = tnm_clock50_p;
#timespec "ts_clock50_p" = period "tnm_clock50_p" 20.0 ns high 50%; # 50 MHz

#net "k_p" tnm_net = tnm_remote_clock_p;
#timespec "ts_remote_clock_p" = period "tnm_remote_clock_p" 1.965 ns high 50%; # 508.9 MHz
#net "j_p" tnm_net = tnm_local_clock_p;
#timespec "ts_local_clock_p" = period "tnm_local_clock_p" 1.965 ns high 50%; # 508.9 MHz

#net "d_p" tnm_net = ftsw_p;
#timespec "ts_ftsw_p" = period "ftsw_p" 7.8 ns high 50%; # 128.205 MHz

#net "j_p" tnm_net = tnm_clock10;
#timespec "ts_clock10" = period "tnm_clock10" 100.0 ns high 50%; # 10 MHz from rpi_gpio4_gpclk0

# first column, closest to FPGA on left side of board
net a_n loc=p111 | iostandard=tmds_33 | diff_term=true; # A- bank0 TR
net a_p loc=p112 | iostandard=tmds_33 | diff_term=true; # A+ bank0 TR
net c_n loc=p116 | iostandard=tmds_33 | diff_term=true; # C- bank0 TR
net c_p loc=p117 | iostandard=tmds_33 | diff_term=true; # C+ bank0 TR
net d_n loc=p123 | iostandard=tmds_33 | diff_term=true; # D- bank0 TR GCLK
net d_p loc=p124 | iostandard=tmds_33 | diff_term=true; # D+ bank0 TR GCLK
net f_n loc=p141 | iostandard=tmds_33 | diff_term=true; # F- bank0 TL
net f_p loc=p142 | iostandard=tmds_33 | diff_term=true; # F+ bank0 TL

# second column, on left side of board
net b_n loc=p114 | iostandard=tmds_33 | diff_term=true; # B- bank0 TR
net b_p loc=p115 | iostandard=tmds_33 | diff_term=true; # B+ bank0 TR
net e_n loc=p137 | iostandard=lvcmos33; # E- bank0 TL
net e_p loc=p138 | iostandard=lvcmos33; # E+ bank0 TL

# first column, closest to FPGA on right side of board
net m_p loc=p67  | iostandard=lvds_33; # M+ bank3 BR
net m_n loc=p66  | iostandard=lvds_33; # M- bank3 BR
net l_p loc=p58  | iostandard=lvds_33; # L+ bank3 BR
net l_n loc=p57  | iostandard=lvds_33; # L- bank3 BR
net j_p loc=p51  | iostandard=lvds_33; # J+ bank3 BL GCLK
net j_n loc=p50  | iostandard=lvds_33; # J- bank3 BL GCLK
net g_p loc=p41  | iostandard=lvds_33; # G+ bank3 BL
net g_n loc=p40  | iostandard=lvds_33; # G- bank3 BL

# second column, on right side of board
net k_p loc=p56  | iostandard=lvcmos33; # K+ bank3 BR GCLK
net k_n loc=p55  | iostandard=lvcmos33; # K- bank3 BR GCLK
net h_p loc=p48  | iostandard=lvds_33; # H+ bank3 BL
net h_n loc=p47  | iostandard=lvds_33; # H- bank3 BL

net led_0 loc=p12 | iostandard=lvcmos33;
net led_1 loc=p11 | iostandard=lvcmos33;
net led_2 loc=p10 | iostandard=lvcmos33;
net led_3 loc=p9  | iostandard=lvcmos33;
net led_4 loc=p7  | iostandard=lvcmos33;
net led_5 loc=p6  | iostandard=lvcmos33;
net led_6 loc=p2  | iostandard=lvcmos33;
net led_7 loc=p1  | iostandard=lvcmos33;

net lemo loc=p93 | iostandard=lvcmos33 | drive=24 | slew=fast;

config vccaux=3.3;

