--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml RSA.twx RSA.ncd -o RSA.twr RSA.pcf -ucf
Basys2_100_250General.ucf

Design file:              RSA.ncd
Physical constraint file: RSA.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
CharacterByte<0>|    6.074(R)|    0.506(R)|Clock_BUFGP       |   0.000|
CharacterByte<1>|    6.608(R)|    0.714(R)|Clock_BUFGP       |   0.000|
CharacterByte<2>|    5.049(R)|    1.357(R)|Clock_BUFGP       |   0.000|
CharacterByte<3>|    3.895(R)|    0.963(R)|Clock_BUFGP       |   0.000|
CharacterByte<4>|    3.370(R)|    1.339(R)|Clock_BUFGP       |   0.000|
CharacterByte<5>|    1.673(R)|    0.719(R)|Clock_BUFGP       |   0.000|
CharacterByte<6>|    1.902(R)|    0.217(R)|Clock_BUFGP       |   0.000|
CharacterByte<7>|    1.304(R)|    0.340(R)|Clock_BUFGP       |   0.000|
Done            |    0.432(R)|    0.754(R)|Clock_BUFGP       |   0.000|
Load            |    0.502(R)|    0.696(R)|Clock_BUFGP       |   0.000|
Start           |    0.954(R)|    0.331(R)|Clock_BUFGP       |   0.000|
Verify          |    0.131(R)|    0.995(R)|Clock_BUFGP       |   0.000|
----------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Anodes<0>   |    8.118(R)|Clock_BUFGP       |   0.000|
            |   12.283(F)|Clock_BUFGP       |   0.000|
Anodes<1>   |    8.375(R)|Clock_BUFGP       |   0.000|
            |   12.034(F)|Clock_BUFGP       |   0.000|
Anodes<2>   |    8.354(R)|Clock_BUFGP       |   0.000|
            |   12.063(F)|Clock_BUFGP       |   0.000|
Anodes<3>   |    9.409(R)|Clock_BUFGP       |   0.000|
            |   11.938(F)|Clock_BUFGP       |   0.000|
Cathodes<0> |   10.595(R)|Clock_BUFGP       |   0.000|
Cathodes<1> |   10.917(R)|Clock_BUFGP       |   0.000|
Cathodes<2> |   11.554(R)|Clock_BUFGP       |   0.000|
Cathodes<3> |   10.425(R)|Clock_BUFGP       |   0.000|
Cathodes<4> |   10.447(R)|Clock_BUFGP       |   0.000|
Cathodes<5> |   10.648(R)|Clock_BUFGP       |   0.000|
Cathodes<6> |   11.982(R)|Clock_BUFGP       |   0.000|
Compare_nok |    7.576(R)|Clock_BUFGP       |   0.000|
Compare_ok  |    7.922(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   10.309|    7.591|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 31 18:23:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



