#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov  6 14:12:07 2023
# Process ID: 6644
# Current directory: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11900 C:\Users\Public\Downloads\project_yuval\project_yuval\camera_project\done_project_copied.xpr
# Log file: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/vivado.log
# Journal file: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project\vivado.jou
# Running On: DESKTOP-2822QQS, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16886 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.113 ; gain = 388.309
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {307200} [get_ips frame_buffer]
generate_target all [get_files  C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.srcs/sources_1/ip/frame_buffer/frame_buffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'frame_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'frame_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'frame_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'frame_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'frame_buffer'...
catch { config_ip_cache -export [get_ips -all frame_buffer] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: frame_buffer
export_ip_user_files -of_objects [get_files C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.srcs/sources_1/ip/frame_buffer/frame_buffer.xci] -no_script -sync -force -quiet
reset_run frame_buffer_synth_1
launch_runs frame_buffer_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: frame_buffer
[Mon Nov  6 14:13:04 2023] Launched frame_buffer_synth_1...
Run output will be captured here: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/frame_buffer_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.srcs/sources_1/ip/frame_buffer/frame_buffer.xci] -directory C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.ip_user_files -ipstatic_source_dir C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.cache/compile_simlib/modelsim} {questa=C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.cache/compile_simlib/questa} {riviera=C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.cache/compile_simlib/riviera} {activehdl=C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.srcs/utils_1/imports/synth_1/ov7670_top.dcp with file C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/synth_1/ov7670_top.dcp
launch_runs synth_1 -jobs 8
[Mon Nov  6 14:16:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Nov  6 14:19:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Nov  6 14:20:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2956.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 3672.680 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 3672.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3672.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3826.566 ; gain = 1212.199
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov  6 14:25:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-18:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40863A
set_property PROGRAM.FILE {C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/impl_1/ov7670_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Public/Downloads/project_yuval/project_yuval/camera_project/done_project_copied.runs/impl_1/ov7670_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40863A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 14:30:20 2023...
