

================================================================
== Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Sun May  7 10:30:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.151 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        9|        9|         6|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    147|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     33|    -|
|Memory           |        0|    -|      24|      3|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      62|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      86|    228|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_7s_6ns_13_1_1_U4  |mul_7s_6ns_13_1_1  |        0|   0|  0|  33|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  33|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                              Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B_FRAME_INIT_VALS_U  |cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R  |        0|  8|   1|    0|     5|    8|     1|           40|
    |I_FRAME_INIT_VALS_U  |cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R  |        0|  8|   1|    0|     5|    8|     1|           40|
    |P_FRAME_INIT_VALS_U  |cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R  |        0|  8|   1|    0|     5|    8|     1|           40|
    +---------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                  |        0| 24|   3|    0|    15|   24|     3|          120|
    +---------------------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_232_p2         |         +|   0|  0|  10|           7|           7|
    |add_ln14_1_fu_286_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln14_fu_280_p2         |         +|   0|  0|  10|          10|           6|
    |add_ln40_fu_174_p2         |         +|   0|  0|  11|           3|           1|
    |slope_fu_238_p2            |         +|   0|  0|  10|           7|           7|
    |sub_ln16_fu_335_p2         |         -|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_308_p2        |      icmp|   0|  0|  11|          10|           7|
    |icmp_ln40_fu_168_p2        |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln8_fu_292_p2         |      icmp|   0|  0|  11|          10|           1|
    |initState_fu_314_p3        |    select|   0|  0|   7|           1|           7|
    |select_ln16_fu_340_p3      |    select|   0|  0|   7|           1|           7|
    |select_ln41_1_fu_199_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln41_fu_192_p3      |    select|   0|  0|   8|           1|           8|
    |select_ln8_fu_297_p3       |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_fu_330_p2         |       xor|   0|  0|   8|           7|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 147|          80|          91|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_5_fu_88                |   9|          2|    3|          6|
    |streamCtxRAM_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln14_1_reg_411                |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_5_fu_88                         |   3|   0|    3|          0|
    |initState_reg_417                 |   7|   0|    7|          0|
    |slope_reg_396                     |   7|   0|    7|          0|
    |tmp_reg_423                       |   1|   0|    1|          0|
    |trunc_ln12_reg_401                |   4|   0|    4|          0|
    |trunc_ln12_reg_401_pp0_iter2_reg  |   4|   0|    4|          0|
    |trunc_ln4_reg_406                 |   9|   0|    9|          0|
    |zext_ln40_cast_reg_372            |   6|   0|   13|          7|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  62|   0|   69|          7|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_1|  return value|
|streamCtxRAM_din     |  out|    8|     ap_fifo|                        streamCtxRAM|       pointer|
|streamCtxRAM_full_n  |   in|    1|     ap_fifo|                        streamCtxRAM|       pointer|
|streamCtxRAM_write   |  out|    1|     ap_fifo|                        streamCtxRAM|       pointer|
|icmp_ln79            |   in|    1|     ap_none|                           icmp_ln79|        scalar|
|icmp_ln79_1          |   in|    1|     ap_none|                         icmp_ln79_1|        scalar|
|zext_ln40            |   in|    6|     ap_none|                           zext_ln40|        scalar|
+---------------------+-----+-----+------------+------------------------------------+--------------+

